// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/01/2020 10:57:01"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	clock,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clock;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \clock~input_o ;
wire \edges|saidaQ~0_combout ;
wire \edges|saidaQ~q ;
wire \edges|saida~combout ;
wire \KEY[1]~input_o ;
wire \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~26 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~9_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~14_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~13_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~15_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~14 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~17_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~18 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~21_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~22 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~25_sumout ;
wire \processador|FD|fetchInstruction|ROM|memROM~6_combout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ;
wire \processador|UC|Equal1~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~2_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~10_combout ;
wire \processador|UC|Equal1~2_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~10 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~3_combout ;
wire \processador|UC|UC_ULA|ULActrl[1]~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~9_combout ;
wire \processador|UC|palavraControle[1]~0_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~4_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~7_combout ;
wire \processador|FD|BancoReg|Equal0~0_combout ;
wire \processador|UC|Equal2~0_combout ;
wire \processador|UC|habEscritaReg~0_combout ;
wire \processador|FD|BancoReg|registrador~1078_combout ;
wire \processador|FD|BancoReg|registrador~62_q ;
wire \processador|FD|BancoReg|saidaB[24]~0_combout ;
wire \processador|FD|BancoReg|registrador~38_q ;
wire \processador|FD|BancoReg|registrador~1076_combout ;
wire \processador|FD|BancoReg|saidaB[0]~22_combout ;
wire \processador|UC|Equal1~1_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~13_combout ;
wire \processador|UC|UC_ULA|Functcrtl~0_combout ;
wire \processador|UC|UC_ULA|comb~0_combout ;
wire \processador|UC|UC_ULA|comb~1_combout ;
wire \processador|UC|UC_ULA|ULActrl[1]~1_combout ;
wire \processador|UC|UC_ULA|comb~2_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~3_combout ;
wire \processador|UC|UC_ULA|comb~4_combout ;
wire \processador|UC|UC_ULA|comb~3_combout ;
wire \processador|UC|UC_ULA|ULActrl[0]~2_combout ;
wire \processador|FD|memRAM|ram~98_combout ;
wire \processador|FD|memRAM|ram~66_q ;
wire \processador|FD|muxULAram|saida_MUX[0]~9_combout ;
wire \processador|FD|memRAM|ram~34_q ;
wire \processador|FD|muxULAram|saida_MUX[0]~10_combout ;
wire \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[0]~57_combout ;
wire \processador|FD|BancoReg|registrador~1077_combout ;
wire \processador|FD|BancoReg|registrador~294_q ;
wire \processador|FD|fetchInstruction|ROM|memROM~5_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~8_combout ;
wire \processador|FD|BancoReg|saidaA[0]~25_combout ;
wire \processador|FD|memRAM|ram~99_combout ;
wire \processador|FD|memRAM|ram~58_q ;
wire \processador|FD|memRAM|ram~90_q ;
wire \processador|FD|muxULAram|saida_MUX[24]~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[24]~35_combout ;
wire \processador|FD|BancoReg|registrador~318_q ;
wire \processador|FD|BancoReg|saidaA[24]~0_combout ;
wire \processador|FD|BancoReg|saidaA[24]~1_combout ;
wire \processador|FD|memRAM|ram~57_q ;
wire \processador|FD|memRAM|ram~89_q ;
wire \processador|FD|muxULAram|saida_MUX[23]~33_combout ;
wire \processador|FD|BancoReg|saidaA[23]~2_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout ;
wire \processador|FD|ULA_bit13|Muxao|Equal0~0_combout ;
wire \processador|FD|BancoReg|registrador~60_q ;
wire \processador|FD|BancoReg|saidaB[22]~2_combout ;
wire \processador|FD|memRAM|ram~56_q ;
wire \processador|FD|memRAM|ram~88_q ;
wire \processador|FD|muxULAram|saida_MUX[22]~34_combout ;
wire \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~59_q ;
wire \processador|FD|BancoReg|saidaB[21]~3_combout ;
wire \processador|FD|memRAM|ram~55_q ;
wire \processador|FD|memRAM|ram~87_q ;
wire \processador|FD|muxULAram|saida_MUX[21]~31_combout ;
wire \processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~58_q ;
wire \processador|FD|BancoReg|saidaB[20]~4_combout ;
wire \processador|FD|memRAM|ram~54_q ;
wire \processador|FD|memRAM|ram~86_q ;
wire \processador|FD|muxULAram|saida_MUX[20]~32_combout ;
wire \processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|memRAM|ram~53_q ;
wire \processador|FD|memRAM|ram~85_q ;
wire \processador|FD|muxULAram|saida_MUX[19]~29_combout ;
wire \processador|FD|BancoReg|registrador~313_q ;
wire \processador|FD|BancoReg|saidaA[19]~6_combout ;
wire \processador|FD|memRAM|ram~84_q ;
wire \processador|FD|memRAM|ram~52_q ;
wire \processador|FD|muxULAram|saida_MUX[18]~30_combout ;
wire \processador|FD|BancoReg|saidaA[18]~7_combout ;
wire \processador|FD|BancoReg|registrador~55_q ;
wire \processador|FD|BancoReg|saidaB[17]~7_combout ;
wire \processador|FD|memRAM|ram~83_q ;
wire \processador|FD|memRAM|ram~51_q ;
wire \processador|FD|muxULAram|saida_MUX[17]~27_combout ;
wire \processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit28|Muxao|Equal2~0_combout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ;
wire \processador|FD|BancoReg|registrador~52_q ;
wire \processador|FD|BancoReg|registrador~1062_combout ;
wire \processador|FD|BancoReg|saidaB[14]~10_combout ;
wire \processador|FD|memRAM|ram~48_q ;
wire \processador|FD|memRAM|ram~80_q ;
wire \processador|FD|muxULAram|saida_MUX[14]~25_combout ;
wire \processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~51_q ;
wire \processador|FD|BancoReg|registrador~1063_combout ;
wire \processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~50_q ;
wire \processador|FD|BancoReg|registrador~1064_combout ;
wire \processador|FD|BancoReg|saidaB[12]~31_combout ;
wire \processador|FD|memRAM|ram~78_q ;
wire \processador|FD|memRAM|ram~46_q ;
wire \processador|FD|muxULAram|saida_MUX[12]~22_combout ;
wire \processador|FD|BancoReg|saidaB[11]~28_combout ;
wire \processador|FD|memRAM|ram~77_q ;
wire \processador|FD|memRAM|ram~45_q ;
wire \processador|FD|muxULAram|saida_MUX[11]~19_combout ;
wire \processador|UC|UC_ULA|ULActrl[2]~4_combout ;
wire \processador|FD|BancoReg|saidaB[8]~21_combout ;
wire \processador|FD|BancoReg|registrador~302_q ;
wire \processador|FD|BancoReg|saidaA[8]~17_combout ;
wire \processador|FD|BancoReg|saidaB[7]~26_combout ;
wire \processador|FD|memRAM|ram~41_q ;
wire \processador|FD|memRAM|ram~73_q ;
wire \processador|FD|muxULAram|saida_MUX[7]~15_combout ;
wire \processador|FD|BancoReg|registrador~301_q ;
wire \processador|FD|BancoReg|saidaA[7]~18_combout ;
wire \processador|FD|BancoReg|registrador~42_q ;
wire \processador|FD|BancoReg|registrador~1072_combout ;
wire \processador|FD|BancoReg|saidaB[4]~19_combout ;
wire \processador|FD|BancoReg|saidaB[3]~18_combout ;
wire \processador|FD|memRAM|ram~69_q ;
wire \processador|FD|memRAM|ram~37_q ;
wire \processador|FD|muxULAram|saida_MUX[3]~11_combout ;
wire \processador|FD|BancoReg|saidaA[3]~22_combout ;
wire \processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit0|soma|Add0~0_combout ;
wire \processador|FD|BancoReg|saidaA[1]~24_combout ;
wire \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaB[1]~23_combout ;
wire \processador|FD|memRAM|ram~67_q ;
wire \processador|FD|memRAM|ram~35_q ;
wire \processador|FD|muxULAram|saida_MUX[1]~8_combout ;
wire \processador|FD|muxULAram|saida_MUX[1]~56_combout ;
wire \processador|FD|BancoReg|registrador~295_q ;
wire \processador|FD|BancoReg|registrador~39_q ;
wire \processador|FD|BancoReg|registrador~1075_combout ;
wire \processador|FD|ULA_bit1|soma|Add1~0_combout ;
wire \processador|FD|BancoReg|registrador~40_q ;
wire \processador|FD|BancoReg|registrador~1074_combout ;
wire \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaB[2]~24_combout ;
wire \processador|FD|memRAM|ram~68_q ;
wire \processador|FD|memRAM|ram~36_q ;
wire \processador|FD|muxULAram|saida_MUX[2]~12_combout ;
wire \processador|FD|muxULAram|saida_MUX[2]~55_combout ;
wire \processador|FD|BancoReg|registrador~296_q ;
wire \processador|FD|BancoReg|saidaA[2]~23_combout ;
wire \processador|FD|ULA_bit2|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[3]~54_combout ;
wire \processador|FD|BancoReg|registrador~297_q ;
wire \processador|FD|BancoReg|registrador~41_q ;
wire \processador|FD|BancoReg|registrador~1073_combout ;
wire \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit3|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit3|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit3|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ;
wire \processador|FD|memRAM|ram~38_q ;
wire \processador|FD|memRAM|ram~70_q ;
wire \processador|FD|muxULAram|saida_MUX[4]~14_combout ;
wire \processador|FD|muxULAram|saida_MUX[4]~53_combout ;
wire \processador|FD|BancoReg|registrador~298_q ;
wire \processador|FD|BancoReg|saidaA[4]~21_combout ;
wire \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~43_q ;
wire \processador|FD|BancoReg|registrador~1071_combout ;
wire \processador|FD|BancoReg|saidaB[5]~25_combout ;
wire \processador|FD|memRAM|ram~39_q ;
wire \processador|FD|memRAM|ram~71_q ;
wire \processador|FD|muxULAram|saida_MUX[5]~13_combout ;
wire \processador|FD|ULA_bit4|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit4|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[5]~52_combout ;
wire \processador|FD|BancoReg|registrador~299_q ;
wire \processador|FD|BancoReg|saidaA[5]~20_combout ;
wire \processador|FD|BancoReg|saidaA[6]~19_combout ;
wire \processador|FD|ULA_bit5|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaB[6]~27_combout ;
wire \processador|FD|memRAM|ram~40_q ;
wire \processador|FD|memRAM|ram~72_q ;
wire \processador|FD|muxULAram|saida_MUX[6]~16_combout ;
wire \processador|FD|muxULAram|saida_MUX[6]~51_combout ;
wire \processador|FD|BancoReg|registrador~300_q ;
wire \processador|FD|BancoReg|registrador~44_q ;
wire \processador|FD|BancoReg|registrador~1070_combout ;
wire \processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit6|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[7]~50_combout ;
wire \processador|FD|BancoReg|registrador~45_q ;
wire \processador|FD|BancoReg|registrador~1069_combout ;
wire \processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit7|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ;
wire \processador|FD|memRAM|ram~74_q ;
wire \processador|FD|memRAM|ram~42_q ;
wire \processador|FD|muxULAram|saida_MUX[8]~18_combout ;
wire \processador|FD|muxULAram|saida_MUX[8]~49_combout ;
wire \processador|FD|BancoReg|registrador~46_q ;
wire \processador|FD|BancoReg|registrador~1068_combout ;
wire \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaB[9]~20_combout ;
wire \processador|FD|memRAM|ram~75_q ;
wire \processador|FD|memRAM|ram~43_q ;
wire \processador|FD|muxULAram|saida_MUX[9]~17_combout ;
wire \processador|FD|BancoReg|registrador~303_q ;
wire \processador|FD|BancoReg|saidaA[9]~16_combout ;
wire \processador|FD|ULA_bit8|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit8|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit8|soma|Add1~1_combout ;
wire \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[9]~48_combout ;
wire \processador|FD|BancoReg|registrador~47_q ;
wire \processador|FD|BancoReg|registrador~1067_combout ;
wire \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~304_q ;
wire \processador|FD|BancoReg|saidaA[10]~15_combout ;
wire \processador|FD|ULA_bit9|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit9|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaB[10]~29_combout ;
wire \processador|FD|memRAM|ram~44_q ;
wire \processador|FD|memRAM|ram~76_q ;
wire \processador|FD|muxULAram|saida_MUX[10]~20_combout ;
wire \processador|FD|muxULAram|saida_MUX[10]~47_combout ;
wire \processador|FD|BancoReg|registrador~48_q ;
wire \processador|FD|BancoReg|registrador~1066_combout ;
wire \processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit10|soma|Add1~0_combout ;
wire \processador|FD|BancoReg|saidaA[11]~14_combout ;
wire \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[11]~46_combout ;
wire \processador|FD|BancoReg|registrador~305_q ;
wire \processador|FD|BancoReg|registrador~49_q ;
wire \processador|FD|BancoReg|registrador~1065_combout ;
wire \processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit11|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[12]~45_combout ;
wire \processador|FD|BancoReg|registrador~306_q ;
wire \processador|FD|BancoReg|saidaA[12]~13_combout ;
wire \processador|FD|ULA_bit12|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ;
wire \processador|FD|BancoReg|saidaB[13]~30_combout ;
wire \processador|FD|memRAM|ram~47_q ;
wire \processador|FD|memRAM|ram~79_q ;
wire \processador|FD|muxULAram|saida_MUX[13]~21_combout ;
wire \processador|FD|muxULAram|saida_MUX[13]~44_combout ;
wire \processador|FD|BancoReg|registrador~307_q ;
wire \processador|FD|BancoReg|saidaA[13]~12_combout ;
wire \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit13|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit13|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[14]~26_combout ;
wire \processador|FD|BancoReg|registrador~308_q ;
wire \processador|FD|BancoReg|saidaA[14]~11_combout ;
wire \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|registrador~53_q ;
wire \processador|FD|BancoReg|saidaB[15]~9_combout ;
wire \processador|FD|memRAM|ram~81_q ;
wire \processador|FD|memRAM|ram~49_q ;
wire \processador|FD|muxULAram|saida_MUX[15]~23_combout ;
wire \processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit14|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit14|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[15]~24_combout ;
wire \processador|FD|BancoReg|registrador~309_q ;
wire \processador|FD|BancoReg|saidaA[15]~10_combout ;
wire \processador|FD|ULA_bit15|soma|Add1~0_combout ;
wire \processador|FD|BancoReg|registrador~54_q ;
wire \processador|FD|BancoReg|saidaB[16]~8_combout ;
wire \processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ;
wire \processador|FD|memRAM|ram~50_q ;
wire \processador|FD|memRAM|ram~82_q ;
wire \processador|FD|muxULAram|saida_MUX[16]~28_combout ;
wire \processador|FD|muxULAram|saida_MUX[16]~43_combout ;
wire \processador|FD|BancoReg|registrador~310_q ;
wire \processador|FD|BancoReg|saidaA[16]~9_combout ;
wire \processador|FD|ULA_bit16|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[17]~42_combout ;
wire \processador|FD|BancoReg|registrador~311_q ;
wire \processador|FD|BancoReg|saidaA[17]~8_combout ;
wire \processador|FD|ULA_bit17|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[18]~41_combout ;
wire \processador|FD|BancoReg|registrador~312_q ;
wire \processador|FD|BancoReg|registrador~56_q ;
wire \processador|FD|BancoReg|saidaB[18]~6_combout ;
wire \processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit18|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit18|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[19]~40_combout ;
wire \processador|FD|BancoReg|registrador~313DUPLICATE_q ;
wire \processador|FD|BancoReg|registrador~57_q ;
wire \processador|FD|BancoReg|saidaB[19]~5_combout ;
wire \processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit19|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit19|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[20]~39_combout ;
wire \processador|FD|BancoReg|registrador~314_q ;
wire \processador|FD|BancoReg|saidaA[20]~5_combout ;
wire \processador|FD|ULA_bit20|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[21]~38_combout ;
wire \processador|FD|BancoReg|registrador~315_q ;
wire \processador|FD|BancoReg|saidaA[21]~4_combout ;
wire \processador|FD|ULA_bit21|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[22]~37_combout ;
wire \processador|FD|BancoReg|registrador~316_q ;
wire \processador|FD|BancoReg|saidaA[22]~3_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[23]~36_combout ;
wire \processador|FD|BancoReg|registrador~317_q ;
wire \processador|FD|BancoReg|registrador~61_q ;
wire \processador|FD|BancoReg|saidaB[23]~1_combout ;
wire \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit23|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit23|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~6 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~61_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~62 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~57_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~58 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~69_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~70 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~65_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~66 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~77_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~78 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~73_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~74 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~85_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~86 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~81_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~82 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~93_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~94 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~89_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~90 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~101_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~102 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~97_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~98 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~109_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~110 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~105_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ;
wire \processador|FD|fetchInstruction|SOMA|Add0~106 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~117_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~118 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~113_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~114 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \MUX|saida_MUX[24]~0_combout ;
wire \processador|FD|BancoReg|saidaA[25]~26_combout ;
wire \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit24|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit24|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[25]~58_combout ;
wire \processador|FD|BancoReg|registrador~319_q ;
wire \processador|FD|BancoReg|registrador~63_q ;
wire \processador|FD|BancoReg|saidaB[25]~11_combout ;
wire \processador|FD|memRAM|ram~91_q ;
wire \processador|FD|memRAM|ram~59_q ;
wire \processador|FD|muxULAram|saida_MUX[25]~1_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~2 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~29_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ;
wire \MUX|saida_MUX[25]~1_combout ;
wire \processador|FD|BancoReg|registrador~64_q ;
wire \processador|FD|BancoReg|saidaB[26]~12_combout ;
wire \processador|FD|memRAM|ram~92_q ;
wire \processador|FD|memRAM|ram~60_q ;
wire \processador|FD|muxULAram|saida_MUX[26]~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[26]~59_combout ;
wire \processador|FD|BancoReg|registrador~320_q ;
wire \processador|FD|BancoReg|saidaA[26]~27_combout ;
wire \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit25|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~30 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~33_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ;
wire \MUX|saida_MUX[26]~2_combout ;
wire \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaA[27]~28_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ;
wire \processador|FD|muxULAram|saida_MUX[27]~60_combout ;
wire \processador|FD|BancoReg|registrador~321_q ;
wire \processador|FD|BancoReg|registrador~65_q ;
wire \processador|FD|BancoReg|saidaB[27]~13_combout ;
wire \processador|FD|memRAM|ram~93_q ;
wire \processador|FD|memRAM|ram~61_q ;
wire \processador|FD|muxULAram|saida_MUX[27]~3_combout ;
wire \processador|FD|ULA_bit26|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~34 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~37_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ;
wire \MUX|saida_MUX[27]~3_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~38 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~41_sumout ;
wire \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaA[28]~29_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout ;
wire \processador|FD|muxULAram|saida_MUX[28]~61_combout ;
wire \processador|FD|BancoReg|registrador~322_q ;
wire \processador|FD|BancoReg|registrador~66_q ;
wire \processador|FD|BancoReg|saidaB[28]~14_combout ;
wire \processador|FD|memRAM|ram~94_q ;
wire \processador|FD|memRAM|ram~62_q ;
wire \processador|FD|muxULAram|saida_MUX[28]~4_combout ;
wire \processador|FD|ULA_bit27|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ;
wire \MUX|saida_MUX[28]~4_combout ;
wire \processador|FD|BancoReg|registrador~67_q ;
wire \processador|FD|BancoReg|saidaB[29]~15_combout ;
wire \processador|FD|memRAM|ram~95_q ;
wire \processador|FD|memRAM|ram~63_q ;
wire \processador|FD|muxULAram|saida_MUX[29]~5_combout ;
wire \processador|FD|muxULAram|saida_MUX[29]~62_combout ;
wire \processador|FD|BancoReg|registrador~323_q ;
wire \processador|FD|BancoReg|saidaA[29]~30_combout ;
wire \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit28|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit28|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~42 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~45_sumout ;
wire \MUX|saida_MUX[29]~5_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~46 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~49_sumout ;
wire \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ;
wire \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaA[30]~31_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~66_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~67_combout ;
wire \processador|FD|ULA_bit29|soma|Add0~0_combout ;
wire \processador|FD|ULA_bit29|soma|Add1~0_combout ;
wire \processador|FD|muxULAram|saida_MUX[30]~63_combout ;
wire \processador|FD|BancoReg|registrador~324_q ;
wire \processador|FD|BancoReg|registrador~68_q ;
wire \processador|FD|BancoReg|saidaB[30]~16_combout ;
wire \processador|FD|memRAM|ram~64_q ;
wire \processador|FD|memRAM|ram~96_q ;
wire \processador|FD|muxULAram|saida_MUX[30]~6_combout ;
wire \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ;
wire \MUX|saida_MUX[30]~6_combout ;
wire \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ;
wire \processador|FD|BancoReg|saidaA[31]~32_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~64_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~65_combout ;
wire \processador|FD|muxULAram|saida_MUX[31]~68_combout ;
wire \processador|FD|BancoReg|registrador~325_q ;
wire \processador|FD|BancoReg|registrador~69_q ;
wire \processador|FD|BancoReg|saidaB[31]~17_combout ;
wire \processador|FD|memRAM|ram~65_q ;
wire \processador|FD|memRAM|ram~97_q ;
wire \processador|FD|muxULAram|saida_MUX[31]~7_combout ;
wire \processador|FD|ULA_bit30|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ;
wire \processador|FD|fetchInstruction|SOMA|Add0~50 ;
wire \processador|FD|fetchInstruction|SOMA|Add0~53_sumout ;
wire \MUX|saida_MUX[31]~7_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~11_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11_combout ;
wire \MUX|saida_MUX[0]~9_combout ;
wire \MUX|saida_MUX[3]~10_combout ;
wire \processador|FD|fetchInstruction|ROM|memROM~12_combout ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ;
wire \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ;
wire \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10_combout ;
wire \MUX|Equal2~0_combout ;
wire \MUX|saida_MUX[1]~8_combout ;
wire \MUX|saida_MUX[2]~11_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[1]~12_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[0]~13_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[3]~14_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[6]~18_combout ;
wire \MUX|saida_MUX[7]~17_combout ;
wire \MUX|saida_MUX[5]~15_combout ;
wire \MUX|saida_MUX[4]~16_combout ;
wire \showHEX1|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[5]~19_combout ;
wire \showHEX1|saida7seg[1]~1_combout ;
wire \showHEX1|saida7seg[2]~2_combout ;
wire \showHEX1|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[4]~20_combout ;
wire \showHEX1|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[7]~21_combout ;
wire \showHEX1|saida7seg[5]~5_combout ;
wire \showHEX1|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[10]~25_combout ;
wire \MUX|saida_MUX[8]~23_combout ;
wire \MUX|saida_MUX[9]~22_combout ;
wire \MUX|saida_MUX[11]~24_combout ;
wire \showHEX2|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[9]~26_combout ;
wire \showHEX2|saida7seg[1]~1_combout ;
wire \showHEX2|saida7seg[2]~2_combout ;
wire \showHEX2|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[8]~27_combout ;
wire \showHEX2|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[11]~28_combout ;
wire \showHEX2|saida7seg[5]~5_combout ;
wire \showHEX2|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[13]~29_combout ;
wire \MUX|saida_MUX[15]~31_combout ;
wire \MUX|saida_MUX[12]~30_combout ;
wire \MUX|saida_MUX[14]~32_combout ;
wire \showHEX3|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[14]~36_combout ;
wire \MUX|saida_MUX[13]~37_combout ;
wire \MUX|saida_MUX[15]~33_combout ;
wire \MUX|saida_MUX[15]~34_combout ;
wire \MUX|saida_MUX[14]~35_combout ;
wire \showHEX3|saida7seg[1]~1_combout ;
wire \showHEX3|saida7seg[2]~2_combout ;
wire \showHEX3|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[12]~38_combout ;
wire \showHEX3|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[15]~39_combout ;
wire \showHEX3|saida7seg[5]~5_combout ;
wire \showHEX3|saida7seg[6]~6_combout ;
wire \MUX|saida_MUX[16]~41_combout ;
wire \MUX|saida_MUX[19]~42_combout ;
wire \MUX|saida_MUX[17]~40_combout ;
wire \MUX|saida_MUX[18]~43_combout ;
wire \showHEX4|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[17]~44_combout ;
wire \showHEX4|saida7seg[1]~1_combout ;
wire \showHEX4|saida7seg[2]~2_combout ;
wire \showHEX4|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[16]~45_combout ;
wire \showHEX4|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[19]~46_combout ;
wire \showHEX4|saida7seg[5]~5_combout ;
wire \showHEX4|saida7seg[6]~6_combout ;
wire \processador|FD|ULA_bit22|soma|Add1~0_combout ;
wire \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ;
wire \MUX|saida_MUX[23]~49_combout ;
wire \MUX|saida_MUX[20]~48_combout ;
wire \MUX|saida_MUX[21]~47_combout ;
wire \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q ;
wire \MUX|saida_MUX[22]~50_combout ;
wire \showHEX5|saida7seg[0]~0_combout ;
wire \MUX|saida_MUX[21]~51_combout ;
wire \showHEX5|saida7seg[1]~1_combout ;
wire \showHEX5|saida7seg[2]~2_combout ;
wire \showHEX5|saida7seg[3]~3_combout ;
wire \MUX|saida_MUX[20]~52_combout ;
wire \showHEX5|saida7seg[4]~4_combout ;
wire \MUX|saida_MUX[23]~53_combout ;
wire \showHEX5|saida7seg[5]~5_combout ;
wire \showHEX5|saida7seg[6]~6_combout ;
wire [2:0] \processador|UC|UC_ULA|Functcrtl ;
wire [31:0] \processador|FD|fetchInstruction|PC|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\MUX|saida_MUX[24]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\MUX|saida_MUX[25]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\MUX|saida_MUX[26]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\MUX|saida_MUX[27]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\MUX|saida_MUX[28]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\MUX|saida_MUX[29]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\MUX|saida_MUX[30]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\MUX|saida_MUX[31]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\showHEX1|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\showHEX1|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\showHEX1|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\showHEX1|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\showHEX1|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\showHEX1|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\showHEX1|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\showHEX2|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\showHEX2|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\showHEX2|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\showHEX2|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\showHEX2|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\showHEX2|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\showHEX2|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\showHEX3|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\showHEX3|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\showHEX3|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\showHEX3|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\showHEX3|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\showHEX3|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\showHEX3|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\showHEX4|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\showHEX4|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\showHEX4|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\showHEX4|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\showHEX4|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\showHEX4|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\showHEX4|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\showHEX5|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\showHEX5|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\showHEX5|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\showHEX5|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\showHEX5|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\showHEX5|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\showHEX5|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N51
cyclonev_lcell_comb \edges|saidaQ~0 (
// Equation(s):
// \edges|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saidaQ~0 .extended_lut = "off";
defparam \edges|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edges|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N52
dffeas \edges|saidaQ (
	.clk(\clock~input_o ),
	.d(\edges|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edges|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edges|saidaQ .is_wysiwyg = "true";
defparam \edges|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \edges|saida (
// Equation(s):
// \edges|saida~combout  = LCELL(( !\KEY[0]~input_o  & ( !\edges|saidaQ~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\edges|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edges|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edges|saida .extended_lut = "off";
defparam \edges|saida .lut_mask = 64'hFFFF000000000000;
defparam \edges|saida .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y4_N52
dffeas \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N35
dffeas \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[7] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~25 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~25_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~22  ))
// \processador|FD|fetchInstruction|SOMA|Add0~26  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~25_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~9 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~9_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~26  ))
// \processador|FD|fetchInstruction|SOMA|Add0~10  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [6] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~9_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~9_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N46
dffeas \processador|FD|fetchInstruction|PC|DOUT[6] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[3] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~14 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~14_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( 
// \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .lut_mask = 64'h0000200080002000;
defparam \processador|FD|fetchInstruction|ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~13 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~13_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \processador|FD|fetchInstruction|SOMA|Add0~14  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~13_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~13_sumout  & ( (!\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~14_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMA|Add0~13_sumout  & ( (\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|ROM|memROM~14_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|SOMA|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N28
dffeas \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N47
dffeas \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~15 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~15_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT [3]))) # (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .lut_mask = 64'h8A02000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~17 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~17_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~14  ))
// \processador|FD|fetchInstruction|SOMA|Add0~18  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~17_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~17_sumout  & ( (!\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMA|Add0~17_sumout  & ( (\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|ROM|memROM~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N14
dffeas \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~21 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~21_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~18  ))
// \processador|FD|fetchInstruction|SOMA|Add0~22  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [4] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~21_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~21_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N34
dffeas \processador|FD|fetchInstruction|PC|DOUT[4] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~6 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~6_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .lut_mask = 64'h0800080088008800;
defparam \processador|FD|fetchInstruction|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|SOMA|Add0~25_sumout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (\processador|FD|fetchInstruction|SOMA|Add0~25_sumout  & !\processador|UC|Equal1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|SOMA|Add0~25_sumout ),
	.datad(!\processador|UC|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N53
dffeas \processador|FD|fetchInstruction|PC|DOUT[5] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \processador|UC|Equal1~0 (
// Equation(s):
// \processador|UC|Equal1~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~0 .extended_lut = "off";
defparam \processador|UC|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \processador|UC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N29
dffeas \processador|FD|fetchInstruction|PC|DOUT[2] (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~3_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~2 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~2_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & 
// (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .lut_mask = 64'h0100000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~1 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT [5]) # 
// (!\processador|FD|fetchInstruction|PC|DOUT [2]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .lut_mask = 64'hF0A0F0A000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~10 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~10_combout  = (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .lut_mask = 64'h0033003300330033;
defparam \processador|FD|fetchInstruction|ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \processador|UC|Equal1~2 (
// Equation(s):
// \processador|UC|Equal1~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~10_combout  & ( (!\processador|UC|Equal1~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~2 .extended_lut = "off";
defparam \processador|UC|Equal1~2 .lut_mask = 64'h00000000F000F000;
defparam \processador|UC|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~5 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~5_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~10  ))
// \processador|FD|fetchInstruction|SOMA|Add0~6  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [7] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~10  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~5_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|fetchInstruction|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~5_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~0 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .lut_mask = 64'hFF00FF0000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~3 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~3_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .lut_mask = 64'h8000800000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N39
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[1]~0 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[1]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .lut_mask = 64'h00000000000F000F;
defparam \processador|UC|UC_ULA|ULActrl[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~9 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~9_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT [3]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .lut_mask = 64'h8000000000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \processador|UC|palavraControle[1]~0 (
// Equation(s):
// \processador|UC|palavraControle[1]~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|palavraControle[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|palavraControle[1]~0 .extended_lut = "off";
defparam \processador|UC|palavraControle[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processador|UC|palavraControle[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~4 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~4_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .lut_mask = 64'hF000F00000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~7 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~7_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [2] & ( !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [2] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [5] & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .lut_mask = 64'h8000020000000000;
defparam \processador|FD|fetchInstruction|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|Equal0~0 (
// Equation(s):
// \processador|FD|BancoReg|Equal0~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|Equal0~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \processador|FD|BancoReg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \processador|UC|Equal2~0 (
// Equation(s):
// \processador|UC|Equal2~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q 
//  & !\processador|FD|fetchInstruction|PC|DOUT [5]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal2~0 .extended_lut = "off";
defparam \processador|UC|Equal2~0 .lut_mask = 64'h8000800000000000;
defparam \processador|UC|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \processador|UC|habEscritaReg~0 (
// Equation(s):
// \processador|UC|habEscritaReg~0_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & 
// ((!\processador|FD|fetchInstruction|ROM|memROM~3_combout ))) # (\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~3_combout )) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (((!\processador|UC|Equal2~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~3_combout )))) # (\processador|FD|fetchInstruction|ROM|memROM~10_combout  & (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|ROM|memROM~3_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~10_combout ),
	.datac(!\processador|UC|Equal2~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|habEscritaReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|habEscritaReg~0 .extended_lut = "off";
defparam \processador|UC|habEscritaReg~0 .lut_mask = 64'hC0110000CC110000;
defparam \processador|UC|habEscritaReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1078 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1078_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (\processador|UC|habEscritaReg~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|habEscritaReg~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1078 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1078 .lut_mask = 64'h3030303000000000;
defparam \processador|FD|BancoReg|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \processador|FD|BancoReg|registrador~62 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[24]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~62 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[24]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[24]~0_combout  = ( \processador|FD|BancoReg|registrador~318_q  & ( \processador|FD|BancoReg|registrador~62_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~318_q  & ( \processador|FD|BancoReg|registrador~62_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~318_q  & ( 
// !\processador|FD|BancoReg|registrador~62_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|FD|BancoReg|registrador~318_q ),
	.dataf(!\processador|FD|BancoReg|registrador~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[24]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[24]~0 .lut_mask = 64'h0000040008000C00;
defparam \processador|FD|BancoReg|saidaB[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N14
dffeas \processador|FD|BancoReg|registrador~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~38 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1076 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1076_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|registrador~38_q )) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~294_q ))))) # (\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~4_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~38_q ),
	.datad(!\processador|FD|BancoReg|registrador~294_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1076 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1076 .lut_mask = 64'h193B193B00000000;
defparam \processador|FD|BancoReg|registrador~1076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[0]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[0]~22_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1076_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1076_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[0]~22 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[0]~22 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaB[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N9
cyclonev_lcell_comb \processador|UC|Equal1~1 (
// Equation(s):
// \processador|UC|Equal1~1_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT [6] & ( (\processador|FD|fetchInstruction|PC|DOUT [2] & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  
// & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [2]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|Equal1~1 .extended_lut = "off";
defparam \processador|UC|Equal1~1 .lut_mask = 64'h0010000000000000;
defparam \processador|UC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~13 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~13_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [6]))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( 
// \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT [6]))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// (\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & !\processador|FD|fetchInstruction|PC|DOUT [6]))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .lut_mask = 64'h0000200080002000;
defparam \processador|FD|fetchInstruction|ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N36
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl~0 (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl~0_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( \processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & 
// (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ) # (!\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [7] & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [3] & ( (!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q  & \processador|FD|fetchInstruction|PC|DOUT [4])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl~0 .lut_mask = 64'h0088000088800000;
defparam \processador|UC|UC_ULA|Functcrtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~0 (
// Equation(s):
// \processador|UC|UC_ULA|comb~0_combout  = ( !\processador|UC|Equal1~1_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~15_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~13_combout  & (\processador|UC|UC_ULA|Functcrtl~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~14_combout ))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~0 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~0 .lut_mask = 64'h0008000800000000;
defparam \processador|UC|UC_ULA|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~1 (
// Equation(s):
// \processador|UC|UC_ULA|comb~1_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( ((\processador|UC|UC_ULA|Functcrtl~0_combout  & (\processador|FD|fetchInstruction|ROM|memROM~13_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~14_combout ))) # (\processador|UC|Equal1~1_combout ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout  & ( ((\processador|UC|UC_ULA|Functcrtl~0_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~14_combout )) # (\processador|UC|Equal1~1_combout ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~1 .lut_mask = 64'h7755775557555755;
defparam \processador|UC|UC_ULA|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[1] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [1] = ( \processador|UC|UC_ULA|Functcrtl [1] & ( !\processador|UC|UC_ULA|comb~0_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [1] & ( (!\processador|UC|UC_ULA|comb~0_combout  & \processador|UC|UC_ULA|comb~1_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|comb~0_combout ),
	.datad(!\processador|UC|UC_ULA|comb~1_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[1] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[1] .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \processador|UC|UC_ULA|Functcrtl[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[1]~1 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[1]~1_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  ) # ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( (\processador|UC|UC_ULA|Functcrtl [1]) # (\processador|UC|Equal1~1_combout ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[1]~1 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[1]~1 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \processador|UC|UC_ULA|ULActrl[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~2 (
// Equation(s):
// \processador|UC|UC_ULA|comb~2_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\processador|FD|fetchInstruction|PC|DOUT [3] & \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~2 .lut_mask = 64'h0008880000000000;
defparam \processador|UC|UC_ULA|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[2] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [2] = ( \processador|UC|UC_ULA|Functcrtl [2] & ( !\processador|UC|UC_ULA|comb~2_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [2] & ( (\processador|FD|fetchInstruction|ROM|memROM~13_combout  & 
// !\processador|UC|UC_ULA|comb~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~13_combout ),
	.datad(!\processador|UC|UC_ULA|comb~2_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[2] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[2] .lut_mask = 64'h0F000F00FF00FF00;
defparam \processador|UC|UC_ULA|Functcrtl[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N48
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~3 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~3_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (!\processador|UC|UC_ULA|Functcrtl [2] & (((\processador|FD|fetchInstruction|ROM|memROM~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~1_combout )) # (\processador|FD|fetchInstruction|ROM|memROM~3_combout ))) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (!\processador|UC|UC_ULA|Functcrtl [2]) # 
// ((\processador|FD|fetchInstruction|ROM|memROM~3_combout  & (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & \processador|FD|fetchInstruction|ROM|memROM~1_combout ))) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .lut_mask = 64'hAAABAAAB222A222A;
defparam \processador|UC|UC_ULA|ULActrl[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~4 (
// Equation(s):
// \processador|UC|UC_ULA|comb~4_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & !\processador|FD|fetchInstruction|PC|DOUT [6])) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~4 .lut_mask = 64'h4040404000000000;
defparam \processador|UC|UC_ULA|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \processador|UC|UC_ULA|comb~3 (
// Equation(s):
// \processador|UC|UC_ULA|comb~3_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & 
// \processador|FD|fetchInstruction|PC|DOUT [4]))) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|comb~3 .extended_lut = "off";
defparam \processador|UC|UC_ULA|comb~3 .lut_mask = 64'h0080008000000000;
defparam \processador|UC|UC_ULA|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N33
cyclonev_lcell_comb \processador|UC|UC_ULA|Functcrtl[0] (
// Equation(s):
// \processador|UC|UC_ULA|Functcrtl [0] = ( \processador|UC|UC_ULA|Functcrtl [0] & ( !\processador|UC|UC_ULA|comb~4_combout  ) ) # ( !\processador|UC|UC_ULA|Functcrtl [0] & ( (!\processador|UC|UC_ULA|comb~4_combout  & \processador|UC|UC_ULA|comb~3_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|comb~4_combout ),
	.datac(!\processador|UC|UC_ULA|comb~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|Functcrtl [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|Functcrtl[0] .extended_lut = "off";
defparam \processador|UC|UC_ULA|Functcrtl[0] .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \processador|UC|UC_ULA|Functcrtl[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[0]~2 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[0]~2_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( !\processador|UC|Equal1~1_combout  & ( \processador|UC|UC_ULA|Functcrtl [0] ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( 
// !\processador|UC|Equal1~1_combout  & ( (\processador|UC|UC_ULA|Functcrtl [0] & !\processador|UC|UC_ULA|ULActrl[1]~0_combout ) ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.dataf(!\processador|UC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[0]~2 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[0]~2 .lut_mask = 64'h4444555500000000;
defparam \processador|UC|UC_ULA|ULActrl[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \processador|FD|memRAM|ram~98 (
// Equation(s):
// \processador|FD|memRAM|ram~98_combout  = ( \processador|FD|BancoReg|saidaB[0]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) ) 
// # ( !\processador|FD|BancoReg|saidaB[0]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) 
// ) # ( \processador|FD|BancoReg|saidaB[0]~22_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) ) # 
// ( !\processador|FD|BancoReg|saidaB[0]~22_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|FD|BancoReg|saidaB[0]~22_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~98 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~98 .lut_mask = 64'h1201011231101031;
defparam \processador|FD|memRAM|ram~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \processador|FD|memRAM|ram~66 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[0]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~66 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~9 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~9_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|memRAM|ram~66_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|memRAM|ram~66_q ),
	.datae(gnd),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~9 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~9 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|muxULAram|saida_MUX[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \processador|FD|memRAM|ram~34 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[0]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~34 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~10 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~10_combout  = ( \processador|FD|memRAM|ram~34_q  & ( \processador|UC|palavraControle[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \processador|FD|ULA_bit0|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ 
// (((\processador|FD|BancoReg|registrador~1076_combout  & \processador|FD|BancoReg|Equal0~0_combout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (!\processador|FD|BancoReg|saidaA[0]~25_combout  $ (((!\processador|FD|BancoReg|registrador~1076_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout )))) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (((\processador|FD|BancoReg|registrador~1076_combout  & \processador|FD|BancoReg|Equal0~0_combout )))) # 
// (\processador|FD|BancoReg|saidaA[0]~25_combout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  
// $ (((\processador|FD|BancoReg|registrador~1076_combout  & \processador|FD|BancoReg|Equal0~0_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1076_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .lut_mask = 64'h00E1E1FFE11E00E1;
defparam \processador|FD|ULA_bit0|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[0]~57 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[0]~57_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[0]~9_combout  ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[0]~9_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( 
// !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[0]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[0]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[0]~57 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[0]~57 .lut_mask = 64'h0000FFFFCCCCCCCC;
defparam \processador|FD|muxULAram|saida_MUX[0]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1077 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1077_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|UC|habEscritaReg~0_combout ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|UC|habEscritaReg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1077 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1077 .lut_mask = 64'h1111111100000000;
defparam \processador|FD|BancoReg|registrador~1077 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N2
dffeas \processador|FD|BancoReg|registrador~294 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[0]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~294 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~5 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & (!\processador|FD|fetchInstruction|PC|DOUT [5] & !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .lut_mask = 64'h30003000F000F000;
defparam \processador|FD|fetchInstruction|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~8 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~8_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [5] & (\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [5]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .lut_mask = 64'h0A000A00A000A000;
defparam \processador|FD|fetchInstruction|ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[0]~25 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[0]~25_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (\processador|FD|BancoReg|registrador~294_q  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(!\processador|FD|BancoReg|registrador~294_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[0]~25 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[0]~25 .lut_mask = 64'h0050005000000000;
defparam \processador|FD|BancoReg|saidaA[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \processador|FD|memRAM|ram~99 (
// Equation(s):
// \processador|FD|memRAM|ram~99_combout  = ( \processador|FD|BancoReg|saidaB[0]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout ) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) 
// # ( !\processador|FD|BancoReg|saidaB[0]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[2]~3_combout ) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) # 
// ( \processador|FD|BancoReg|saidaB[0]~22_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) 
// ) ) # ( !\processador|FD|BancoReg|saidaB[0]~22_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~9_combout  & ((!\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|UC|UC_ULA|ULActrl[2]~3_combout ))) # (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) 
// ) )

	.dataa(!\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~9_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|FD|BancoReg|saidaB[0]~22_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|memRAM|ram~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|memRAM|ram~99 .extended_lut = "off";
defparam \processador|FD|memRAM|ram~99 .lut_mask = 64'h2132322102232302;
defparam \processador|FD|memRAM|ram~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \processador|FD|memRAM|ram~58 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~58 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \processador|FD|memRAM|ram~90 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~90 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~90_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~58_q  ) )

	.dataa(!\processador|FD|memRAM|ram~58_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|memRAM|ram~90_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .lut_mask = 64'h5555555500FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[24]~35 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[24]~35_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[24]~0_combout  ) ) ) # ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[24]~0_combout  ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[24]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[24]~35 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[24]~35 .lut_mask = 64'h00005555FFFF5555;
defparam \processador|FD|muxULAram|saida_MUX[24]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \processador|FD|BancoReg|registrador~318 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[24]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~318 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~0 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & !\processador|FD|fetchInstruction|ROM|memROM~8_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~0 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~0 .lut_mask = 64'h00000000CC00CC00;
defparam \processador|FD|BancoReg|saidaA[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[24]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[24]~1_combout  = ( \processador|FD|BancoReg|registrador~318_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~318_q ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[24]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[24]~1 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaA[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N31
dffeas \processador|FD|memRAM|ram~57 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~57 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \processador|FD|memRAM|ram~89 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~89 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~33 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~33_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~89_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~57_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~57_q ),
	.datad(!\processador|FD|memRAM|ram~89_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~33 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~33 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[23]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[23]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[23]~2_combout  = ( \processador|FD|BancoReg|registrador~317_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~317_q ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[23]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[23]~2 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaA[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~3 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout  = ( \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # 
// (\processador|FD|BancoReg|saidaA[23]~2_combout ))) ) ) # ( !\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// \processador|UC|UC_ULA|ULActrl[0]~2_combout )) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~3 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~3 .lut_mask = 64'h000A000A0AAA0AAA;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|Equal0~0 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|Equal0~0_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( \processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( (\processador|UC|UC_ULA|Functcrtl [0] & !\processador|UC|Equal1~1_combout ) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( (!\processador|UC|Equal1~1_combout  & ((!\processador|UC|UC_ULA|Functcrtl [1]) # (\processador|UC|UC_ULA|Functcrtl [0]))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~2_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~0_combout  & ( (!\processador|UC|Equal1~1_combout  & ((!\processador|UC|UC_ULA|Functcrtl [1]) # (\processador|UC|UC_ULA|Functcrtl [0]))) ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datab(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datac(gnd),
	.datad(!\processador|UC|Equal1~1_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|Equal0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|Equal0~0 .lut_mask = 64'hDD00DD0000005500;
defparam \processador|FD|ULA_bit13|Muxao|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N10
dffeas \processador|FD|BancoReg|registrador~60 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[22]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~60 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[22]~2 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[22]~2_combout  = ( \processador|FD|BancoReg|registrador~316_q  & ( \processador|FD|BancoReg|registrador~60_q  & ( (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~316_q  & ( \processador|FD|BancoReg|registrador~60_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~316_q  & ( 
// !\processador|FD|BancoReg|registrador~60_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|FD|BancoReg|registrador~316_q ),
	.dataf(!\processador|FD|BancoReg|registrador~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[22]~2 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[22]~2 .lut_mask = 64'h0000100020003000;
defparam \processador|FD|BancoReg|saidaB[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N47
dffeas \processador|FD|memRAM|ram~56 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~56 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N41
dffeas \processador|FD|memRAM|ram~88 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~88 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~34 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~34_combout  = ( \processador|FD|memRAM|ram~88_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~88_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~56_q  ) ) ) # ( !\processador|FD|memRAM|ram~88_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~56_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~56_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~88_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~34 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~34 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[22]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \processador|FD|ULA_bit22|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( \processador|FD|BancoReg|saidaB[22]~2_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( 
// !\processador|FD|BancoReg|saidaB[22]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaB[22]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|muxInvb|saida_MUX~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \processador|FD|ULA_bit22|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N28
dffeas \processador|FD|BancoReg|registrador~59 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[21]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~59 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[21]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[21]~3_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~59_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~315_q )))) ) ) ) # ( \processador|FD|BancoReg|Equal0~0_combout  & ( 
// !\processador|FD|BancoReg|registrador~59_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~315_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~315_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[21]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[21]~3 .lut_mask = 64'h000000200000A020;
defparam \processador|FD|BancoReg|saidaB[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N43
dffeas \processador|FD|memRAM|ram~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~55 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N17
dffeas \processador|FD|memRAM|ram~87 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~87 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N15
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~31 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~31_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~87_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~55_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~55_q ),
	.datad(!\processador|FD|memRAM|ram~87_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~31 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~31 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \processador|FD|ULA_bit21|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[21]~3_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[21]~3_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit21|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N55
dffeas \processador|FD|BancoReg|registrador~58 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[20]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~58 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[20]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[20]~4_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~314_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~58_q )))) ) ) ) # ( \processador|FD|BancoReg|Equal0~0_combout  & ( 
// !\processador|FD|BancoReg|registrador~314_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~58_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datac(!\processador|FD|BancoReg|registrador~58_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~314_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[20]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[20]~4 .lut_mask = 64'h0000080000000888;
defparam \processador|FD|BancoReg|saidaB[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \processador|FD|memRAM|ram~54 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~54 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \processador|FD|memRAM|ram~86 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~86 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~32 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~32_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~86_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~54_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~54_q ),
	.datad(!\processador|FD|memRAM|ram~86_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~32 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~32 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[20]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \processador|FD|ULA_bit20|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[20]~4_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[20]~4_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit20|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N22
dffeas \processador|FD|memRAM|ram~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~53 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \processador|FD|memRAM|ram~85 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~85 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~29 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~29_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~85_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~53_q  ) )

	.dataa(!\processador|FD|memRAM|ram~53_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|memRAM|ram~85_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~29 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~29 .lut_mask = 64'h5555555500FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N41
dffeas \processador|FD|BancoReg|registrador~313 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[19]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[19]~6_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~313_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~313_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[19]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[19]~6 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[19]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[19]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \processador|FD|memRAM|ram~84 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~84 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N46
dffeas \processador|FD|memRAM|ram~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~52 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~30 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~30_combout  = ( \processador|FD|memRAM|ram~52_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~84_q ) ) ) # ( !\processador|FD|memRAM|ram~52_q  & ( 
// (\processador|FD|memRAM|ram~84_q  & \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|FD|memRAM|ram~84_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~30 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~30 .lut_mask = 64'h00550055FF55FF55;
defparam \processador|FD|muxULAram|saida_MUX[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[18]~7 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[18]~7_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~312_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~312_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[18]~7 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[18]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N58
dffeas \processador|FD|BancoReg|registrador~55 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[17]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~55 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[17]~7 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[17]~7_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~55_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~311_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~55_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~311_q  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|BancoReg|Equal0~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|BancoReg|registrador~311_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[17]~7 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[17]~7 .lut_mask = 64'h0010000000B00000;
defparam \processador|FD|BancoReg|saidaB[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N50
dffeas \processador|FD|memRAM|ram~83 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~83 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N11
dffeas \processador|FD|memRAM|ram~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~51 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~27 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~27_combout  = ( \processador|FD|memRAM|ram~83_q  & ( \processador|FD|memRAM|ram~51_q  ) ) # ( !\processador|FD|memRAM|ram~83_q  & ( \processador|FD|memRAM|ram~51_q  & ( 
// !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|FD|memRAM|ram~83_q  & ( !\processador|FD|memRAM|ram~51_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~83_q ),
	.dataf(!\processador|FD|memRAM|ram~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~27 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~27 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \processador|FD|muxULAram|saida_MUX[17]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \processador|FD|ULA_bit17|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[17]~7_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[17]~7_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit17|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|Equal2~0 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|Equal2~0_combout  = ( !\processador|UC|Equal1~1_combout  & ( (!\processador|UC|UC_ULA|Functcrtl [0] & (!\processador|UC|UC_ULA|ULActrl[1]~0_combout  & !\processador|UC|UC_ULA|Functcrtl [1])) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [0]),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|UC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|Equal2~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|Equal2~0 .lut_mask = 64'h8080808000000000;
defparam \processador|FD|ULA_bit28|Muxao|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit28|Muxao|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit28|Muxao|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \processador|FD|BancoReg|registrador~52 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~52 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1062 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1062_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// ((\processador|FD|BancoReg|registrador~52_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~308_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~308_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|registrador~52_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1062 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1062 .lut_mask = 64'h04C404C400000000;
defparam \processador|FD|BancoReg|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[14]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[14]~10_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1062_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1062_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[14]~10 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[14]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaB[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N2
dffeas \processador|FD|memRAM|ram~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~48 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N53
dffeas \processador|FD|memRAM|ram~80 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[14]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~80 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~25 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~25_combout  = ( \processador|FD|memRAM|ram~80_q  & ( (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~48_q ) ) ) # ( !\processador|FD|memRAM|ram~80_q  & ( 
// (\processador|FD|memRAM|ram~48_q  & !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|FD|memRAM|ram~48_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|memRAM|ram~80_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~25 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[14]~25 .lut_mask = 64'h550055FF550055FF;
defparam \processador|FD|muxULAram|saida_MUX[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \processador|FD|ULA_bit14|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[14]~10_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[14]~10_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|muxInvb|saida_MUX~0 .lut_mask = 64'hCCCCCCCC33333333;
defparam \processador|FD|ULA_bit14|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N4
dffeas \processador|FD|BancoReg|registrador~51 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~51 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1063 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1063_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// ((\processador|FD|BancoReg|registrador~51_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~307_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~307_q ),
	.datab(!\processador|FD|BancoReg|registrador~51_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1063 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1063 .lut_mask = 64'h3050305000000000;
defparam \processador|FD|BancoReg|registrador~1063 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N27
cyclonev_lcell_comb \processador|FD|ULA_bit13|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1063_combout ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1063_combout ) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~1063_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|muxInvb|saida_MUX~0 .lut_mask = 64'hFFAAFFAA00550055;
defparam \processador|FD|ULA_bit13|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N53
dffeas \processador|FD|BancoReg|registrador~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~50 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N18
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1064 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1064_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~50_q  & ( (\processador|FD|BancoReg|registrador~306_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~50_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( !\processador|FD|BancoReg|registrador~50_q  & ( 
// (\processador|FD|BancoReg|registrador~306_q  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~306_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~50_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1064 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1064 .lut_mask = 64'h00003000F0003000;
defparam \processador|FD|BancoReg|registrador~1064 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[12]~31 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[12]~31_combout  = ( \processador|FD|BancoReg|registrador~1064_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[12]~31 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[12]~31 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N53
dffeas \processador|FD|memRAM|ram~78 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[12]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~78 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N28
dffeas \processador|FD|memRAM|ram~46 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~46 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~22 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~22_combout  = ( \processador|FD|memRAM|ram~46_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~78_q ) ) ) # ( !\processador|FD|memRAM|ram~46_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~78_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~78_q ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[11]~28 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[11]~28_combout  = ( \processador|FD|BancoReg|registrador~1065_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1065_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[11]~28 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[11]~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \processador|FD|memRAM|ram~77 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[11]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~77 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \processador|FD|memRAM|ram~45 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[11]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~45 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~19 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~19_combout  = (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((\processador|FD|memRAM|ram~45_q ))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|memRAM|ram~77_q ))

	.dataa(!\processador|FD|memRAM|ram~77_q ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~45_q ),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .lut_mask = 64'h0F550F550F550F55;
defparam \processador|FD|muxULAram|saida_MUX[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N0
cyclonev_lcell_comb \processador|UC|UC_ULA|ULActrl[2]~4 (
// Equation(s):
// \processador|UC|UC_ULA|ULActrl[2]~4_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~3_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout  & (\processador|FD|fetchInstruction|ROM|memROM~0_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~1_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .extended_lut = "off";
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .lut_mask = 64'h00000000000C000C;
defparam \processador|UC|UC_ULA|ULActrl[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[8]~21 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[8]~21_combout  = ( \processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1068_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[8]~21 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[8]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N44
dffeas \processador|FD|BancoReg|registrador~302 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~302 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[8]~17 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[8]~17_combout  = ( \processador|FD|BancoReg|registrador~302_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~302_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[8]~17 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[8]~17 .lut_mask = 64'h0000000030003000;
defparam \processador|FD|BancoReg|saidaA[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[7]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[7]~26_combout  = ( \processador|FD|BancoReg|registrador~1069_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1069_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[7]~26 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[7]~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N31
dffeas \processador|FD|memRAM|ram~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~41 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N35
dffeas \processador|FD|memRAM|ram~73 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~73 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~15 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~15_combout  = ( \processador|FD|memRAM|ram~73_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~73_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~41_q  ) ) ) # ( !\processador|FD|memRAM|ram~73_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~41_q  ) ) )

	.dataa(!\processador|FD|memRAM|ram~41_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~73_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .lut_mask = 64'h555555550000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N8
dffeas \processador|FD|BancoReg|registrador~301 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[7]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~301 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[7]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[7]~18_combout  = ( \processador|FD|BancoReg|registrador~301_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~301_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[7]~18 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[7]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaA[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N41
dffeas \processador|FD|BancoReg|registrador~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~42 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1072 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1072_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// ((\processador|FD|BancoReg|registrador~42_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~298_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~298_q ),
	.datab(!\processador|FD|BancoReg|registrador~42_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1072 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1072 .lut_mask = 64'h3050305000000000;
defparam \processador|FD|BancoReg|registrador~1072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[4]~19 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[4]~19_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~1072_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[4]~19 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[4]~19 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaB[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[3]~18 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[3]~18_combout  = ( \processador|FD|BancoReg|registrador~1073_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1073_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[3]~18 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[3]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N55
dffeas \processador|FD|memRAM|ram~69 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~69 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N4
dffeas \processador|FD|memRAM|ram~37 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[3]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~37 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~11 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~11_combout  = ( \processador|FD|memRAM|ram~37_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~69_q ) ) ) # ( !\processador|FD|memRAM|ram~37_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~69_q ) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~69_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~37_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|muxULAram|saida_MUX[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[3]~22 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[3]~22_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & ((\processador|FD|fetchInstruction|ROM|memROM~8_combout ) # 
// (\processador|FD|BancoReg|registrador~297_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~297_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[3]~22 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[3]~22 .lut_mask = 64'h0000000050F050F0;
defparam \processador|FD|BancoReg|saidaA[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit1|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1075_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & !\processador|UC|UC_ULA|Functcrtl [2])) # 
// (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~1075_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1075_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|muxInvb|saida_MUX~0 .lut_mask = 64'h77007700780F780F;
defparam \processador|FD|ULA_bit1|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit0|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit0|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1076_combout  & ( \processador|FD|BancoReg|saidaA[0]~25_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1076_combout  & ( \processador|FD|BancoReg|saidaA[0]~25_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  
// & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1076_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit0|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit0|soma|Add0~0 .lut_mask = 64'h000000007700780F;
defparam \processador|FD|ULA_bit0|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[1]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[1]~24_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~5_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (\processador|FD|BancoReg|registrador~295_q  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|registrador~295_q ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[1]~24 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[1]~24 .lut_mask = 64'h0030003000F000F0;
defparam \processador|FD|BancoReg|saidaA[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N21
cyclonev_lcell_comb \processador|FD|ULA_bit1|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[1]~24_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  $ 
// (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit0|soma|Add0~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// ((\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit0|soma|Add0~0_combout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[1]~24_combout  & ( (!\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|ULA_bit0|soma|Add0~0_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # (\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit0|soma|Add0~0_combout 
//  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) ) )

	.dataa(!\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .lut_mask = 64'h056205625F945F94;
defparam \processador|FD|ULA_bit1|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[1]~23 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[1]~23_combout  = ( \processador|FD|BancoReg|registrador~1075_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1075_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[1]~23 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[1]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N14
dffeas \processador|FD|memRAM|ram~67 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[1]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~67 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N31
dffeas \processador|FD|memRAM|ram~35 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[1]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~35 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~8 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~8_combout  = ( \processador|FD|memRAM|ram~67_q  & ( \processador|FD|memRAM|ram~35_q  ) ) # ( !\processador|FD|memRAM|ram~67_q  & ( \processador|FD|memRAM|ram~35_q  & ( 
// !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|FD|memRAM|ram~67_q  & ( !\processador|FD|memRAM|ram~35_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|memRAM|ram~67_q ),
	.dataf(!\processador|FD|memRAM|ram~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~8 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~8 .lut_mask = 64'h000000FFFF00FFFF;
defparam \processador|FD|muxULAram|saida_MUX[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[1]~56 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[1]~56_combout  = ( \processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[1]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[1]~56 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[1]~56 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \processador|FD|muxULAram|saida_MUX[1]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N14
dffeas \processador|FD|BancoReg|registrador~295 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~295 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \processador|FD|BancoReg|registrador~39 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[1]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~39 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1075 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1075_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~39_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~295_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (((\processador|FD|fetchInstruction|ROM|memROM~4_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~295_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|registrador~39_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1075 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1075 .lut_mask = 64'h07C707C70C0C0C0C;
defparam \processador|FD|BancoReg|registrador~1075 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit1|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit1|soma|Add1~0_combout  = ( \processador|FD|BancoReg|registrador~1075_combout  & ( \processador|FD|BancoReg|saidaA[1]~24_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) 
// # (\processador|FD|BancoReg|Equal0~0_combout  & (((!\processador|FD|BancoReg|registrador~1076_combout  & \processador|FD|BancoReg|saidaA[0]~25_combout )) # (\processador|UC|UC_ULA|ULActrl[2]~3_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1075_combout  & ( \processador|FD|BancoReg|saidaA[1]~24_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ) # ((\processador|FD|BancoReg|registrador~1076_combout  & (\processador|FD|BancoReg|Equal0~0_combout  
// & \processador|FD|BancoReg|saidaA[0]~25_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~1075_combout  & ( !\processador|FD|BancoReg|saidaA[1]~24_combout  & ( (\processador|FD|BancoReg|saidaA[0]~25_combout  & 
// ((!\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))) # (\processador|FD|BancoReg|Equal0~0_combout  & (\processador|FD|BancoReg|registrador~1076_combout  & \processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) 
// # ( !\processador|FD|BancoReg|registrador~1075_combout  & ( !\processador|FD|BancoReg|saidaA[1]~24_combout  & ( (\processador|FD|BancoReg|saidaA[0]~25_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  & 
// ((!\processador|FD|BancoReg|registrador~1076_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1076_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[0]~25_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1075_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit1|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit1|soma|Add1~0 .lut_mask = 64'h0E000C01FF01CE33;
defparam \processador|FD|ULA_bit1|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N29
dffeas \processador|FD|BancoReg|registrador~40 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~40 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1074 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1074_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~40_q ))) # 
// (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~296_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~296_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~40_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1074 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1074 .lut_mask = 64'h10D010D003030303;
defparam \processador|FD|BancoReg|registrador~1074 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \processador|FD|ULA_bit2|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1074_combout ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|Equal1~1_combout  & (!\processador|UC|UC_ULA|Functcrtl [2] $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1074_combout ))))) # 
// (\processador|UC|Equal1~1_combout  & ((!\processador|FD|BancoReg|Equal0~0_combout ) # ((!\processador|FD|BancoReg|registrador~1074_combout )))) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datad(!\processador|FD|BancoReg|registrador~1074_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|muxInvb|saida_MUX~0 .lut_mask = 64'h5F6C5F6C00330033;
defparam \processador|FD|ULA_bit2|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \processador|FD|ULA_bit2|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaA[2]~23_combout  $ 
// (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit1|soma|Add1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|BancoReg|saidaA[2]~23_combout  & 
// !\processador|FD|ULA_bit1|soma|Add1~0_combout )))) ) ) # ( !\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[2]~23_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|BancoReg|saidaA[2]~23_combout  & ((\processador|FD|ULA_bit1|soma|Add1~0_combout ))) # (\processador|FD|BancoReg|saidaA[2]~23_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & !\processador|FD|ULA_bit1|soma|Add1~0_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[2]~23_combout ),
	.datad(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .lut_mask = 64'h065206526B2E6B2E;
defparam \processador|FD|ULA_bit2|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N9
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[2]~24 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[2]~24_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1074_combout )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1074_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[2]~24 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[2]~24 .lut_mask = 64'h0505050505050505;
defparam \processador|FD|BancoReg|saidaB[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N50
dffeas \processador|FD|memRAM|ram~68 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[2]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~68 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N10
dffeas \processador|FD|memRAM|ram~36 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~36 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~12 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~12_combout  = ( \processador|FD|memRAM|ram~36_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~68_q ) ) ) # ( !\processador|FD|memRAM|ram~36_q  & ( 
// (\processador|FD|memRAM|ram~68_q  & \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~68_q ),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~12 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[2]~12 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[2]~55 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[2]~55_combout  = ( \processador|FD|muxULAram|saida_MUX[2]~12_combout  & ( (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[2]~12_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[2]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[2]~55 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[2]~55 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \processador|FD|muxULAram|saida_MUX[2]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N46
dffeas \processador|FD|BancoReg|registrador~296 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[2]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~296 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[2]~23 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[2]~23_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~8_combout  & (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & 
// \processador|FD|BancoReg|registrador~296_q )) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~296_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[2]~23 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[2]~23 .lut_mask = 64'h0000000008080808;
defparam \processador|FD|BancoReg|saidaA[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N51
cyclonev_lcell_comb \processador|FD|ULA_bit2|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit2|soma|Add1~0_combout  = (!\processador|FD|BancoReg|saidaA[2]~23_combout  & (\processador|FD|ULA_bit1|soma|Add1~0_combout  & \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[2]~23_combout  & 
// ((\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ) # (\processador|FD|ULA_bit1|soma|Add1~0_combout )))

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[2]~23_combout ),
	.datac(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datad(!\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit2|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit2|soma|Add1~0 .lut_mask = 64'h033F033F033F033F;
defparam \processador|FD|ULA_bit2|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N3
cyclonev_lcell_comb \processador|FD|ULA_bit3|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[3]~22_combout  & ( \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ 
// (((\processador|FD|BancoReg|saidaB[3]~18_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~22_combout  & ( 
// \processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (\processador|FD|BancoReg|saidaB[3]~18_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (((!\processador|FD|BancoReg|saidaB[3]~18_combout ))))) ) ) ) # ( \processador|FD|BancoReg|saidaA[3]~22_combout  & ( 
// !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (\processador|FD|BancoReg|saidaB[3]~18_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|FD|BancoReg|saidaB[3]~18_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~22_combout  
// & ( !\processador|FD|ULA_bit2|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  & (!\processador|FD|BancoReg|saidaB[3]~18_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) 
// # (\processador|UC|UC_ULA|ULActrl[2]~3_combout  & (\processador|FD|BancoReg|saidaB[3]~18_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|FD|BancoReg|saidaB[3]~18_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[3]~22_combout ),
	.dataf(!\processador|FD|ULA_bit2|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~1 .lut_mask = 64'h28149E6D1926AC5C;
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[3]~54 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[3]~54_combout  = ( \processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[3]~11_combout ) ) ) # ( 
// !\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[3]~11_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[3]~54 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[3]~54 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N56
dffeas \processador|FD|BancoReg|registrador~297 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~297 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N5
dffeas \processador|FD|BancoReg|registrador~41 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[3]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~41 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1073 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1073_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (((!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|registrador~41_q )))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (((\processador|FD|fetchInstruction|ROM|memROM~7_combout )) # (\processador|FD|BancoReg|registrador~297_q ))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~297_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~41_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1073 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1073 .lut_mask = 64'h13D313D333333333;
defparam \processador|FD|BancoReg|registrador~1073 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \processador|FD|ULA_bit3|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1073_combout  & ( \processador|FD|BancoReg|saidaA[3]~22_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1073_combout  & ( \processador|FD|BancoReg|saidaA[3]~22_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  
// & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1073_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .lut_mask = 64'h000000007070708F;
defparam \processador|FD|ULA_bit3|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \processador|FD|ULA_bit3|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit3|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[3]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1073_combout ) ) ) 
// ) # ( !\processador|FD|BancoReg|saidaA[3]~22_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1073_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[3]~22_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|Equal1~1_combout  & (!\processador|UC|UC_ULA|Functcrtl [2] $ (((\processador|FD|BancoReg|Equal0~0_combout  & 
// \processador|FD|BancoReg|registrador~1073_combout ))))) # (\processador|UC|Equal1~1_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & (\processador|FD|BancoReg|registrador~1073_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[3]~22_combout  & 
// ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|Equal1~1_combout  & (!\processador|UC|UC_ULA|Functcrtl [2] $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1073_combout ))))) # 
// (\processador|UC|Equal1~1_combout  & ((!\processador|FD|BancoReg|Equal0~0_combout ) # ((!\processador|FD|BancoReg|registrador~1073_combout )))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|registrador~1073_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datae(!\processador|FD|BancoReg|saidaA[3]~22_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|soma|Add0~0 .lut_mask = 64'h56FCA9030303FCFC;
defparam \processador|FD|ULA_bit3|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit3|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit3|soma|Add1~0_combout  = ( \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit0|soma|Add0~0_combout  & ( (\processador|FD|ULA_bit3|soma|Add0~0_combout  & (((\processador|FD|BancoReg|saidaA[2]~23_combout 
// ) # (\processador|FD|BancoReg|saidaA[1]~24_combout )) # (\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit0|soma|Add0~0_combout  & ( 
// (\processador|FD|ULA_bit3|soma|Add0~0_combout  & (\processador|FD|BancoReg|saidaA[2]~23_combout  & ((\processador|FD|BancoReg|saidaA[1]~24_combout ) # (\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( 
// \processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( (\processador|FD|ULA_bit3|soma|Add0~0_combout  & (((\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  & 
// \processador|FD|BancoReg|saidaA[1]~24_combout )) # (\processador|FD|BancoReg|saidaA[2]~23_combout ))) ) ) ) # ( !\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit0|soma|Add0~0_combout  & ( 
// (\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[1]~24_combout  & (\processador|FD|ULA_bit3|soma|Add0~0_combout  & \processador|FD|BancoReg|saidaA[2]~23_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit1|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[1]~24_combout ),
	.datac(!\processador|FD|ULA_bit3|soma|Add0~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[2]~23_combout ),
	.datae(!\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit0|soma|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|soma|Add1~0 .lut_mask = 64'h0001010F0007070F;
defparam \processador|FD|ULA_bit3|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \processador|FD|ULA_bit3|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit3|soma|Add1~1_combout  = ( !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit3|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit3|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit3|soma|Add1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|FD|ULA_bit3|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit3|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|BancoReg|saidaB[4]~19_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|FD|BancoReg|saidaA[4]~21_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|BancoReg|saidaA[4]~21_combout  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit3|soma|Add1~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|BancoReg|saidaA[4]~21_combout 
//  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ 
// (!\processador|FD|BancoReg|saidaA[4]~21_combout )))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|ULA_bit3|soma|Add1~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (((!\processador|FD|BancoReg|saidaA[4]~21_combout  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ (!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( 
// !\processador|FD|ULA_bit3|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[4]~21_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ (!\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # 
// (\processador|FD|BancoReg|saidaA[4]~21_combout  & (!\processador|FD|BancoReg|saidaB[4]~19_combout  $ (((\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaB[4]~19_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[4]~21_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .lut_mask = 64'h12A596CC219684ED;
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N28
dffeas \processador|FD|memRAM|ram~38 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~38 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N38
dffeas \processador|FD|memRAM|ram~70 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~70 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~14 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~14_combout  = ( \processador|FD|memRAM|ram~70_q  & ( (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~38_q ) ) ) # ( !\processador|FD|memRAM|ram~70_q  & ( 
// (\processador|FD|memRAM|ram~38_q  & !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~38_q ),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \processador|FD|muxULAram|saida_MUX[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[4]~53 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[4]~53_combout  = ( \processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[4]~14_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[4]~53 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[4]~53 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \processador|FD|muxULAram|saida_MUX[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N8
dffeas \processador|FD|BancoReg|registrador~298 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[4]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~298 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N51
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[4]~21 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[4]~21_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|BancoReg|registrador~298_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~8_combout )) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~298_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[4]~21 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[4]~21 .lut_mask = 64'h000000000A000A00;
defparam \processador|FD|BancoReg|saidaA[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit4|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[4]~21_combout  & ( \processador|FD|BancoReg|registrador~1072_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[4]~21_combout  & ( !\processador|FD|BancoReg|registrador~1072_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  
// & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[4]~21_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~1072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .lut_mask = 64'h000070700000708F;
defparam \processador|FD|ULA_bit4|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N35
dffeas \processador|FD|BancoReg|registrador~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~43 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1071 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1071_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|BancoReg|registrador~299_q ) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~43_q  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~43_q ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|registrador~299_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1071 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1071 .lut_mask = 64'h5050000000F00000;
defparam \processador|FD|BancoReg|registrador~1071 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N33
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[5]~25 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[5]~25_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1071_combout )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1071_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[5]~25 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[5]~25 .lut_mask = 64'h0505050505050505;
defparam \processador|FD|BancoReg|saidaB[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N34
dffeas \processador|FD|memRAM|ram~39 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~39 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N5
dffeas \processador|FD|memRAM|ram~71 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~71 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~13 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~13_combout  = ( \processador|FD|memRAM|ram~71_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~71_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~39_q  ) ) ) # ( !\processador|FD|memRAM|ram~71_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~39_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~39_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~71_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~13 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~13 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1072_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ (!\processador|FD|BancoReg|saidaA[4]~21_combout ) ) ) ) 
// # ( !\processador|FD|BancoReg|registrador~1072_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( \processador|FD|BancoReg|saidaA[4]~21_combout  ) ) ) # ( \processador|FD|BancoReg|registrador~1072_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ (!\processador|FD|BancoReg|saidaA[4]~21_combout  $ (((\processador|UC|Equal1~1_combout ) # (\processador|UC|UC_ULA|Functcrtl [2])))) ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1072_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( !\processador|FD|BancoReg|saidaA[4]~21_combout  $ (((!\processador|UC|UC_ULA|Functcrtl [2] & !\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[4]~21_combout ),
	.datad(!\processador|UC|Equal1~1_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1072_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add0~0 .lut_mask = 64'h5AF069C30F0F3C3C;
defparam \processador|FD|ULA_bit4|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit4|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit4|soma|Add1~0_combout  = ( \processador|FD|ULA_bit3|soma|Add0~0_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout  & (((\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ) 
// # (\processador|FD|BancoReg|saidaA[2]~23_combout )) # (\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit3|soma|Add0~0_combout  & ( \processador|FD|ULA_bit1|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & \processador|FD|ULA_bit4|soma|Add0~0_combout ) ) ) ) # ( \processador|FD|ULA_bit3|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit4|soma|Add0~0_combout  & (((\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[2]~23_combout )) # (\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit3|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout  & \processador|FD|ULA_bit4|soma|Add0~0_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit2|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[2]~23_combout ),
	.datac(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit4|soma|Add0~0_combout ),
	.datae(!\processador|FD|ULA_bit3|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit1|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit4|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit4|soma|Add1~0 .lut_mask = 64'h000F001F000F007F;
defparam \processador|FD|ULA_bit4|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit5|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1071_combout ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|UC_ULA|Functcrtl [2] & (!\processador|UC|Equal1~1_combout  $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1071_combout ))))) # 
// (\processador|UC|UC_ULA|Functcrtl [2] & ((!\processador|FD|BancoReg|Equal0~0_combout ) # ((!\processador|FD|BancoReg|registrador~1071_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|Equal1~1_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1071_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|muxInvb|saida_MUX~0 .lut_mask = 64'h5F6C5F6C00330033;
defparam \processador|FD|ULA_bit5|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit5|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[5]~20_combout  & ( \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (((!\processador|FD|ULA_bit4|soma|Add1~0_combout  & !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~20_combout  & ( 
// \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (((\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit4|soma|Add1~0_combout 
//  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[5]~20_combout  & ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (((\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit4|soma|Add1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[5]~20_combout  & ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ) # (\processador|FD|ULA_bit4|soma|Add1~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[5]~20_combout ),
	.dataf(!\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .lut_mask = 64'h11332C0C2C0CDEFC;
defparam \processador|FD|ULA_bit5|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[5]~52 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[5]~52_combout  = ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[5]~13_combout ) ) ) # ( 
// !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[5]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[5]~13_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[5]~52 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[5]~52 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \processador|FD|BancoReg|registrador~299 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[5]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~299 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[5]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[5]~20_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|BancoReg|registrador~299_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~299_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[5]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[5]~20 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[6]~19 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[6]~19_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|BancoReg|registrador~300_q  & 
// \processador|FD|fetchInstruction|ROM|memROM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|BancoReg|registrador~300_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[6]~19 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[6]~19 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit5|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit5|soma|Add1~0_combout  = ( \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~20_combout  & 
// (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit4|soma|Add0~0_combout )) ) ) ) # ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit3|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[5]~20_combout ) # ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit4|soma|Add0~0_combout )) ) ) ) # ( \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~20_combout  & (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit4|soma|Add0~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~20_combout ) # 
// ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ) # (!\processador|FD|ULA_bit4|soma|Add0~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[5]~20_combout ),
	.datac(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit4|soma|Add0~0_combout ),
	.datae(!\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit3|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit5|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit5|soma|Add1~0 .lut_mask = 64'hFCECC080FCCCC000;
defparam \processador|FD|ULA_bit5|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \processador|FD|ULA_bit6|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[6]~19_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # 
// (\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[6]~19_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout 
// ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[6]~19_combout  & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[6]~19_combout  & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout 
//  & (\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout )) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[6]~19_combout ),
	.dataf(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .lut_mask = 64'h505A0FAA050A5AAF;
defparam \processador|FD|ULA_bit6|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[6]~27 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[6]~27_combout  = ( \processador|FD|BancoReg|registrador~1070_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1070_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[6]~27 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[6]~27 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N26
dffeas \processador|FD|memRAM|ram~40 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~40 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N20
dffeas \processador|FD|memRAM|ram~72 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~72 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~16 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~16_combout  = ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~72_q  ) ) # ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~40_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~40_q ),
	.datad(!\processador|FD|memRAM|ram~72_q ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~16 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[6]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \processador|FD|muxULAram|saida_MUX[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[6]~51 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[6]~51_combout  = ( \processador|FD|muxULAram|saida_MUX[6]~16_combout  & ( (\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[6]~16_combout  & ( (\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  & !\processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[6]~51 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[6]~51 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \processador|FD|muxULAram|saida_MUX[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N16
dffeas \processador|FD|BancoReg|registrador~300 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~300 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \processador|FD|BancoReg|registrador~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[6]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~44 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1070 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1070_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// ((\processador|FD|BancoReg|registrador~44_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~300_q )))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~300_q ),
	.datad(!\processador|FD|BancoReg|registrador~44_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1070 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1070 .lut_mask = 64'h028A028A00000000;
defparam \processador|FD|BancoReg|registrador~1070 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \processador|FD|ULA_bit6|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1070_combout ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|Equal1~1_combout  & (!\processador|UC|UC_ULA|Functcrtl [2] $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1070_combout ))))) # 
// (\processador|UC|Equal1~1_combout  & (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1070_combout )))) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1070_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|muxInvb|saida_MUX~0 .lut_mask = 64'h77787778000F000F;
defparam \processador|FD|ULA_bit6|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \processador|FD|ULA_bit6|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit6|soma|Add1~0_combout  = ( \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[6]~19_combout ) ) ) ) # ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[5]~20_combout  & 
// ((!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ) # (!\processador|FD|BancoReg|saidaA[6]~19_combout ))) # (\processador|FD|BancoReg|saidaA[5]~20_combout  & (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[6]~19_combout )) ) ) ) # ( \processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[6]~19_combout ) # ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[5]~20_combout )))) # (\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[5]~20_combout  & !\processador|FD|BancoReg|saidaA[6]~19_combout ))) ) ) ) # ( !\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit4|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ) # ((!\processador|FD|BancoReg|saidaA[5]~20_combout ) # 
// (!\processador|FD|BancoReg|saidaA[6]~19_combout )))) # (\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[6]~19_combout  & ((!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|BancoReg|saidaA[5]~20_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[5]~20_combout ),
	.datac(!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[6]~19_combout ),
	.datae(!\processador|FD|ULA_bit5|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit4|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit6|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit6|soma|Add1~0 .lut_mask = 64'hFEE0F880FCC0F000;
defparam \processador|FD|ULA_bit6|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \processador|FD|ULA_bit7|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~18_combout  & 
// (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & !\processador|UC|UC_ULA|ULActrl[0]~2_combout )) # (\processador|FD|BancoReg|saidaA[7]~18_combout  & (!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~18_combout  & 
// (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout )) # (\processador|FD|BancoReg|saidaA[7]~18_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # 
// (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~18_combout  & 
// (!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[7]~18_combout  & (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & !\processador|UC|UC_ULA|ULActrl[0]~2_combout )) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[7]~18_combout  & (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout )) 
// # (\processador|FD|BancoReg|saidaA[7]~18_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[7]~18_combout ),
	.datac(!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .lut_mask = 64'h033FC3C0033F3C03;
defparam \processador|FD|ULA_bit7|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N24
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[7]~50 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[7]~50_combout  = ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[7]~15_combout ) ) ) # ( 
// !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[7]~15_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[7]~50 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[7]~50 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N26
dffeas \processador|FD|BancoReg|registrador~45 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[7]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~45 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1069 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1069_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|registrador~45_q )) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~301_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~45_q ),
	.datad(!\processador|FD|BancoReg|registrador~301_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1069 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1069 .lut_mask = 64'h082A082A00000000;
defparam \processador|FD|BancoReg|registrador~1069 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N33
cyclonev_lcell_comb \processador|FD|ULA_bit7|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1069_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & !\processador|UC|UC_ULA|Functcrtl [2])) # 
// (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) # ( !\processador|FD|BancoReg|registrador~1069_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1069_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|muxInvb|saida_MUX~0 .lut_mask = 64'h70707070708F708F;
defparam \processador|FD|ULA_bit7|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \processador|FD|ULA_bit7|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit7|soma|Add1~0_combout  = ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[7]~18_combout ) ) ) # ( 
// !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[7]~18_combout ) # (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[7]~18_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit7|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit7|soma|Add1~0 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \processador|FD|ULA_bit7|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \processador|FD|ULA_bit8|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|FD|BancoReg|saidaB[8]~21_combout  
// $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[8]~17_combout  & ( 
// \processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) ) ) ) # ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( 
// !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[8]~17_combout  
// & ( !\processador|FD|ULA_bit7|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaB[8]~21_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaB[8]~21_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[8]~17_combout ),
	.dataf(!\processador|FD|ULA_bit7|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~1 .lut_mask = 64'h48129E6B1946CA3A;
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \processador|FD|memRAM|ram~74 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~74 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N31
dffeas \processador|FD|memRAM|ram~42 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[8]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~42 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~18 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~18_combout  = ( \processador|FD|memRAM|ram~42_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~74_q ) ) ) # ( !\processador|FD|memRAM|ram~42_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~74_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~74_q ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[8]~49 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[8]~49_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( (\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[8]~49 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[8]~49 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \processador|FD|muxULAram|saida_MUX[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \processador|FD|BancoReg|registrador~46 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[8]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~46 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1068 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1068_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|registrador~46_q )) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~302_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~46_q ),
	.datad(!\processador|FD|BancoReg|registrador~302_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1068 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1068 .lut_mask = 64'h082A082A00000000;
defparam \processador|FD|BancoReg|registrador~1068 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit8|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  
// & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1068_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .lut_mask = 64'h000000004C4C4CB3;
defparam \processador|FD|ULA_bit8|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[9]~20 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[9]~20_combout  = (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1067_combout )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1067_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[9]~20 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[9]~20 .lut_mask = 64'h0505050505050505;
defparam \processador|FD|BancoReg|saidaB[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \processador|FD|memRAM|ram~75 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~75 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N31
dffeas \processador|FD|memRAM|ram~43 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~43 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~17 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~17_combout  = ( \processador|FD|memRAM|ram~43_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~75_q ) ) ) # ( !\processador|FD|memRAM|ram~43_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~75_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~75_q ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~17 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~17 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N22
dffeas \processador|FD|BancoReg|registrador~303 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~303 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N21
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[9]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[9]~16_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~8_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q  & (\processador|FD|fetchInstruction|ROM|memROM~5_combout  & 
// \processador|FD|BancoReg|registrador~303_q )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT[7]~DUPLICATE_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~5_combout ),
	.datad(!\processador|FD|BancoReg|registrador~303_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[9]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[9]~16 .lut_mask = 64'h000C000C00000000;
defparam \processador|FD|BancoReg|saidaA[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \processador|FD|ULA_bit8|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit8|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & 
// ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1068_combout  & ( \processador|FD|BancoReg|saidaA[8]~17_combout  & ( ((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~1068_combout  & ( !\processador|FD|BancoReg|saidaA[8]~17_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ 
// ((((!\processador|UC|Equal1~1_combout  & !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1068_combout  & ( !\processador|FD|BancoReg|saidaA[8]~17_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datae(!\processador|FD|BancoReg|registrador~1068_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|soma|Add0~0 .lut_mask = 64'h50F063C3AF0F9C3C;
defparam \processador|FD|ULA_bit8|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit8|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit8|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[6]~19_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout  & ((!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout 
//  & (\processador|FD|BancoReg|saidaA[7]~18_combout  & \processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout )) # (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & ((\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ) # 
// (\processador|FD|BancoReg|saidaA[7]~18_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[6]~19_combout  & ( \processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[7]~18_combout  & \processador|FD|ULA_bit8|soma|Add0~0_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[6]~19_combout  & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit8|soma|Add0~0_combout 
//  & ((\processador|FD|BancoReg|saidaA[7]~18_combout ) # (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[6]~19_combout  & ( !\processador|FD|ULA_bit5|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit8|soma|Add0~0_combout  & ((!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[7]~18_combout  & \processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout )) # 
// (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & ((\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[7]~18_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[7]~18_combout ),
	.datac(!\processador|FD|ULA_bit6|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit8|soma|Add0~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[6]~19_combout ),
	.dataf(!\processador|FD|ULA_bit5|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|soma|Add1~0 .lut_mask = 64'h0017007700110017;
defparam \processador|FD|ULA_bit8|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \processador|FD|ULA_bit8|soma|Add1~1 (
// Equation(s):
// \processador|FD|ULA_bit8|soma|Add1~1_combout  = ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit8|soma|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit8|soma|Add1~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit8|soma|Add1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \processador|FD|ULA_bit8|soma|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \processador|FD|ULA_bit9|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit8|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~16_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # (\processador|FD|BancoReg|saidaA[9]~16_combout  & (!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit8|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~16_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout 
//  & (!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # (\processador|FD|BancoReg|saidaA[9]~16_combout  & ((!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )) 
// # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|ULA_bit8|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~16_combout  & 
// (!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~3_combout ))))) # (\processador|FD|BancoReg|saidaA[9]~16_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaB[9]~20_combout  
// $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|ULA_bit8|soma|Add1~1_combout  & ( (!\processador|FD|BancoReg|saidaA[9]~16_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaB[9]~20_combout  $ (\processador|UC|UC_ULA|ULActrl[2]~3_combout )))) # (\processador|FD|BancoReg|saidaA[9]~16_combout  & ((!\processador|FD|BancoReg|saidaB[9]~20_combout  $ 
// (\processador|UC|UC_ULA|ULActrl[2]~3_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datab(!\processador|FD|BancoReg|saidaB[9]~20_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .lut_mask = 64'h4D1762984D179461;
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[9]~48 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[9]~48_combout  = ( \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[9]~17_combout ) ) ) # ( 
// !\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[9]~17_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[9]~17_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[9]~48 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[9]~48 .lut_mask = 64'h03030303F3F3F3F3;
defparam \processador|FD|muxULAram|saida_MUX[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N7
dffeas \processador|FD|BancoReg|registrador~47 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[9]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~47 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1067 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1067_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|registrador~47_q )) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~303_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~47_q ),
	.datad(!\processador|FD|BancoReg|registrador~303_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1067 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1067 .lut_mask = 64'h082A082A00000000;
defparam \processador|FD|BancoReg|registrador~1067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \processador|FD|ULA_bit9|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1067_combout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ ((((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1067_combout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  
// & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datae(!\processador|FD|BancoReg|registrador~1067_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .lut_mask = 64'h0000000044CC4BC3;
defparam \processador|FD|ULA_bit9|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N29
dffeas \processador|FD|BancoReg|registrador~304 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~304 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[10]~15 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[10]~15_combout  = ( \processador|FD|BancoReg|registrador~304_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~304_q ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[10]~15 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[10]~15 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaA[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add0~0_combout  = ( \processador|FD|BancoReg|registrador~1067_combout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ (((!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & 
// ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1067_combout  & ( \processador|FD|BancoReg|saidaA[9]~16_combout  & ( ((!\processador|UC|Equal1~1_combout  & 
// !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ) ) ) ) # ( \processador|FD|BancoReg|registrador~1067_combout  & ( !\processador|FD|BancoReg|saidaA[9]~16_combout  & ( !\processador|FD|BancoReg|Equal0~0_combout  $ 
// ((((!\processador|UC|Equal1~1_combout  & !\processador|UC|UC_ULA|Functcrtl [2])) # (\processador|UC|UC_ULA|ULActrl[2]~4_combout ))) ) ) ) # ( !\processador|FD|BancoReg|registrador~1067_combout  & ( !\processador|FD|BancoReg|saidaA[9]~16_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ((\processador|UC|UC_ULA|Functcrtl [2]) # (\processador|UC|Equal1~1_combout ))) ) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datae(!\processador|FD|BancoReg|registrador~1067_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add0~0 .lut_mask = 64'h5F006C33A0FF93CC;
defparam \processador|FD|ULA_bit9|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit9|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit9|soma|Add1~0_combout  = ( \processador|FD|ULA_bit9|soma|Add0~0_combout  & ( \processador|FD|ULA_bit6|soma|Add1~0_combout  & ( ((\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout  & (\processador|FD|ULA_bit8|soma|Add0~0_combout  
// & \processador|FD|BancoReg|saidaA[7]~18_combout ))) # (\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ) ) ) ) # ( \processador|FD|ULA_bit9|soma|Add0~0_combout  & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout  & ( 
// ((\processador|FD|ULA_bit8|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[7]~18_combout ) # (\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit7|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit8|soma|Add0~0_combout ),
	.datac(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[7]~18_combout ),
	.datae(!\processador|FD|ULA_bit9|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit6|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit9|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit9|soma|Add1~0 .lut_mask = 64'h00001F3F00000F1F;
defparam \processador|FD|ULA_bit9|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \processador|FD|ULA_bit10|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (((!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[10]~15_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( 
// (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|FD|BancoReg|saidaA[10]~15_combout )) # (\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & 
// ((\processador|FD|BancoReg|saidaA[10]~15_combout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|FD|BancoReg|saidaA[10]~15_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[10]~15_combout 
// )))) # (\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[10]~15_combout )))) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (((\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & 
// \processador|FD|BancoReg|saidaA[10]~15_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  $ (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  $ 
// (\processador|FD|BancoReg|saidaA[10]~15_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[10]~15_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .lut_mask = 64'h063934F20C333CF0;
defparam \processador|FD|ULA_bit10|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[10]~29 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[10]~29_combout  = ( \processador|FD|BancoReg|registrador~1066_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1066_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[10]~29 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[10]~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaB[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \processador|FD|memRAM|ram~44 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[10]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~44 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \processador|FD|memRAM|ram~76 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[10]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~76 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~20 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~20_combout  = ( \processador|FD|memRAM|ram~76_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~76_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~44_q  ) ) ) # ( !\processador|FD|memRAM|ram~76_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~44_q  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|memRAM|ram~44_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~76_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~20 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[10]~20 .lut_mask = 64'h333333330000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[10]~47 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[10]~47_combout  = ( \processador|FD|muxULAram|saida_MUX[10]~20_combout  & ( (\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[10]~20_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[10]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[10]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[10]~47 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[10]~47 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \processador|FD|muxULAram|saida_MUX[10]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \processador|FD|BancoReg|registrador~48 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~48 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1066 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1066_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|registrador~48_q )) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ((\processador|FD|BancoReg|registrador~304_q ))))) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datac(!\processador|FD|BancoReg|registrador~48_q ),
	.datad(!\processador|FD|BancoReg|registrador~304_q ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1066 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1066 .lut_mask = 64'h082A082A00000000;
defparam \processador|FD|BancoReg|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit10|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1066_combout ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|UC|Equal1~1_combout  & (!\processador|UC|UC_ULA|Functcrtl [2] $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1066_combout ))))) # 
// (\processador|UC|Equal1~1_combout  & (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1066_combout )))) ) )

	.dataa(!\processador|UC|Equal1~1_combout ),
	.datab(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|BancoReg|registrador~1066_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|muxInvb|saida_MUX~0 .lut_mask = 64'h77787778000F000F;
defparam \processador|FD|ULA_bit10|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit10|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit10|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[10]~15_combout  & ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit9|soma|Add0~0_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[10]~15_combout  & ( \processador|FD|ULA_bit8|soma|Add1~0_combout  & ( 
// (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit9|soma|Add0~0_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[10]~15_combout  & ( 
// !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit9|soma|Add0~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[10]~15_combout  & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ) # 
// ((!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ) # (!\processador|FD|ULA_bit9|soma|Add0~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit9|soma|Add0~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[10]~15_combout ),
	.dataf(!\processador|FD|ULA_bit8|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit10|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit10|soma|Add1~0 .lut_mask = 64'hFCF8C080FCF0C000;
defparam \processador|FD|ULA_bit10|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[11]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[11]~14_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~305_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~305_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[11]~14 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[11]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit11|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[11]~14_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  $ 
// (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (!\processador|FD|ULA_bit10|soma|Add1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|ULA_bit10|soma|Add1~0_combout  
// & \processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[11]~14_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|ULA_bit10|soma|Add1~0_combout  & ((!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ))) # 
// (\processador|FD|ULA_bit10|soma|Add1~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & \processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datad(!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[11]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .lut_mask = 64'h3046304646ED46ED;
defparam \processador|FD|ULA_bit11|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[11]~46 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[11]~46_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[11]~19_combout ) ) ) # ( 
// !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[11]~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[11]~46 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[11]~46 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[11]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \processador|FD|BancoReg|registrador~305 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~305 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N43
dffeas \processador|FD|BancoReg|registrador~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~49 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N6
cyclonev_lcell_comb \processador|FD|BancoReg|registrador~1065 (
// Equation(s):
// \processador|FD|BancoReg|registrador~1065_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// ((\processador|FD|BancoReg|registrador~49_q ))) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|registrador~305_q )))) ) )

	.dataa(!\processador|FD|BancoReg|registrador~305_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datac(!\processador|FD|BancoReg|registrador~49_q ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|registrador~1065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~1065 .extended_lut = "off";
defparam \processador|FD|BancoReg|registrador~1065 .lut_mask = 64'h0C440C4400000000;
defparam \processador|FD|BancoReg|registrador~1065 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N45
cyclonev_lcell_comb \processador|FD|ULA_bit11|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  = ( \processador|UC|Equal1~1_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|registrador~1065_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( 
// !\processador|UC|Equal1~1_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (\processador|FD|BancoReg|registrador~1065_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( \processador|UC|Equal1~1_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( (!\processador|FD|BancoReg|registrador~1065_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( !\processador|UC|Equal1~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~4_combout  & ( 
// !\processador|UC|UC_ULA|Functcrtl [2] $ (((!\processador|FD|BancoReg|registrador~1065_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|Functcrtl [2]),
	.datab(!\processador|FD|BancoReg|registrador~1065_combout ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|UC|Equal1~1_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|muxInvb|saida_MUX~0 .lut_mask = 64'h5656FCFC03030303;
defparam \processador|FD|ULA_bit11|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit11|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit11|soma|Add1~0_combout  = ( \processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[11]~14_combout ) ) ) ) # ( !\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[10]~15_combout ) # (!\processador|FD|BancoReg|saidaA[11]~14_combout ))) # (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[10]~15_combout  & 
// !\processador|FD|BancoReg|saidaA[11]~14_combout )) ) ) ) # ( \processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[11]~14_combout ) # ((!\processador|FD|BancoReg|saidaA[10]~15_combout  & !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[10]~15_combout  & (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[11]~14_combout ))) ) ) ) # ( !\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit9|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|BancoReg|saidaA[10]~15_combout ) # ((!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|BancoReg|saidaA[11]~14_combout )))) # (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[11]~14_combout  & ((!\processador|FD|BancoReg|saidaA[10]~15_combout ) # 
// (!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[10]~15_combout ),
	.datac(!\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[11]~14_combout ),
	.datae(!\processador|FD|ULA_bit10|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit9|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit11|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit11|soma|Add1~0 .lut_mask = 64'hFEA8EA80EE88AA00;
defparam \processador|FD|ULA_bit11|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit12|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|registrador~1064_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (\processador|FD|BancoReg|Equal0~0_combout ) ) ) # ( 
// !\processador|FD|BancoReg|registrador~1064_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|muxInvb|saida_MUX~0 .lut_mask = 64'hF0F0F0F0F00FF00F;
defparam \processador|FD|ULA_bit12|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_bit12|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[12]~13_combout  & ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|FD|ULA_bit11|soma|Add1~0_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[12]~13_combout  & ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|FD|ULA_bit11|soma|Add1~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[12]~13_combout  & ( !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|FD|ULA_bit11|soma|Add1~0_combout 
// )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[12]~13_combout  & ( !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|FD|ULA_bit11|soma|Add1~0_combout ) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[12]~13_combout ),
	.dataf(!\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .lut_mask = 64'h303046464646EDED;
defparam \processador|FD|ULA_bit12|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[12]~45 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[12]~45_combout  = ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[12]~22_combout  & ( 
// \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( !\processador|UC|palavraControle[1]~0_combout  ) ) ) # ( \processador|FD|muxULAram|saida_MUX[12]~22_combout  & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( 
// \processador|UC|palavraControle[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.dataf(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[12]~45 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[12]~45 .lut_mask = 64'h00003333CCCCFFFF;
defparam \processador|FD|muxULAram|saida_MUX[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N47
dffeas \processador|FD|BancoReg|registrador~306 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[12]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~306 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[12]~13 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[12]~13_combout  = ( \processador|FD|BancoReg|registrador~306_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~306_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[12]~13 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[12]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaA[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N33
cyclonev_lcell_comb \processador|FD|ULA_bit12|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit12|soma|Add1~0_combout  = ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[12]~13_combout  & \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ) ) ) # ( 
// !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[12]~13_combout ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[12]~13_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit12|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit12|soma|Add1~0 .lut_mask = 64'h5F5F5F5F05050505;
defparam \processador|FD|ULA_bit12|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~12_combout  & ((!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|FD|BancoReg|saidaA[13]~12_combout 
//  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) ) ) # ( 
// !\processador|FD|ULA_bit12|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[13]~12_combout  & (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|FD|BancoReg|saidaA[13]~12_combout  & ((!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) # (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[13]~12_combout ),
	.datab(!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit12|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .lut_mask = 64'h1671167119781978;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[13]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[13]~30_combout  = ( \processador|FD|BancoReg|registrador~1063_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~1063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[13]~30 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[13]~30 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaB[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N7
dffeas \processador|FD|memRAM|ram~47 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|BancoReg|saidaB[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~47 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N56
dffeas \processador|FD|memRAM|ram~79 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[13]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~79 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~21 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~21_combout  = ( \processador|FD|memRAM|ram~79_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~79_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~47_q  ) ) ) # ( !\processador|FD|memRAM|ram~79_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~47_q  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|memRAM|ram~47_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~79_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~21 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~21 .lut_mask = 64'h333333330000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[13]~44 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[13]~44_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[13]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[13]~44 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[13]~44 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \processador|FD|muxULAram|saida_MUX[13]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N5
dffeas \processador|FD|BancoReg|registrador~307 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[13]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~307 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[13]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[13]~12_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~307_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~307_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[13]~12 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[13]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit13|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & ( \processador|FD|BancoReg|saidaA[13]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[13]~12_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit13|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[13]~12_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (((!\processador|FD|BancoReg|Equal0~0_combout ) # (!\processador|FD|BancoReg|registrador~1063_combout 
// ))) ) ) # ( !\processador|FD|BancoReg|saidaA[13]~12_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  $ (((\processador|FD|BancoReg|Equal0~0_combout  & \processador|FD|BancoReg|registrador~1063_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|registrador~1063_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add0~0 .lut_mask = 64'hFA05FA0505FA05FA;
defparam \processador|FD|ULA_bit13|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit13|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit13|soma|Add1~0_combout  = ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & 
// (((\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[11]~14_combout )) # (\processador|FD|BancoReg|saidaA[12]~13_combout ))) ) ) ) # ( !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[12]~13_combout  & 
// \processador|FD|BancoReg|saidaA[11]~14_combout ))) ) ) ) # ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & 
// (((\processador|FD|BancoReg|saidaA[11]~14_combout ) # (\processador|FD|BancoReg|saidaA[12]~13_combout )) # (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit10|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit13|soma|Add0~0_combout  & (\processador|FD|BancoReg|saidaA[12]~13_combout  & ((\processador|FD|BancoReg|saidaA[11]~14_combout ) # 
// (\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit13|soma|Add0~0_combout ),
	.datab(!\processador|FD|ULA_bit11|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[12]~13_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[11]~14_combout ),
	.datae(!\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit10|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit13|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit13|soma|Add1~0 .lut_mask = 64'h0105155500010515;
defparam \processador|FD|ULA_bit13|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaA[14]~11_combout  $ (\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout 
//  $ (((!\processador|FD|BancoReg|saidaA[14]~11_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaA[14]~11_combout  $ (\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout 
//  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[14]~11_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))))) ) ) ) # ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaA[14]~11_combout  $ (\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout 
// )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[14]~11_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))))) ) ) ) # ( 
// !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[14]~11_combout  & (\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # (\processador|FD|BancoReg|saidaA[14]~11_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// (\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[14]~11_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~2 .lut_mask = 64'h14391A341A341A34;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N51
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[14]~26 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[14]~26_combout  = ( \processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[14]~25_combout ) ) ) # ( 
// !\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout )) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|muxULAram|saida_MUX[14]~25_combout ))) ) )

	.dataa(gnd),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[14]~25_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[14]~26 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[14]~26 .lut_mask = 64'h0C3F0C3FCCFFCCFF;
defparam \processador|FD|muxULAram|saida_MUX[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N4
dffeas \processador|FD|BancoReg|registrador~308 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~308 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[14]~11 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[14]~11_combout  = ( \processador|FD|BancoReg|registrador~308_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~308_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[14]~11 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[14]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \processador|FD|ULA_bit14|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[14]~10_combout  & ( (\processador|UC|UC_ULA|ULActrl[2]~3_combout  & \processador|FD|BancoReg|saidaA[14]~11_combout ) ) ) # ( 
// !\processador|FD|BancoReg|saidaB[14]~10_combout  & ( (!\processador|UC|UC_ULA|ULActrl[2]~3_combout  & \processador|FD|BancoReg|saidaA[14]~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[14]~11_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .lut_mask = 64'h00F000F0000F000F;
defparam \processador|FD|ULA_bit14|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N17
dffeas \processador|FD|BancoReg|registrador~53 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~53 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N39
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[15]~9 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[15]~9_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|BancoReg|registrador~309_q  & \processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~53_q  & \processador|FD|BancoReg|Equal0~0_combout )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~309_q ),
	.datac(!\processador|FD|BancoReg|registrador~53_q ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[15]~9 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[15]~9 .lut_mask = 64'h000A000000220000;
defparam \processador|FD|BancoReg|saidaB[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N14
dffeas \processador|FD|memRAM|ram~81 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~81 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N32
dffeas \processador|FD|memRAM|ram~49 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[15]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~49 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~23 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~23_combout  = ( \processador|FD|memRAM|ram~49_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~81_q ) ) ) # ( !\processador|FD|memRAM|ram~49_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~81_q ) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~81_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|muxULAram|saida_MUX[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N45
cyclonev_lcell_comb \processador|FD|ULA_bit15|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( \processador|FD|BancoReg|saidaB[15]~9_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( 
// !\processador|FD|BancoReg|saidaB[15]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaB[15]~9_combout ),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|muxInvb|saida_MUX~0 .lut_mask = 64'hF0F00F0FF0F00F0F;
defparam \processador|FD|ULA_bit15|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & ( (\processador|FD|ULA_bit28|Muxao|Equal2~0_combout  & \processador|FD|BancoReg|saidaA[15]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit28|Muxao|Equal2~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[15]~10_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .lut_mask = 64'h00000000000F000F;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[14]~11_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (!\processador|FD|BancoReg|registrador~1062_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout ) ) 
// ) ) # ( !\processador|FD|BancoReg|saidaA[14]~11_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (\processador|FD|BancoReg|registrador~1062_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( 
// \processador|FD|BancoReg|saidaA[14]~11_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (\processador|FD|BancoReg|registrador~1062_combout  & \processador|FD|BancoReg|Equal0~0_combout ) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[14]~11_combout  & ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( (!\processador|FD|BancoReg|registrador~1062_combout ) # (!\processador|FD|BancoReg|Equal0~0_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~1062_combout ),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[14]~11_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add0~0 .lut_mask = 64'hFAFA05050505FAFA;
defparam \processador|FD|ULA_bit14|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_bit14|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit14|soma|Add1~0_combout  = ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout  & 
// ((!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[13]~12_combout  & \processador|FD|BancoReg|saidaA[12]~13_combout )) # (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & 
// ((\processador|FD|BancoReg|saidaA[12]~13_combout ) # (\processador|FD|BancoReg|saidaA[13]~12_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit11|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[13]~12_combout  & \processador|FD|ULA_bit14|soma|Add0~0_combout )) ) ) ) # ( \processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout  & ((\processador|FD|BancoReg|saidaA[13]~12_combout ) # (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout  & ((!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[13]~12_combout  & \processador|FD|BancoReg|saidaA[12]~13_combout )) # (\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout  & ((\processador|FD|BancoReg|saidaA[12]~13_combout ) # 
// (\processador|FD|BancoReg|saidaA[13]~12_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit13|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[13]~12_combout ),
	.datac(!\processador|FD|ULA_bit14|soma|Add0~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[12]~13_combout ),
	.datae(!\processador|FD|ULA_bit12|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit11|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit14|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit14|soma|Add1~0 .lut_mask = 64'h0107070701010107;
defparam \processador|FD|ULA_bit14|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit15|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|BancoReg|saidaA[15]~10_combout  & ( (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit14|soma|Add1~0_combout ))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (((!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit14|soma|Add1~0_combout ))))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( 
// \processador|FD|BancoReg|saidaA[15]~10_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|BancoReg|saidaA[15]~10_combout  & ( 
// (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & (((\processador|FD|ULA_bit14|soma|Add1~0_combout ) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit14|soma|Add1~0_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( 
// !\processador|FD|BancoReg|saidaA[15]~10_combout  & ( (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout ) ) ) )

	.dataa(!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .lut_mask = 64'h11114AAA33339444;
defparam \processador|FD|ULA_bit15|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[15]~24 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[15]~24_combout  = ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[15]~23_combout ) ) ) # ( 
// !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & 
// (\processador|FD|muxULAram|saida_MUX[15]~23_combout )) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datad(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[15]~24 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[15]~24 .lut_mask = 64'h05AF05AFAFAFAFAF;
defparam \processador|FD|muxULAram|saida_MUX[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \processador|FD|BancoReg|registrador~309 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[15]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~309 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[15]~10 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[15]~10_combout  = ( \processador|FD|BancoReg|registrador~309_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~309_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[15]~10 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[15]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaA[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit15|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit15|soma|Add1~0_combout  = ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # ((!\processador|FD|BancoReg|saidaA[14]~11_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[14]~11_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # ((!\processador|FD|BancoReg|saidaA[14]~11_combout  & 
// !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[14]~11_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & 
// !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # ((!\processador|FD|BancoReg|saidaA[14]~11_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[14]~11_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & !\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit13|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|BancoReg|saidaA[14]~11_combout ) # ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # 
// (!\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & ((!\processador|FD|BancoReg|saidaA[14]~11_combout ) # 
// (!\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[14]~11_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[15]~10_combout ),
	.datad(!\processador|FD|ULA_bit14|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit13|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit15|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit15|soma|Add1~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \processador|FD|ULA_bit15|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N46
dffeas \processador|FD|BancoReg|registrador~54 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[16]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~54 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[16]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[16]~8_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~310_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~54_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~310_q  & (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|BancoReg|Equal0~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~310_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[16]~8 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[16]~8 .lut_mask = 64'h0002000000A20000;
defparam \processador|FD|BancoReg|saidaB[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \processador|FD|ULA_bit16|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[16]~8_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[16]~8_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(!\processador|FD|BancoReg|saidaB[16]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|muxInvb|saida_MUX~0 .lut_mask = 64'hFF0000FFFF0000FF;
defparam \processador|FD|ULA_bit16|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \processador|FD|ULA_bit16|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaA[16]~9_combout  $ 
// (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (!\processador|FD|ULA_bit15|soma|Add1~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|BancoReg|saidaA[16]~9_combout  
// & \processador|FD|ULA_bit15|soma|Add1~0_combout )))) ) ) # ( !\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~9_combout  & (((\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// !\processador|FD|ULA_bit15|soma|Add1~0_combout )))) # (\processador|FD|BancoReg|saidaA[16]~9_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & \processador|FD|ULA_bit15|soma|Add1~0_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[16]~9_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .lut_mask = 64'h1C121C1272797279;
defparam \processador|FD|ULA_bit16|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \processador|FD|memRAM|ram~50 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~50 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N25
dffeas \processador|FD|memRAM|ram~82 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[16]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~82 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~82 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~28 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~28_combout  = ( \processador|FD|memRAM|ram~82_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~82_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~50_q  ) ) ) # ( !\processador|FD|memRAM|ram~82_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~50_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~50_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~82_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~28 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~28 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[16]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N45
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[16]~43 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[16]~43_combout  = ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[16]~28_combout  ) ) # ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[16]~28_combout  & ( \processador|UC|palavraControle[1]~0_combout  ) ) ) # ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[16]~28_combout  & ( 
// !\processador|UC|palavraControle[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[16]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[16]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[16]~43 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[16]~43 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[16]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N16
dffeas \processador|FD|BancoReg|registrador~310 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[16]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~310 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[16]~9 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[16]~9_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~310_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~310_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[16]~9 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[16]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit16|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit16|soma|Add1~0_combout  = ( \processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[15]~10_combout  & 
// (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[16]~9_combout )) ) ) ) # ( !\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit14|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[16]~9_combout ) # ((!\processador|FD|BancoReg|saidaA[15]~10_combout  & !\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout )) ) ) ) # ( \processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~9_combout  & ((!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # 
// (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & !\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( 
// !\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[16]~9_combout ) # ((!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[15]~10_combout ) # (!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[15]~10_combout  & 
// !\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[15]~10_combout ),
	.datac(!\processador|FD|ULA_bit15|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[16]~9_combout ),
	.datae(!\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit14|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit16|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit16|soma|Add1~0 .lut_mask = 64'hFFE8E800FFC0C000;
defparam \processador|FD|ULA_bit16|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \processador|FD|ULA_bit17|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[17]~8_combout  & (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # (\processador|FD|BancoReg|saidaA[17]~8_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  $ (!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ))))) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[17]~8_combout  & ((!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & 
// ((\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & !\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # 
// (\processador|FD|BancoReg|saidaA[17]~8_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout 
// ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[17]~8_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .lut_mask = 64'h17A417A417491749;
defparam \processador|FD|ULA_bit17|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[17]~42 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[17]~42_combout  = ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[17]~27_combout ) ) ) # ( 
// !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[17]~27_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[17]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[17]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[17]~42 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[17]~42 .lut_mask = 64'h03030303CFCFCFCF;
defparam \processador|FD|muxULAram|saida_MUX[17]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N20
dffeas \processador|FD|BancoReg|registrador~311 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[17]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~311 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N57
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[17]~8 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[17]~8_combout  = ( \processador|FD|BancoReg|registrador~311_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~311_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[17]~8 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[17]~8 .lut_mask = 64'h0000000055555555;
defparam \processador|FD|BancoReg|saidaA[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \processador|FD|ULA_bit17|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit17|soma|Add1~0_combout  = ( \processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( \processador|FD|BancoReg|saidaA[17]~8_combout  ) ) ) # ( 
// \processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  ) ) # ( !\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[17]~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|BancoReg|saidaA[17]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit17|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit17|soma|Add1~0 .lut_mask = 64'h3333FFFF00003333;
defparam \processador|FD|ULA_bit17|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \processador|FD|ULA_bit18|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~7_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  
// & \processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ))))) # (\processador|FD|BancoReg|saidaA[18]~7_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) ) ) # ( 
// !\processador|FD|ULA_bit17|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[18]~7_combout  & (\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (!\processador|UC|UC_ULA|ULActrl[1]~1_combout 
// )))) # (\processador|FD|BancoReg|saidaA[18]~7_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ))))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[18]~7_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit17|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .lut_mask = 64'h147914791A741A74;
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[18]~41 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[18]~41_combout  = ( \processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[18]~30_combout ) ) ) # ( 
// !\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[18]~30_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[18]~30_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[18]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[18]~41 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[18]~41 .lut_mask = 64'h03030303F3F3F3F3;
defparam \processador|FD|muxULAram|saida_MUX[18]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N50
dffeas \processador|FD|BancoReg|registrador~312 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[18]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~312 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N55
dffeas \processador|FD|BancoReg|registrador~56 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[18]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~56 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[18]~6 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[18]~6_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~312_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~56_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~312_q  & (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|BancoReg|Equal0~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~312_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~56_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[18]~6 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[18]~6 .lut_mask = 64'h0002000000A20000;
defparam \processador|FD|BancoReg|saidaB[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \processador|FD|ULA_bit18|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( \processador|FD|BancoReg|saidaB[18]~6_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( 
// !\processador|FD|BancoReg|saidaB[18]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.dataf(!\processador|FD|BancoReg|saidaB[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|muxInvb|saida_MUX~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \processador|FD|ULA_bit18|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \processador|FD|ULA_bit18|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[18]~7_combout  & ( \processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit18|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add0~0_combout  = ( \processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|BancoReg|saidaA[18]~7_combout  ) ) # ( !\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[18]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[18]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit18|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \processador|FD|ULA_bit18|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit18|soma|Add1~0_combout  = ( \processador|FD|ULA_bit18|soma|Add0~0_combout  & ( \processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[17]~8_combout  & (\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[16]~9_combout ))) # (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & 
// (((\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[16]~9_combout )) # (\processador|FD|BancoReg|saidaA[17]~8_combout ))) ) ) ) # ( \processador|FD|ULA_bit18|soma|Add0~0_combout  & ( 
// !\processador|FD|ULA_bit15|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[17]~8_combout  & ((\processador|FD|BancoReg|saidaA[16]~9_combout ) # 
// (\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & (((\processador|FD|BancoReg|saidaA[16]~9_combout ) # (\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout )) # 
// (\processador|FD|BancoReg|saidaA[17]~8_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[17]~8_combout ),
	.datac(!\processador|FD|ULA_bit16|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[16]~9_combout ),
	.datae(!\processador|FD|ULA_bit18|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit15|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit18|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit18|soma|Add1~0 .lut_mask = 64'h0000177700001117;
defparam \processador|FD|ULA_bit18|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \processador|FD|ULA_bit19|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[19]~6_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & \processador|FD|BancoReg|saidaA[19]~6_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[19]~6_combout ))) ) ) ) # ( \processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (!\processador|FD|BancoReg|saidaA[19]~6_combout  $ (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|BancoReg|saidaA[19]~6_combout  & !\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|BancoReg|saidaA[19]~6_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[19]~6_combout  & ((\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[19]~6_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// !\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[19]~6_combout ),
	.datad(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .lut_mask = 64'h06346D4E34344E4E;
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[19]~40 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[19]~40_combout  = ( \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[19]~29_combout ) ) ) # ( 
// !\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[19]~29_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|muxULAram|saida_MUX[19]~29_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[19]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[19]~40 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[19]~40 .lut_mask = 64'h03030303F3F3F3F3;
defparam \processador|FD|muxULAram|saida_MUX[19]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N40
dffeas \processador|FD|BancoReg|registrador~313DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[19]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~313DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~313DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~313DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N31
dffeas \processador|FD|BancoReg|registrador~57 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[19]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~57 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[19]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[19]~5_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~313DUPLICATE_q  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( 
// (\processador|FD|BancoReg|registrador~57_q  & (\processador|FD|BancoReg|Equal0~0_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~313DUPLICATE_q ),
	.datab(!\processador|FD|BancoReg|registrador~57_q ),
	.datac(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[19]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[19]~5 .lut_mask = 64'h0300000005000000;
defparam \processador|FD|BancoReg|saidaB[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \processador|FD|ULA_bit19|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( \processador|FD|BancoReg|saidaB[19]~5_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( 
// !\processador|FD|BancoReg|saidaB[19]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaB[19]~5_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit19|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \processador|FD|ULA_bit19|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  = (\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[19]~6_combout )

	.dataa(!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|saidaA[19]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .lut_mask = 64'h0055005500550055;
defparam \processador|FD|ULA_bit19|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add0~0_combout  = ( !\processador|FD|BancoReg|saidaA[19]~6_combout  & ( \processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  ) ) # ( \processador|FD|BancoReg|saidaA[19]~6_combout  & ( 
// !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|saidaA[19]~6_combout ),
	.dataf(!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processador|FD|ULA_bit19|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit19|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit19|soma|Add1~0_combout  = ( \processador|FD|ULA_bit19|soma|Add0~0_combout  & ( \processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[17]~8_combout  & \processador|FD|BancoReg|saidaA[18]~7_combout ))) # (\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & 
// (((\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[17]~8_combout )) # (\processador|FD|BancoReg|saidaA[18]~7_combout ))) ) ) ) # ( \processador|FD|ULA_bit19|soma|Add0~0_combout  & ( 
// !\processador|FD|ULA_bit16|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[18]~7_combout  & ((\processador|FD|BancoReg|saidaA[17]~8_combout ) # 
// (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout  & (((\processador|FD|BancoReg|saidaA[18]~7_combout ) # (\processador|FD|BancoReg|saidaA[17]~8_combout )) # 
// (\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit18|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit17|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[17]~8_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[18]~7_combout ),
	.datae(!\processador|FD|ULA_bit19|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit19|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit19|soma|Add1~0 .lut_mask = 64'h0000157F00000157;
defparam \processador|FD|ULA_bit19|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \processador|FD|ULA_bit20|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[20]~5_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[20]~5_combout  & ( 
// \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & !\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[20]~5_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  
// & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  $ (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[20]~5_combout  & ( 
// !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & (((\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # 
// (\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[20]~5_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .lut_mask = 64'h114A779411AA7744;
defparam \processador|FD|ULA_bit20|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[20]~39 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[20]~39_combout  = ( \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[20]~32_combout ) ) ) # ( 
// !\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[20]~32_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[20]~32_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[20]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[20]~39 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[20]~39 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[20]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \processador|FD|BancoReg|registrador~314 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[20]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~314 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[20]~5 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[20]~5_combout  = ( \processador|FD|BancoReg|registrador~314_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|registrador~314_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[20]~5 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[20]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \processador|FD|BancoReg|saidaA[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \processador|FD|ULA_bit20|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit20|soma|Add1~0_combout  = ( \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~5_combout  & 
// ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|BancoReg|saidaA[19]~6_combout  & !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~5_combout  & 
// (!\processador|FD|BancoReg|saidaA[19]~6_combout  & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~5_combout  & ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|BancoReg|saidaA[19]~6_combout  & 
// !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~5_combout  & (!\processador|FD|BancoReg|saidaA[19]~6_combout  & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~5_combout  & 
// ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|BancoReg|saidaA[19]~6_combout  & !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~5_combout  & 
// (!\processador|FD|BancoReg|saidaA[19]~6_combout  & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit18|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[20]~5_combout  & ((!\processador|FD|BancoReg|saidaA[19]~6_combout ) # ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[20]~5_combout  & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|BancoReg|saidaA[19]~6_combout ) # 
// (!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[20]~5_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[19]~6_combout ),
	.datac(!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit19|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit18|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit20|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit20|soma|Add1~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \processador|FD|ULA_bit20|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \processador|FD|ULA_bit21|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|FD|BancoReg|saidaA[21]~4_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # 
// (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  $ (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))))) ) ) # ( 
// !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout 
// )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[21]~4_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~4_combout ),
	.datac(!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .lut_mask = 64'h436A436A162B162B;
defparam \processador|FD|ULA_bit21|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[21]~38 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[21]~38_combout  = ( \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[21]~31_combout ) ) ) # ( 
// !\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[21]~31_combout  & \processador|UC|palavraControle[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[21]~31_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[21]~38 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[21]~38 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processador|FD|muxULAram|saida_MUX[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N46
dffeas \processador|FD|BancoReg|registrador~315 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~315 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[21]~4 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[21]~4_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~315_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~315_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[21]~4 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[21]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_bit21|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit21|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[20]~5_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & 
// !\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[20]~5_combout  & ( \processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & 
// ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # (!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[21]~4_combout  & (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[20]~5_combout  & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & 
// ((!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[21]~4_combout  & 
// (!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout  & (!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[20]~5_combout  & ( 
// !\processador|FD|ULA_bit19|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[21]~4_combout  & ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[21]~4_combout  & (!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[21]~4_combout ),
	.datab(!\processador|FD|ULA_bit20|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[20]~5_combout ),
	.dataf(!\processador|FD|ULA_bit19|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit21|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit21|soma|Add1~0 .lut_mask = 64'hFAE8E8A0E8E8A0A0;
defparam \processador|FD|ULA_bit21|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \processador|FD|ULA_bit22|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~3_combout  & (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (!\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ 
// (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ))))) ) ) # ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & ((\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ))))) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[22]~3_combout  & !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ))))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.datad(!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .lut_mask = 64'h522E522E066B066B;
defparam \processador|FD|ULA_bit22|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[22]~37 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[22]~37_combout  = ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[22]~34_combout ) ) ) # ( 
// !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[22]~34_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[22]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[22]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[22]~37 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[22]~37 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|muxULAram|saida_MUX[22]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \processador|FD|BancoReg|registrador~316 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[22]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~316 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[22]~3 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[22]~3_combout  = ( \processador|FD|BancoReg|registrador~316_q  & ( \processador|FD|BancoReg|saidaA[24]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|FD|BancoReg|registrador~316_q ),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[22]~3 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[22]~3 .lut_mask = 64'h000000000000FFFF;
defparam \processador|FD|BancoReg|saidaA[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout  = ( \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[23]~2_combout  $ (!\processador|FD|BancoReg|saidaA[22]~3_combout  $ (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|BancoReg|saidaA[22]~3_combout  & !\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// (!\processador|FD|BancoReg|saidaA[22]~3_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  $ (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[23]~2_combout  & ((!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) ) ) ) # ( !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[23]~2_combout  $ (!\processador|FD|BancoReg|saidaA[22]~3_combout  $ (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|BancoReg|saidaA[22]~3_combout  & !\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// (!\processador|FD|BancoReg|saidaA[22]~3_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datab(!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.datad(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~2 .lut_mask = 64'h4A94AA4444994A94;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[23]~36 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[23]~36_combout  = ( \processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[23]~33_combout )))) ) ) # ( !\processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout  & ( 
// (!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[23]~33_combout )) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[23]~33_combout ),
	.datac(!\processador|FD|ULA_bit23|Muxao|saida_MUX~3_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[23]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[23]~36 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[23]~36 .lut_mask = 64'h0F330F335F335F33;
defparam \processador|FD|muxULAram|saida_MUX[23]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N32
dffeas \processador|FD|BancoReg|registrador~317 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[23]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~317 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N11
dffeas \processador|FD|BancoReg|registrador~61 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[23]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~61 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[23]~1 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[23]~1_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|BancoReg|registrador~61_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~317_q )))) ) ) ) # ( \processador|FD|BancoReg|Equal0~0_combout  & ( 
// !\processador|FD|BancoReg|registrador~61_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~317_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// \processador|FD|fetchInstruction|ROM|memROM~4_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~317_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[23]~1 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[23]~1 .lut_mask = 64'h000000200000A020;
defparam \processador|FD|BancoReg|saidaB[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \processador|FD|ULA_bit23|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[23]~1_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[23]~1_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit23|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[23]~2_combout  & ( \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \processador|FD|ULA_bit24|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[24]~0_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[24]~0_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|muxInvb|saida_MUX~0 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \processador|FD|ULA_bit24|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add0~0_combout  = ( \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|BancoReg|saidaA[23]~2_combout  ) ) # ( !\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[23]~2_combout  ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add0~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \processador|FD|ULA_bit23|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \processador|FD|ULA_bit23|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit23|soma|Add1~0_combout  = ( \processador|FD|ULA_bit23|soma|Add0~0_combout  & ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[21]~4_combout  & \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// (((\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[21]~4_combout )) # (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit23|soma|Add0~0_combout  & ( 
// !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[22]~3_combout  & (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ((\processador|FD|BancoReg|saidaA[21]~4_combout ) # 
// (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & (((\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[21]~4_combout )) # 
// (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[21]~4_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.datad(!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit23|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|soma|Add1~0 .lut_mask = 64'h0000077F0000011F;
defparam \processador|FD|ULA_bit23|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \processador|FD|ULA_bit24|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[24]~1_combout  
// & !\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~1_combout  & 
// (!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|FD|BancoReg|saidaA[24]~1_combout  & (\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )) ) ) ) # ( 
// \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[24]~1_combout  & ((!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) # 
// (\processador|FD|BancoReg|saidaA[24]~1_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & \processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|BancoReg|saidaA[24]~1_combout  & 
// ((\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|BancoReg|saidaA[24]~1_combout  $ (!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  $ 
// (\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datab(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .lut_mask = 64'h05695F2405A55FA0;
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~61 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~61_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~6  ))
// \processador|FD|fetchInstruction|SOMA|Add0~62  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [8] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~61_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~61 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13_combout  = (!\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|SOMA|Add0~61_sumout )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|SOMA|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[8] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~57 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~57_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~62  ))
// \processador|FD|fetchInstruction|SOMA|Add0~58  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [9] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~57_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~57 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~57_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[9] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~69 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~69_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~58  ))
// \processador|FD|fetchInstruction|SOMA|Add0~70  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [10] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~69_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~69 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15_combout  = ( !\processador|UC|Equal1~2_combout  & ( \processador|FD|fetchInstruction|SOMA|Add0~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|Equal1~2_combout ),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15 .lut_mask = 64'h00000000FFFF0000;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N19
dffeas \processador|FD|fetchInstruction|PC|DOUT[10] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~65 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~65_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~70  ))
// \processador|FD|fetchInstruction|SOMA|Add0~66  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [11] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~65_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~65 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~65_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N53
dffeas \processador|FD|fetchInstruction|PC|DOUT[11] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~77 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~77_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~66  ))
// \processador|FD|fetchInstruction|SOMA|Add0~78  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~77_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~77 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~77_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|UC|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17 .lut_mask = 64'h00000000FF00FF00;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~73 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~73_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~78  ))
// \processador|FD|fetchInstruction|SOMA|Add0~74  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [13] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~73_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~73 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16_combout  = (!\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|SOMA|Add0~73_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMA|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16 .lut_mask = 64'h00F000F000F000F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \processador|FD|fetchInstruction|PC|DOUT[13] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~85 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~85_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~74  ))
// \processador|FD|fetchInstruction|SOMA|Add0~86  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~85_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~85 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19_combout  = (!\processador|UC|Equal1~2_combout  & (\processador|FD|fetchInstruction|SOMA|Add0~85_sumout )) # (\processador|UC|Equal1~2_combout  & 
// ((\processador|FD|fetchInstruction|ROM|memROM~6_combout )))

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(!\processador|FD|fetchInstruction|SOMA|Add0~85_sumout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~81 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~81_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~86  ))
// \processador|FD|fetchInstruction|SOMA|Add0~82  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [15] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~81_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~81 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \processador|FD|fetchInstruction|SOMA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~81_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N13
dffeas \processador|FD|fetchInstruction|PC|DOUT[15] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~93 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~93_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~82  ))
// \processador|FD|fetchInstruction|SOMA|Add0~94  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [16] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~93_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~93 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~93_sumout  & ( (!\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMA|Add0~93_sumout  & ( (\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|ROM|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N40
dffeas \processador|FD|fetchInstruction|PC|DOUT[16] (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~21_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~89 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~89_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~94  ))
// \processador|FD|fetchInstruction|SOMA|Add0~90  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [17] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~89_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~89 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~89_sumout  & ( (!\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMA|Add0~89_sumout  & ( (\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|ROM|memROM~6_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20 .lut_mask = 64'h00330033CCFFCCFF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N16
dffeas \processador|FD|fetchInstruction|PC|DOUT[17] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~101 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~101_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~90  ))
// \processador|FD|fetchInstruction|SOMA|Add0~102  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [18] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~101_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~101 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~101_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N34
dffeas \processador|FD|fetchInstruction|PC|DOUT[18] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~97 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~97_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~102  ))
// \processador|FD|fetchInstruction|SOMA|Add0~98  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [19] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~97_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~97 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~97_sumout  & ( (!\processador|UC|Equal1~2_combout ) # (\processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) ) # ( 
// !\processador|FD|fetchInstruction|SOMA|Add0~97_sumout  & ( (\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|ROM|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22 .lut_mask = 64'h03030303CFCFCFCF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N31
dffeas \processador|FD|fetchInstruction|PC|DOUT[19] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~109 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~109_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~98  ))
// \processador|FD|fetchInstruction|SOMA|Add0~110  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~109_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~109 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25_combout  = (!\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|SOMA|Add0~109_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMA|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25 .lut_mask = 64'h00F000F000F000F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N37
dffeas \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~105 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~105_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~110  ))
// \processador|FD|fetchInstruction|SOMA|Add0~106  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q  ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~105_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~105 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~105_sumout  & ( (!\processador|UC|Equal1~2_combout ) # ((!\processador|FD|fetchInstruction|PC|DOUT [7] & 
// \processador|FD|fetchInstruction|ROM|memROM~8_combout )) ) ) # ( !\processador|FD|fetchInstruction|SOMA|Add0~105_sumout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (\processador|FD|fetchInstruction|ROM|memROM~8_combout  & 
// \processador|UC|Equal1~2_combout )) ) )

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~8_combout ),
	.datad(!\processador|UC|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24 .lut_mask = 64'h000C000CFF0CFF0C;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N43
dffeas \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~117 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~117_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~106  ))
// \processador|FD|fetchInstruction|SOMA|Add0~118  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [22] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~117_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~117 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~117_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[22] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~113 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~113_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~118  ))
// \processador|FD|fetchInstruction|SOMA|Add0~114  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [23] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~113_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~113 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~113_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|Equal1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N10
dffeas \processador|FD|fetchInstruction|PC|DOUT[23] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~1 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~1_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~114  ))
// \processador|FD|fetchInstruction|SOMA|Add0~2  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [24] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~1_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processador|FD|fetchInstruction|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout  = (!\processador|UC|Equal1~2_combout  & ((\processador|FD|fetchInstruction|SOMA|Add0~1_sumout ))) # (\processador|UC|Equal1~2_combout  & 
// (\processador|FD|fetchInstruction|ROM|memROM~6_combout ))

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|fetchInstruction|SOMA|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N2
dffeas \processador|FD|fetchInstruction|PC|DOUT[24] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \MUX|saida_MUX[24]~0 (
// Equation(s):
// \MUX|saida_MUX[24]~0_combout  = ( \SW[1]~input_o  & ( \SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|muxULAram|saida_MUX[24]~0_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( \SW[0]~input_o  & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout  ) ) ) # ( \SW[1]~input_o  & ( !\SW[0]~input_o  & ( 
// (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[24]~0_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( 
// !\SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [24] ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [24]),
	.datad(!\processador|FD|muxULAram|saida_MUX[24]~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[24]~0 .extended_lut = "off";
defparam \MUX|saida_MUX[24]~0 .lut_mask = 64'h0F0F227733332277;
defparam \MUX|saida_MUX[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[25]~26 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[25]~26_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~319_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~319_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[25]~26 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[25]~26 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \processador|FD|ULA_bit24|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit24|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \processador|FD|ULA_bit25|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( \processador|FD|BancoReg|saidaB[25]~11_combout  ) ) # ( !\processador|UC|UC_ULA|ULActrl[2]~3_combout  & ( 
// !\processador|FD|BancoReg|saidaB[25]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.dataf(!\processador|FD|BancoReg|saidaB[25]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|muxInvb|saida_MUX~0 .lut_mask = 64'hFFFF00000000FFFF;
defparam \processador|FD|ULA_bit25|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add0~0_combout  = ( \processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|BancoReg|saidaA[24]~1_combout  ) ) # ( !\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[24]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit24|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \processador|FD|ULA_bit24|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit24|soma|Add1~0_combout  = ( \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[22]~3_combout  & (\processador|FD|BancoReg|saidaA[23]~2_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// ((\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[23]~2_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit21|soma|Add1~0_combout  & ( 
// (\processador|FD|ULA_bit24|soma|Add0~0_combout  & (\processador|FD|BancoReg|saidaA[23]~2_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) ) ) ) # ( \processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout  & ((\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[23]~2_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// (\processador|FD|BancoReg|saidaA[23]~2_combout  & \processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[22]~3_combout  & ((\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ) # 
// (\processador|FD|BancoReg|saidaA[23]~2_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.datab(!\processador|FD|ULA_bit24|soma|Add0~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datad(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit21|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit24|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit24|soma|Add1~0 .lut_mask = 64'h0113033300030113;
defparam \processador|FD|ULA_bit24|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \processador|FD|ULA_bit25|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (\processador|FD|BancoReg|saidaA[25]~26_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) ) ) ) # ( !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & ((\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|BancoReg|saidaA[25]~26_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// !\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( \processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (!\processador|FD|BancoReg|saidaA[25]~26_combout  $ (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|BancoReg|saidaA[25]~26_combout  & !\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout )))) ) ) ) # ( !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & (((\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # 
// (\processador|FD|BancoReg|saidaA[25]~26_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[25]~26_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .lut_mask = 64'h114A779411AA7744;
defparam \processador|FD|ULA_bit25|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~58 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~58_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[25]~1_combout  ) ) ) # ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|muxULAram|saida_MUX[25]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|muxULAram|saida_MUX[25]~1_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~58 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~58 .lut_mask = 64'h000000FFFFFF00FF;
defparam \processador|FD|muxULAram|saida_MUX[25]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \processador|FD|BancoReg|registrador~319 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[25]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~319 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \processador|FD|BancoReg|registrador~63 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[25]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~63 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[25]~11 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[25]~11_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( \processador|FD|BancoReg|registrador~63_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~319_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ( 
// !\processador|FD|BancoReg|registrador~63_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (\processador|FD|BancoReg|registrador~319_q  & (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & \processador|FD|BancoReg|Equal0~0_combout 
// ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datab(!\processador|FD|BancoReg|registrador~319_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[25]~11 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[25]~11 .lut_mask = 64'h0002000000A20000;
defparam \processador|FD|BancoReg|saidaB[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N59
dffeas \processador|FD|memRAM|ram~91 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~91 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N35
dffeas \processador|FD|memRAM|ram~59 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[25]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~59 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[25]~1 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[25]~1_combout  = ( \processador|FD|memRAM|ram~59_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~91_q ) ) ) # ( !\processador|FD|memRAM|ram~59_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~91_q ) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|memRAM|ram~91_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[25]~1 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[25]~1 .lut_mask = 64'h11111111BBBBBBBB;
defparam \processador|FD|muxULAram|saida_MUX[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~29 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~29_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~2  ))
// \processador|FD|fetchInstruction|SOMA|Add0~30  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [25] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~2  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~29_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~29 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|fetchInstruction|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~29_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[25] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \MUX|saida_MUX[25]~1 (
// Equation(s):
// \MUX|saida_MUX[25]~1_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [25])))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[25]~1_combout )) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( ((\SW[0]~input_o ) # (\SW[1]~input_o )) # (\processador|FD|fetchInstruction|PC|DOUT 
// [25]) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [25] & !\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[25]~1_combout )) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [25] & (!\SW[1]~input_o  & 
// !\SW[0]~input_o )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[25]~1_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [25]),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[25]~1 .extended_lut = "off";
defparam \MUX|saida_MUX[25]~1 .lut_mask = 64'h300035053FFF35F5;
defparam \MUX|saida_MUX[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N55
dffeas \processador|FD|BancoReg|registrador~64 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~64 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[26]~12 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[26]~12_combout  = ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( \processador|FD|BancoReg|registrador~64_q  & ( (\processador|FD|BancoReg|Equal0~0_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & ((!\processador|FD|fetchInstruction|ROM|memROM~4_combout ) # (\processador|FD|BancoReg|registrador~320_q )))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~7_combout  & ( 
// !\processador|FD|BancoReg|registrador~64_q  & ( (\processador|FD|BancoReg|registrador~320_q  & (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|fetchInstruction|ROM|memROM~4_combout 
// ))) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~320_q ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~64_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[26]~12 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[26]~12 .lut_mask = 64'h0010000030100000;
defparam \processador|FD|BancoReg|saidaB[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \processador|FD|memRAM|ram~92 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~92 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N41
dffeas \processador|FD|memRAM|ram~60 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[26]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~60 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~2 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~2_combout  = ( \processador|FD|memRAM|ram~60_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~92_q ) ) ) # ( !\processador|FD|memRAM|ram~60_q  & ( 
// (\processador|FD|memRAM|ram~92_q  & \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) ) )

	.dataa(gnd),
	.datab(!\processador|FD|memRAM|ram~92_q ),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~2 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \processador|FD|muxULAram|saida_MUX[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[26]~59 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[26]~59_combout  = ( \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[26]~2_combout ) ) ) # ( 
// !\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[26]~2_combout ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(gnd),
	.datac(!\processador|FD|muxULAram|saida_MUX[26]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[26]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[26]~59 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[26]~59 .lut_mask = 64'h05050505AFAFAFAF;
defparam \processador|FD|muxULAram|saida_MUX[26]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N5
dffeas \processador|FD|BancoReg|registrador~320 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[26]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~320 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[26]~27 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[26]~27_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~320_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~320_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[26]~27 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[26]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \processador|FD|ULA_bit26|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[26]~12_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[26]~12_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|muxInvb|saida_MUX~0 .lut_mask = 64'hAAAAAAAA55555555;
defparam \processador|FD|ULA_bit26|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \processador|FD|ULA_bit25|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit25|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & 
// !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( \processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & 
// ((!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ) # (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[25]~26_combout  & (!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[24]~1_combout  & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & 
// ((!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ) # ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & !\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[25]~26_combout  & 
// (!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout  & (!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[24]~1_combout  & ( 
// !\processador|FD|ULA_bit23|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[25]~26_combout  & ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ) # ((!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[25]~26_combout  & (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ) # 
// (!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[25]~26_combout ),
	.datac(!\processador|FD|ULA_bit24|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[24]~1_combout ),
	.dataf(!\processador|FD|ULA_bit23|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit25|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit25|soma|Add1~0 .lut_mask = 64'hFEC8EC80FCC0CC00;
defparam \processador|FD|ULA_bit25|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \processador|FD|ULA_bit26|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~27_combout  & (\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ))))) ) ) # ( 
// !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[26]~27_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout 
// )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ))))) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .lut_mask = 64'h1A741A7414791479;
defparam \processador|FD|ULA_bit26|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~33 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~33_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~30  ))
// \processador|FD|fetchInstruction|SOMA|Add0~34  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [26] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~30  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~33_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~33 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|fetchInstruction|SOMA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout  = ( \processador|FD|fetchInstruction|SOMA|Add0~33_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N10
dffeas \processador|FD|fetchInstruction|PC|DOUT[26] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \MUX|saida_MUX[26]~2 (
// Equation(s):
// \MUX|saida_MUX[26]~2_combout  = ( \SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [26] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & 
// (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[26]~2_combout ))))) ) ) ) # ( !\SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [26] & ( 
// (!\SW[1]~input_o ) # ((!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[26]~2_combout )))) ) ) ) # ( 
// \SW[0]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [26] & ( (!\SW[1]~input_o  & (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & 
// (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[26]~2_combout ))))) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [26] & ( 
// (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[26]~2_combout ))))) ) ) )

	.dataa(!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[26]~2_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[26]~2 .extended_lut = "off";
defparam \MUX|saida_MUX[26]~2 .lut_mask = 64'h11035547DDCF5547;
defparam \MUX|saida_MUX[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \processador|FD|ULA_bit27|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[27]~13_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[27]~13_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|muxInvb|saida_MUX~0 .lut_mask = 64'hAAAAAAAA55555555;
defparam \processador|FD|ULA_bit27|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[27]~28 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[27]~28_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~321_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~321_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[27]~28 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[27]~28 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout  = ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|BancoReg|saidaA[27]~28_combout  & ( (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout ) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|BancoReg|saidaA[27]~28_combout  & ( (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~2 .lut_mask = 64'h0055000055FF0000;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  = ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[26]~27_combout  $ (!\processador|FD|BancoReg|saidaA[27]~28_combout  $ (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[26]~27_combout  & (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & 
// (!\processador|FD|BancoReg|saidaA[27]~28_combout  & !\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[27]~28_combout  & (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit13|Muxao|Equal0~0_combout )) # (\processador|FD|BancoReg|saidaA[27]~28_combout  & 
// (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  $ (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[27]~28_combout  & (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[27]~28_combout  & (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit13|Muxao|Equal0~0_combout )) ) ) ) # ( !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[26]~27_combout  $ (!\processador|FD|BancoReg|saidaA[27]~28_combout  $ (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[26]~27_combout  & (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & 
// (!\processador|FD|BancoReg|saidaA[27]~28_combout  & !\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datac(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout ),
	.datae(!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .lut_mask = 64'h6942C3C03C036942;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~60 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~60_combout  = ( \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[27]~3_combout )))) ) ) # ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout  & ( 
// (!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[27]~3_combout )) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[27]~3_combout ),
	.datad(!\processador|FD|ULA_bit27|Muxao|saida_MUX~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~60 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~60 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \processador|FD|muxULAram|saida_MUX[27]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \processador|FD|BancoReg|registrador~321 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[27]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~321 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N58
dffeas \processador|FD|BancoReg|registrador~65 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[27]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~65 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[27]~13 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[27]~13_combout  = ( \processador|FD|BancoReg|registrador~321_q  & ( \processador|FD|BancoReg|registrador~65_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~321_q  & ( \processador|FD|BancoReg|registrador~65_q  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|BancoReg|Equal0~0_combout ))) ) ) ) # ( 
// \processador|FD|BancoReg|registrador~321_q  & ( !\processador|FD|BancoReg|registrador~65_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|BancoReg|Equal0~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|BancoReg|registrador~321_q ),
	.dataf(!\processador|FD|BancoReg|registrador~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[27]~13 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[27]~13 .lut_mask = 64'h00000040008000C0;
defparam \processador|FD|BancoReg|saidaB[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \processador|FD|memRAM|ram~93 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~93 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N19
dffeas \processador|FD|memRAM|ram~61 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[27]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~61 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[27]~3 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[27]~3_combout  = ( \processador|FD|memRAM|ram~61_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~93_q ) ) ) # ( !\processador|FD|memRAM|ram~61_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~93_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|FD|memRAM|ram~93_q ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[27]~3 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[27]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit26|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit26|soma|Add1~0_combout  = ( \processador|FD|BancoReg|saidaA[25]~26_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[26]~27_combout ) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~26_combout  & ( \processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ) # (!\processador|FD|BancoReg|saidaA[26]~27_combout ))) # (\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|BancoReg|saidaA[26]~27_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[25]~26_combout  & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[26]~27_combout ) # ((!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout  & (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout  & !\processador|FD|BancoReg|saidaA[26]~27_combout ))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[25]~26_combout  & ( 
// !\processador|FD|ULA_bit24|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ) # ((!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ) # 
// (!\processador|FD|BancoReg|saidaA[26]~27_combout )))) # (\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[26]~27_combout  & ((!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ) # 
// (!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit25|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[25]~26_combout ),
	.dataf(!\processador|FD|ULA_bit24|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit26|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit26|soma|Add1~0 .lut_mask = 64'hFEC8EC80FCC0CC00;
defparam \processador|FD|ULA_bit26|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \processador|FD|ULA_bit27|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaA[27]~28_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  $ 
// (((!\processador|FD|ULA_bit26|soma|Add1~0_combout ) # (!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # 
// ((\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit26|soma|Add1~0_combout )))) ) ) # ( !\processador|FD|BancoReg|saidaA[27]~28_combout  & ( (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & 
// (!\processador|FD|ULA_bit26|soma|Add1~0_combout  & (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout 
// ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|ULA_bit26|soma|Add1~0_combout  & !\processador|UC|UC_ULA|ULActrl[0]~2_combout )))) ) )

	.dataa(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .lut_mask = 64'h0958095856F156F1;
defparam \processador|FD|ULA_bit27|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~37 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~37_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~34  ))
// \processador|FD|fetchInstruction|SOMA|Add0~38  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [27] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~34  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~37_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~37 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|fetchInstruction|SOMA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout  = (!\processador|UC|Equal1~2_combout  & \processador|FD|fetchInstruction|SOMA|Add0~37_sumout )

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|SOMA|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N5
dffeas \processador|FD|fetchInstruction|PC|DOUT[27] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \MUX|saida_MUX[27]~3 (
// Equation(s):
// \MUX|saida_MUX[27]~3_combout  = ( \SW[1]~input_o  & ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[27]~3_combout  ) ) ) # ( !\SW[1]~input_o  & ( \processador|UC|palavraControle[1]~0_combout  & ( (!\SW[0]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [27]))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout )) ) ) ) # ( \SW[1]~input_o  & ( !\processador|UC|palavraControle[1]~0_combout  & ( 
// \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout  ) ) ) # ( !\SW[1]~input_o  & ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [27]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[27]~3_combout ),
	.datab(!\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [27]),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[27]~3 .extended_lut = "off";
defparam \MUX|saida_MUX[27]~3 .lut_mask = 64'h0F3333330F335555;
defparam \MUX|saida_MUX[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~41 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~41_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~38  ))
// \processador|FD|fetchInstruction|SOMA|Add0~42  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [28] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~38  ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~41_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~41 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \processador|FD|fetchInstruction|SOMA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \processador|FD|fetchInstruction|PC|DOUT[28] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|SOMA|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \processador|FD|ULA_bit28|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[28]~14_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[28]~14_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|muxInvb|saida_MUX~0 .lut_mask = 64'hCCCCCCCC33333333;
defparam \processador|FD|ULA_bit28|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[28]~29 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[28]~29_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~322_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~322_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[28]~29 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[28]~29 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~3 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout  = ( \processador|FD|BancoReg|saidaA[28]~29_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ) # 
// (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) # ( !\processador|FD|BancoReg|saidaA[28]~29_combout  & ( (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  & 
// !\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~3 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~3 .lut_mask = 64'h050005005F005F00;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~2 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout  = ( \processador|FD|BancoReg|saidaA[27]~28_combout  & ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[28]~29_combout  $ (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  $ (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[28]~29_combout  & (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[27]~28_combout  & ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[28]~29_combout  & (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  $ (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[27]~28_combout  & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( 
// (!\processador|FD|BancoReg|saidaA[28]~29_combout  & ((!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[27]~28_combout  & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// (!\processador|FD|BancoReg|saidaA[28]~29_combout  $ (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  $ (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit13|Muxao|Equal0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[28]~29_combout  & (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datab(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit13|Muxao|Equal0~0_combout ),
	.datad(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~2 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~2 .lut_mask = 64'h6294AA5050A56294;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~61 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~61_combout  = ( \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[28]~4_combout )))) ) ) # ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout  & ( 
// (!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[28]~4_combout )) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[28]~4_combout ),
	.datac(!\processador|FD|ULA_bit28|Muxao|saida_MUX~3_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~61 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~61 .lut_mask = 64'h0F330F335F335F33;
defparam \processador|FD|muxULAram|saida_MUX[28]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \processador|FD|BancoReg|registrador~322 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[28]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~322 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N55
dffeas \processador|FD|BancoReg|registrador~66 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~66 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N27
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[28]~14 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[28]~14_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|registrador~66_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// (\processador|FD|BancoReg|registrador~322_q  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|Equal0~0_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( 
// \processador|FD|BancoReg|registrador~66_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|Equal0~0_combout )) ) ) ) # ( 
// \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( !\processador|FD|BancoReg|registrador~66_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & (\processador|FD|BancoReg|registrador~322_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & \processador|FD|BancoReg|Equal0~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datab(!\processador|FD|BancoReg|registrador~322_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datad(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.dataf(!\processador|FD|BancoReg|registrador~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[28]~14 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[28]~14 .lut_mask = 64'h0000002000A00020;
defparam \processador|FD|BancoReg|saidaB[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N5
dffeas \processador|FD|memRAM|ram~94 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~94 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \processador|FD|memRAM|ram~62 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[28]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~62 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[28]~4 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[28]~4_combout  = ( \processador|FD|memRAM|ram~94_q  & ( \processador|FD|memRAM|ram~62_q  ) ) # ( !\processador|FD|memRAM|ram~94_q  & ( \processador|FD|memRAM|ram~62_q  & ( 
// !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|FD|memRAM|ram~94_q  & ( !\processador|FD|memRAM|ram~62_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|memRAM|ram~94_q ),
	.dataf(!\processador|FD|memRAM|ram~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[28]~4 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[28]~4 .lut_mask = 64'h000000FFFF00FFFF;
defparam \processador|FD|muxULAram|saida_MUX[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \processador|FD|ULA_bit27|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit27|soma|Add1~0_combout  = ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|BancoReg|saidaA[26]~27_combout )) # (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & ((\processador|FD|BancoReg|saidaA[26]~27_combout ) # 
// (\processador|FD|BancoReg|saidaA[27]~28_combout ))) ) ) ) # ( !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & 
// \processador|FD|BancoReg|saidaA[27]~28_combout ) ) ) ) # ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[27]~28_combout ) # 
// (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) ) ) ) # ( !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|BancoReg|saidaA[26]~27_combout )) # (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & ((\processador|FD|BancoReg|saidaA[26]~27_combout ) # 
// (\processador|FD|BancoReg|saidaA[27]~28_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit27|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit27|soma|Add1~0 .lut_mask = 64'h1717777711111717;
defparam \processador|FD|ULA_bit27|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit27|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit27|soma|Add1~0_combout )) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ) # 
// (\processador|FD|BancoReg|saidaA[28]~29_combout ) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|FD|BancoReg|saidaA[28]~29_combout  $ 
// (!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  $ (\processador|FD|ULA_bit27|soma|Add1~0_combout )) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( 
// (\processador|FD|BancoReg|saidaA[28]~29_combout  & \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit27|soma|Add1~0_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .lut_mask = 64'h05055AA55F5F05A0;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \MUX|saida_MUX[28]~4 (
// Equation(s):
// \MUX|saida_MUX[28]~4_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[28]~4_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  & ( (\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [28]) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[28]~4_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [28] & !\SW[0]~input_o 
// ) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [28]),
	.datac(!\processador|FD|muxULAram|saida_MUX[28]~4_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[28]~4 .extended_lut = "off";
defparam \MUX|saida_MUX[28]~4 .lut_mask = 64'h3300050533FFAFAF;
defparam \MUX|saida_MUX[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \processador|FD|BancoReg|registrador~67 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~67 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[29]~15 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[29]~15_combout  = ( \processador|FD|BancoReg|registrador~323_q  & ( \processador|FD|BancoReg|registrador~67_q  & ( (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) ) # ( !\processador|FD|BancoReg|registrador~323_q  & ( \processador|FD|BancoReg|registrador~67_q  & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout  & 
// (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) ) # ( \processador|FD|BancoReg|registrador~323_q  & ( 
// !\processador|FD|BancoReg|registrador~67_q  & ( (\processador|FD|fetchInstruction|ROM|memROM~4_combout  & (\processador|FD|BancoReg|Equal0~0_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & 
// !\processador|FD|fetchInstruction|ROM|memROM~7_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datab(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|BancoReg|registrador~323_q ),
	.dataf(!\processador|FD|BancoReg|registrador~67_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[29]~15 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[29]~15 .lut_mask = 64'h0000100020003000;
defparam \processador|FD|BancoReg|saidaB[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \processador|FD|memRAM|ram~95 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~95 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \processador|FD|memRAM|ram~63 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[29]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~63 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~5 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~5_combout  = ( \processador|FD|memRAM|ram~63_q  & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ) # (\processador|FD|memRAM|ram~95_q ) ) ) # ( !\processador|FD|memRAM|ram~63_q  & ( 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & \processador|FD|memRAM|ram~95_q ) ) )

	.dataa(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|memRAM|ram~95_q ),
	.datae(gnd),
	.dataf(!\processador|FD|memRAM|ram~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~5 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \processador|FD|muxULAram|saida_MUX[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[29]~62 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[29]~62_combout  = ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[29]~5_combout ) ) ) # ( 
// !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[29]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[29]~5_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[29]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[29]~62 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[29]~62 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \processador|FD|muxULAram|saida_MUX[29]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N1
dffeas \processador|FD|BancoReg|registrador~323 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[29]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~323 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[29]~30 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[29]~30_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~323_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~323_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[29]~30 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[29]~30 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \processador|FD|ULA_bit29|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[29]~15_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[29]~15_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[29]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|muxInvb|saida_MUX~0 .lut_mask = 64'hCCCCCCCC33333333;
defparam \processador|FD|ULA_bit29|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \processador|FD|ULA_bit28|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[28]~29_combout  & ( \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .lut_mask = 64'h0000000033333333;
defparam \processador|FD|ULA_bit28|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \processador|FD|ULA_bit28|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit28|soma|Add0~0_combout  = ( \processador|FD|BancoReg|saidaA[28]~29_combout  & ( !\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  ) ) # ( !\processador|FD|BancoReg|saidaA[28]~29_combout  & ( 
// \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|soma|Add0~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \processador|FD|ULA_bit28|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \processador|FD|ULA_bit28|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit28|soma|Add1~0_combout  = ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout  & 
// ((!\processador|FD|BancoReg|saidaA[26]~27_combout  & (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & 
// ((\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[27]~28_combout ))))) ) ) ) # ( !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit25|soma|Add1~0_combout  & ( 
// (\processador|FD|BancoReg|saidaA[27]~28_combout  & (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit28|soma|Add0~0_combout )) ) ) ) # ( \processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout  & ((\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[27]~28_combout ))) ) ) ) # ( 
// !\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit25|soma|Add1~0_combout  & ( (\processador|FD|ULA_bit28|soma|Add0~0_combout  & ((!\processador|FD|BancoReg|saidaA[26]~27_combout  & 
// (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[26]~27_combout  & ((\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ) # 
// (\processador|FD|BancoReg|saidaA[27]~28_combout ))))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[26]~27_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datac(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit28|soma|Add0~0_combout ),
	.datae(!\processador|FD|ULA_bit26|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit25|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit28|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit28|soma|Add1~0 .lut_mask = 64'h0017003F00030017;
defparam \processador|FD|ULA_bit28|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \processador|FD|ULA_bit29|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~30_combout  & 
// (!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[29]~30_combout  & (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & !\processador|UC|UC_ULA|ULActrl[0]~2_combout )) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( \processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~30_combout  & (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout 
// )) # (\processador|FD|BancoReg|saidaA[29]~30_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaA[29]~30_combout  $ (!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  $ 
// (\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|FD|BancoReg|saidaA[29]~30_combout  & (!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & 
// \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )) # (\processador|FD|BancoReg|saidaA[29]~30_combout  & (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout )))) ) ) ) # ( 
// !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( !\processador|FD|ULA_bit28|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~30_combout  & (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[0]~2_combout 
// )) # (\processador|FD|BancoReg|saidaA[29]~30_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # (\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[29]~30_combout ),
	.datab(!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.dataf(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .lut_mask = 64'h1717619817179898;
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N51
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~45 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~45_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~42  ))
// \processador|FD|fetchInstruction|SOMA|Add0~46  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [29] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~42  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~45_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~45 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|fetchInstruction|SOMA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N53
dffeas \processador|FD|fetchInstruction|PC|DOUT[29] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|SOMA|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \MUX|saida_MUX[29]~5 (
// Equation(s):
// \MUX|saida_MUX[29]~5_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[29]~5_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ))) # (\SW[1]~input_o ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[29]~5_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[29]~5_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[29]~5_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [29]))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [29]),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[29]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[29]~5 .extended_lut = "off";
defparam \MUX|saida_MUX[29]~5 .lut_mask = 64'h1B330A221B335F77;
defparam \MUX|saida_MUX[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~49 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~49_sumout  = SUM(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~46  ))
// \processador|FD|fetchInstruction|SOMA|Add0~50  = CARRY(( \processador|FD|fetchInstruction|PC|DOUT [30] ) + ( GND ) + ( \processador|FD|fetchInstruction|SOMA|Add0~46  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~49_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~49 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \processador|FD|fetchInstruction|SOMA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \processador|FD|fetchInstruction|PC|DOUT[30] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|SOMA|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \processador|FD|ULA_bit29|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  = ( \processador|FD|BancoReg|saidaA[29]~30_combout  & ( \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|ULA_bit29|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \processador|FD|ULA_bit30|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[30]~16_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[30]~16_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[30]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|muxInvb|saida_MUX~0 .lut_mask = 64'hCCCCCCCC33333333;
defparam \processador|FD|ULA_bit30|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[30]~31 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[30]~31_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~324_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~324_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[30]~31 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[30]~31 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~66 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~66_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaA[30]~31_combout  $ 
// (!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  $ (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// (\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[30]~31_combout  & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[30]~31_combout ))) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datac(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.datad(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~66 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~66 .lut_mask = 64'h117711772C922C92;
defparam \processador|FD|muxULAram|saida_MUX[30]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~67 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~67_combout  = (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (((\processador|FD|muxULAram|saida_MUX[30]~66_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (!\processador|FD|BancoReg|saidaA[30]~31_combout )) # (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// !\processador|FD|muxULAram|saida_MUX[30]~66_combout ))))

	.dataa(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[30]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~67 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~67 .lut_mask = 64'h09F809F809F809F8;
defparam \processador|FD|muxULAram|saida_MUX[30]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add0~0 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add0~0_combout  = ( \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|BancoReg|saidaA[29]~30_combout  ) ) # ( !\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|BancoReg|saidaA[29]~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|BancoReg|saidaA[29]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add0~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processador|FD|ULA_bit29|soma|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_bit29|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit29|soma|Add1~0_combout  = ( \processador|FD|ULA_bit29|soma|Add0~0_combout  & ( \processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[27]~28_combout  & \processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & 
// (((\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[27]~28_combout )) # (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add0~0_combout  & ( 
// !\processador|FD|ULA_bit26|soma|Add1~0_combout  & ( (!\processador|FD|BancoReg|saidaA[28]~29_combout  & (\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout  & ((\processador|FD|BancoReg|saidaA[27]~28_combout ) # 
// (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|BancoReg|saidaA[28]~29_combout  & (((\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ) # (\processador|FD|BancoReg|saidaA[27]~28_combout )) # 
// (\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[28]~29_combout ),
	.datab(!\processador|FD|ULA_bit27|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[27]~28_combout ),
	.datad(!\processador|FD|ULA_bit28|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|ULA_bit29|soma|Add0~0_combout ),
	.dataf(!\processador|FD|ULA_bit26|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit29|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit29|soma|Add1~0 .lut_mask = 64'h0000157F00000157;
defparam \processador|FD|ULA_bit29|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~63 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~63_combout  = ( \processador|FD|muxULAram|saida_MUX[30]~66_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & 
// (((\processador|FD|muxULAram|saida_MUX[30]~67_combout )) # (\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[30]~6_combout )))) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[30]~66_combout  & ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & 
// ((\processador|FD|muxULAram|saida_MUX[30]~67_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|muxULAram|saida_MUX[30]~6_combout )))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[30]~66_combout  & ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[30]~6_combout ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[30]~66_combout  & ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[30]~6_combout ) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[30]~6_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[30]~67_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[30]~66_combout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~63 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~63 .lut_mask = 64'h0505AFAF058D27AF;
defparam \processador|FD|muxULAram|saida_MUX[30]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \processador|FD|BancoReg|registrador~324 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~324 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \processador|FD|BancoReg|registrador~68 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~68 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[30]~16 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[30]~16_combout  = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  & ( (\processador|FD|BancoReg|registrador~324_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & !\processador|FD|fetchInstruction|ROM|memROM~6_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( \processador|FD|BancoReg|Equal0~0_combout  & ( 
// (!\processador|FD|fetchInstruction|ROM|memROM~7_combout  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & \processador|FD|BancoReg|registrador~68_q )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~324_q ),
	.datab(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|BancoReg|registrador~68_q ),
	.datae(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.dataf(!\processador|FD|BancoReg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[30]~16 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[30]~16 .lut_mask = 64'h0000000000C04040;
defparam \processador|FD|BancoReg|saidaB[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N22
dffeas \processador|FD|memRAM|ram~64 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~64 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \processador|FD|memRAM|ram~96 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[30]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~96 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[30]~6 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[30]~6_combout  = ( \processador|FD|memRAM|ram~64_q  & ( \processador|FD|memRAM|ram~96_q  ) ) # ( !\processador|FD|memRAM|ram~64_q  & ( \processador|FD|memRAM|ram~96_q  & ( 
// \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|FD|memRAM|ram~64_q  & ( !\processador|FD|memRAM|ram~96_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~64_q ),
	.dataf(!\processador|FD|memRAM|ram~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[30]~6 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[30]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \processador|FD|muxULAram|saida_MUX[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \processador|FD|ULA_bit30|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ (((!\processador|FD|BancoReg|saidaA[30]~31_combout 
//  & !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( \processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// ((!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ))))) # (\processador|FD|BancoReg|saidaA[30]~31_combout  & ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// (!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & \processador|UC|UC_ULA|ULActrl[1]~1_combout )) # (\processador|FD|BancoReg|saidaA[30]~31_combout  & (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )) ) ) ) # ( 
// !\processador|FD|ULA_bit29|soma|Add1~0_combout  & ( !\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (((\processador|FD|BancoReg|saidaA[30]~31_combout  & 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  $ (!\processador|FD|BancoReg|saidaA[30]~31_combout  $ 
// (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datac(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datae(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.dataf(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .lut_mask = 64'h036903C33F423FC0;
defparam \processador|FD|ULA_bit30|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[30]~6 (
// Equation(s):
// \MUX|saida_MUX[30]~6_combout  = ( \SW[0]~input_o  & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[30]~6_combout )) ) ) ) # ( 
// !\SW[0]~input_o  & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [30])) # (\SW[1]~input_o  & (((!\processador|UC|palavraControle[1]~0_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[30]~6_combout )))) ) ) ) # ( \SW[0]~input_o  & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[30]~6_combout  & 
// \SW[1]~input_o )) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [30])) # (\SW[1]~input_o  & (((\processador|UC|palavraControle[1]~0_combout  & 
// \processador|FD|muxULAram|saida_MUX[30]~6_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [30]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[30]~6_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[30]~6 .extended_lut = "off";
defparam \MUX|saida_MUX[30]~6 .lut_mask = 64'h5503000355CFFFCF;
defparam \MUX|saida_MUX[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \processador|FD|ULA_bit31|muxInvb|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  = ( \processador|FD|BancoReg|saidaB[31]~17_combout  & ( \processador|UC|UC_ULA|ULActrl[2]~3_combout  ) ) # ( !\processador|FD|BancoReg|saidaB[31]~17_combout  & ( 
// !\processador|UC|UC_ULA|ULActrl[2]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|UC_ULA|ULActrl[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaB[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|muxInvb|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|muxInvb|saida_MUX~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \processador|FD|ULA_bit31|muxInvb|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \processador|FD|BancoReg|saidaA[31]~32 (
// Equation(s):
// \processador|FD|BancoReg|saidaA[31]~32_combout  = ( \processador|FD|BancoReg|saidaA[24]~0_combout  & ( \processador|FD|BancoReg|registrador~325_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processador|FD|BancoReg|registrador~325_q ),
	.datae(gnd),
	.dataf(!\processador|FD|BancoReg|saidaA[24]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaA[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaA[31]~32 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaA[31]~32 .lut_mask = 64'h0000000000FF00FF;
defparam \processador|FD|BancoReg|saidaA[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~64 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~64_combout  = ( \processador|FD|BancoReg|saidaA[31]~32_combout  & ( \processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~32_combout  & ( 
// \processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ))) ) ) ) # ( \processador|FD|BancoReg|saidaA[31]~32_combout  & ( !\processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// (!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  $ (((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ))))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[1]~1_combout ) # ((\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[31]~32_combout  & ( 
// !\processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout 
//  & ((!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & ((\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ))) # (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[31]~32_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~64 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~64 .lut_mask = 64'h06346D4E34344E4E;
defparam \processador|FD|muxULAram|saida_MUX[31]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~65 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~65_combout  = ( \processador|FD|BancoReg|saidaA[31]~32_combout  & ( \processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & 
// ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (\processador|FD|muxULAram|saida_MUX[31]~64_combout )) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[31]~32_combout  & ( \processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (\processador|FD|muxULAram|saida_MUX[31]~64_combout )) ) ) ) # ( \processador|FD|BancoReg|saidaA[31]~32_combout  & ( 
// !\processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout )))) # 
// (\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & (!\processador|FD|muxULAram|saida_MUX[31]~64_combout  & ((!\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout )))) ) ) ) # ( 
// !\processador|FD|BancoReg|saidaA[31]~32_combout  & ( !\processador|FD|BancoReg|saidaA[30]~31_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (((!\processador|FD|muxULAram|saida_MUX[31]~64_combout  & 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout )) # (\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[31]~64_combout ),
	.datab(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datad(!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ),
	.datae(!\processador|FD|BancoReg|saidaA[31]~32_combout ),
	.dataf(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~65 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~65 .lut_mask = 64'h20F0E02E11D1D11D;
defparam \processador|FD|muxULAram|saida_MUX[31]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~68 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~68_combout  = ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|FD|muxULAram|saida_MUX[31]~64_combout )) # 
// (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ((!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & ((!\processador|FD|ULA_bit29|soma|Add1~0_combout  & ((\processador|FD|muxULAram|saida_MUX[31]~65_combout ))) # 
// (\processador|FD|ULA_bit29|soma|Add1~0_combout  & (\processador|FD|muxULAram|saida_MUX[31]~64_combout )))) # (\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout  & (\processador|FD|muxULAram|saida_MUX[31]~64_combout )))) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( (((\processador|FD|muxULAram|saida_MUX[31]~7_combout ))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[31]~64_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[31]~7_combout ),
	.datad(!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit29|soma|Add1~0_combout ),
	.datag(!\processador|FD|muxULAram|saida_MUX[31]~65_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~68 .extended_lut = "on";
defparam \processador|FD|muxULAram|saida_MUX[31]~68 .lut_mask = 64'h47550F0F55550F0F;
defparam \processador|FD|muxULAram|saida_MUX[31]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N55
dffeas \processador|FD|BancoReg|registrador~325 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|muxULAram|saida_MUX[31]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|BancoReg|registrador~1077_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~325 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N50
dffeas \processador|FD|BancoReg|registrador~69 (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|muxULAram|saida_MUX[31]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|FD|BancoReg|registrador~1078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \processador|FD|BancoReg|saidaB[31]~17 (
// Equation(s):
// \processador|FD|BancoReg|saidaB[31]~17_combout  = ( \processador|FD|BancoReg|Equal0~0_combout  & ( \processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( (\processador|FD|BancoReg|registrador~325_q  & 
// (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) ) # ( \processador|FD|BancoReg|Equal0~0_combout  & ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout  & ( 
// (\processador|FD|BancoReg|registrador~69_q  & (!\processador|FD|fetchInstruction|ROM|memROM~6_combout  & !\processador|FD|fetchInstruction|ROM|memROM~7_combout )) ) ) )

	.dataa(!\processador|FD|BancoReg|registrador~325_q ),
	.datab(!\processador|FD|BancoReg|registrador~69_q ),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~6_combout ),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~7_combout ),
	.datae(!\processador|FD|BancoReg|Equal0~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|BancoReg|saidaB[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|BancoReg|saidaB[31]~17 .extended_lut = "off";
defparam \processador|FD|BancoReg|saidaB[31]~17 .lut_mask = 64'h0000300000005000;
defparam \processador|FD|BancoReg|saidaB[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \processador|FD|memRAM|ram~65 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~65 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N38
dffeas \processador|FD|memRAM|ram~97 (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|BancoReg|saidaB[31]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|FD|memRAM|ram~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|memRAM|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|memRAM|ram~97 .is_wysiwyg = "true";
defparam \processador|FD|memRAM|ram~97 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \processador|FD|muxULAram|saida_MUX[31]~7 (
// Equation(s):
// \processador|FD|muxULAram|saida_MUX[31]~7_combout  = ( \processador|FD|memRAM|ram~97_q  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  ) ) # ( \processador|FD|memRAM|ram~97_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( 
// \processador|FD|memRAM|ram~65_q  ) ) ) # ( !\processador|FD|memRAM|ram~97_q  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( \processador|FD|memRAM|ram~65_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|FD|memRAM|ram~65_q ),
	.datad(gnd),
	.datae(!\processador|FD|memRAM|ram~97_q ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|muxULAram|saida_MUX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|muxULAram|saida_MUX[31]~7 .extended_lut = "off";
defparam \processador|FD|muxULAram|saida_MUX[31]~7 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \processador|FD|muxULAram|saida_MUX[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \processador|FD|ULA_bit30|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit30|soma|Add1~0_combout  = ( \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & ( (!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  & 
// (!\processador|FD|BancoReg|saidaA[29]~30_combout  & (!\processador|FD|ULA_bit28|soma|Add1~0_combout  & !\processador|FD|BancoReg|saidaA[30]~31_combout ))) ) ) ) # ( !\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( 
// \processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~31_combout  & ((!\processador|FD|BancoReg|saidaA[29]~30_combout ) # ((!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout )))) ) ) ) # ( \processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[30]~31_combout ) # 
// ((!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  & (!\processador|FD|BancoReg|saidaA[29]~30_combout  & !\processador|FD|ULA_bit28|soma|Add1~0_combout ))) ) ) ) # ( !\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout  & ( (!\processador|FD|BancoReg|saidaA[29]~30_combout ) # ((!\processador|FD|BancoReg|saidaA[30]~31_combout ) # ((!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout  & 
// !\processador|FD|ULA_bit28|soma|Add1~0_combout ))) ) ) )

	.dataa(!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[29]~30_combout ),
	.datac(!\processador|FD|ULA_bit28|soma|Add1~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[30]~31_combout ),
	.datae(!\processador|FD|ULA_bit29|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit30|muxInvb|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit30|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit30|soma|Add1~0 .lut_mask = 64'hFFECFF80EC008000;
defparam \processador|FD|ULA_bit30|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \processador|FD|ULA_bit31|Muxao|saida_MUX~0 (
// Equation(s):
// \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  = ( \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((\processador|FD|BancoReg|saidaA[31]~32_combout ) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  $ (\processador|FD|BancoReg|saidaA[31]~32_combout ))) ) 
// ) ) # ( !\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & ( \processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (\processador|FD|BancoReg|saidaA[31]~32_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  $ 
// (!\processador|UC|UC_ULA|ULActrl[0]~2_combout ))) ) ) ) # ( \processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & ( !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & 
// ((\processador|FD|BancoReg|saidaA[31]~32_combout ))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|UC|UC_ULA|ULActrl[1]~1_combout )) ) ) ) # ( !\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout  & ( 
// !\processador|FD|ULA_bit30|soma|Add1~0_combout  & ( (!\processador|UC|UC_ULA|ULActrl[1]~1_combout  & (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & \processador|FD|BancoReg|saidaA[31]~32_combout )) # (\processador|UC|UC_ULA|ULActrl[1]~1_combout  & 
// ((!\processador|FD|BancoReg|saidaA[31]~32_combout ))) ) ) )

	.dataa(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datab(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datac(!\processador|FD|BancoReg|saidaA[31]~32_combout ),
	.datad(gnd),
	.datae(!\processador|FD|ULA_bit31|muxInvb|saida_MUX~0_combout ),
	.dataf(!\processador|FD|ULA_bit30|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .lut_mask = 64'h52522E2E06066B6B;
defparam \processador|FD|ULA_bit31|Muxao|saida_MUX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMA|Add0~53 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMA|Add0~53_sumout  = SUM(( GND ) + ( \processador|FD|fetchInstruction|PC|DOUT [31] ) + ( \processador|FD|fetchInstruction|SOMA|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMA|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMA|Add0~53 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMA|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \processador|FD|fetchInstruction|SOMA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N58
dffeas \processador|FD|fetchInstruction|PC|DOUT[31] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|SOMA|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \MUX|saida_MUX[31]~7 (
// Equation(s):
// \MUX|saida_MUX[31]~7_combout  = ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o ) # 
// (\processador|FD|muxULAram|saida_MUX[31]~7_combout )) ) ) ) # ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[31]~7_combout ))) ) ) ) # ( \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT [31] & ( (!\SW[1]~input_o  & 
// (((\SW[0]~input_o )))) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((\processador|FD|muxULAram|saida_MUX[31]~7_combout )))) ) ) ) # ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [31] & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[31]~7_combout  & \SW[1]~input_o )) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[31]~7_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[31]~7 .extended_lut = "off";
defparam \MUX|saida_MUX[31]~7 .lut_mask = 64'h01010BFBF101FBFB;
defparam \MUX|saida_MUX[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N54
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~11 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~11_combout  = ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( \processador|FD|fetchInstruction|PC|DOUT [3] ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\processador|FD|fetchInstruction|PC|DOUT [3] & \processador|FD|fetchInstruction|PC|DOUT [4]) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datad(gnd),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .lut_mask = 64'h0A0A000055550000;
defparam \processador|FD|fetchInstruction|ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N30
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) + ( 
// \processador|FD|fetchInstruction|PC|DOUT [0] ) + ( !VCC ))
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT [6] & (!\processador|FD|fetchInstruction|PC|DOUT [7] & \processador|FD|fetchInstruction|ROM|memROM~11_combout )) ) + ( 
// \processador|FD|fetchInstruction|PC|DOUT [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datad(!\processador|FD|fetchInstruction|ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.cout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .lut_mask = 64'h0000FF00000000C0;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N21
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(!\processador|UC|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N56
dffeas \processador|FD|fetchInstruction|PC|DOUT[0] (
	.clk(\edges|saida~combout ),
	.d(gnd),
	.asdata(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~11_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|UC|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N36
cyclonev_lcell_comb \MUX|saida_MUX[0]~9 (
// Equation(s):
// \MUX|saida_MUX[0]~9_combout  = ( \SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [0] & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ((\SW[1]~input_o )))) # 
// (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (((!\processador|FD|muxULAram|saida_MUX[0]~9_combout ) # (!\SW[1]~input_o )))) ) ) ) # ( !\SW[0]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [0] & ( (!\SW[1]~input_o ) # 
// ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|muxULAram|saida_MUX[0]~10_combout )) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[0]~9_combout )))) ) ) ) # ( \SW[0]~input_o  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [0] & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & (\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ((\SW[1]~input_o )))) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// (((!\processador|FD|muxULAram|saida_MUX[0]~9_combout ) # (!\SW[1]~input_o )))) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [0] & ( (\SW[1]~input_o  & ((!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & 
// (\processador|FD|muxULAram|saida_MUX[0]~10_combout )) # (\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ((!\processador|FD|muxULAram|saida_MUX[0]~9_combout ))))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.datab(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[0]~9_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~9 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~9 .lut_mask = 64'h00743374FF743374;
defparam \MUX|saida_MUX[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \MUX|saida_MUX[3]~10 (
// Equation(s):
// \MUX|saida_MUX[3]~10_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [3]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ))) # (\SW[1]~input_o ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [3]))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout )))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout )) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [3]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[3]~11_combout  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [3]))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout )))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~10 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~10 .lut_mask = 64'h1D551D001D551DFF;
defparam \MUX|saida_MUX[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \processador|FD|fetchInstruction|ROM|memROM~12 (
// Equation(s):
// \processador|FD|fetchInstruction|ROM|memROM~12_combout  = ((!\processador|FD|fetchInstruction|PC|DOUT [4] & (\processador|FD|fetchInstruction|PC|DOUT [3])) # (\processador|FD|fetchInstruction|PC|DOUT [4] & 
// ((!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q )))) # (\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .lut_mask = 64'h77F577F577F577F5;
defparam \processador|FD|fetchInstruction|ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N33
cyclonev_lcell_comb \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 (
// Equation(s):
// \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT [7] & (!\processador|FD|fetchInstruction|PC|DOUT [6] & !\processador|FD|fetchInstruction|ROM|memROM~12_combout )) ) + ( 
// \processador|FD|fetchInstruction|PC|DOUT [1] ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6  ))

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datac(!\processador|FD|fetchInstruction|ROM|memROM~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datag(gnd),
	.cin(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .lut_mask = 64'h0000FF0000008080;
defparam \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10 (
// Equation(s):
// \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10_combout  = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout  & ( !\processador|UC|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processador|UC|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10 .extended_lut = "off";
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \processador|FD|fetchInstruction|PC|DOUT[1] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|UC|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N3
cyclonev_lcell_comb \MUX|Equal2~0 (
// Equation(s):
// \MUX|Equal2~0_combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|Equal2~0 .extended_lut = "off";
defparam \MUX|Equal2~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \MUX|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \MUX|saida_MUX[1]~8 (
// Equation(s):
// \MUX|saida_MUX[1]~8_combout  = ( \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~8_combout  ) ) # ( !\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~8_combout  & 
// ( (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) ) # ( \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( 
// (!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o  & \SW[0]~input_o )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~8 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~8 .lut_mask = 64'h0000FF2200DDFFFF;
defparam \MUX|saida_MUX[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[2]~11 (
// Equation(s):
// \MUX|saida_MUX[2]~11_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o )) # (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ))) # 
// (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[2]~12_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( ((!\SW[0]~input_o  & !\SW[1]~input_o )) # 
// (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( (!\SW[1]~input_o  & (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & 
// (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[2]~12_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q  & ( 
// (\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout  & ((\SW[1]~input_o ) # (\SW[0]~input_o ))) ) ) )

	.dataa(!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[2]~12_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[2]~11 .extended_lut = "off";
defparam \MUX|saida_MUX[2]~11 .lut_mask = 64'h1155110FDD55DD0F;
defparam \MUX|saida_MUX[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N18
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[1]~8_combout  & ( \MUX|saida_MUX[2]~11_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [1] & (\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[0]~9_combout  $ (\MUX|saida_MUX[3]~10_combout )))) ) ) ) # 
// ( !\MUX|saida_MUX[1]~8_combout  & ( \MUX|saida_MUX[2]~11_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [1] & (!\MUX|saida_MUX[0]~9_combout  $ ((\MUX|saida_MUX[3]~10_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT [1] & 
// (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[0]~9_combout  $ (\MUX|saida_MUX[3]~10_combout )))) ) ) ) # ( \MUX|saida_MUX[1]~8_combout  & ( !\MUX|saida_MUX[2]~11_combout  & ( (\MUX|saida_MUX[0]~9_combout  & (!\MUX|saida_MUX[3]~10_combout  $ 
// (((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [1]))))) ) ) ) # ( !\MUX|saida_MUX[1]~8_combout  & ( !\MUX|saida_MUX[2]~11_combout  & ( (\MUX|saida_MUX[0]~9_combout  & (!\MUX|saida_MUX[3]~10_combout  $ 
// (((\processador|FD|fetchInstruction|PC|DOUT [1] & \MUX|Equal2~0_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[0]~9_combout ),
	.datab(!\MUX|saida_MUX[3]~10_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[1]~8_combout ),
	.dataf(!\MUX|saida_MUX[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h4441114199900090;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N6
cyclonev_lcell_comb \MUX|saida_MUX[1]~12 (
// Equation(s):
// \MUX|saida_MUX[1]~12_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [1]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ))) # (\SW[1]~input_o ) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [1]))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )) ) ) ) # ( 
// \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [1]))) # (\SW[0]~input_o  & 
// (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|muxULAram|saida_MUX[1]~8_combout  & ( (!\SW[0]~input_o  & ((!\SW[1]~input_o  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [1]))) # (\SW[1]~input_o  & (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout )) ) ) )

	.dataa(!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [1]),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[1]~12 .extended_lut = "off";
defparam \MUX|saida_MUX[1]~12 .lut_mask = 64'h1D551D001D551DFF;
defparam \MUX|saida_MUX[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N51
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( \MUX|saida_MUX[3]~10_combout  ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( \MUX|saida_MUX[2]~11_combout  ) ) ) # ( 
// \MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( (\MUX|saida_MUX[2]~11_combout  & !\MUX|saida_MUX[3]~10_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( (\MUX|saida_MUX[2]~11_combout  & 
// \MUX|saida_MUX[3]~10_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[2]~11_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[0]~9_combout ),
	.dataf(!\MUX|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h0505505055550F0F;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N6
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[3]~10_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( \MUX|saida_MUX[2]~11_combout  ) ) ) # ( !\MUX|saida_MUX[3]~10_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( (!\MUX|saida_MUX[0]~9_combout  & 
// !\MUX|saida_MUX[2]~11_combout ) ) ) ) # ( \MUX|saida_MUX[3]~10_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( (!\MUX|saida_MUX[0]~9_combout  & \MUX|saida_MUX[2]~11_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[0]~9_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[2]~11_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[3]~10_combout ),
	.dataf(!\MUX|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h00000A0AA0A00F0F;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N27
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( \MUX|saida_MUX[2]~11_combout  ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( (!\MUX|saida_MUX[2]~11_combout  & 
// \MUX|saida_MUX[3]~10_combout ) ) ) ) # ( \MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( (!\MUX|saida_MUX[2]~11_combout  & !\MUX|saida_MUX[3]~10_combout ) ) ) ) # ( !\MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( 
// (\MUX|saida_MUX[2]~11_combout  & !\MUX|saida_MUX[3]~10_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[2]~11_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[3]~10_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[0]~9_combout ),
	.dataf(!\MUX|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h5050A0A00A0A5555;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N12
cyclonev_lcell_comb \MUX|saida_MUX[0]~13 (
// Equation(s):
// \MUX|saida_MUX[0]~13_combout  = ( \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[0]~9_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (!\processador|FD|muxULAram|saida_MUX[0]~9_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[0]~10_combout  & ( !\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout  & ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[0]~9_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[0]~10_combout ),
	.dataf(!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[0]~13 .extended_lut = "off";
defparam \MUX|saida_MUX[0]~13 .lut_mask = 64'h0000CFCFBABABABA;
defparam \MUX|saida_MUX[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N0
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[3]~10_combout  & ( \MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[2]~11_combout  & (!\MUX|saida_MUX[1]~12_combout  & \processador|FD|fetchInstruction|PC|DOUT [0])) ) ) ) # ( !\MUX|saida_MUX[3]~10_combout  
// & ( \MUX|Equal2~0_combout  & ( ((\MUX|saida_MUX[2]~11_combout  & !\MUX|saida_MUX[1]~12_combout )) # (\processador|FD|fetchInstruction|PC|DOUT [0]) ) ) ) # ( \MUX|saida_MUX[3]~10_combout  & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[2]~11_combout  & 
// (!\MUX|saida_MUX[1]~12_combout  & \MUX|saida_MUX[0]~13_combout )) ) ) ) # ( !\MUX|saida_MUX[3]~10_combout  & ( !\MUX|Equal2~0_combout  & ( ((\MUX|saida_MUX[2]~11_combout  & !\MUX|saida_MUX[1]~12_combout )) # (\MUX|saida_MUX[0]~13_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[2]~11_combout ),
	.datab(!\MUX|saida_MUX[1]~12_combout ),
	.datac(!\MUX|saida_MUX[0]~13_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [0]),
	.datae(!\MUX|saida_MUX[3]~10_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h4F4F080844FF0088;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N51
cyclonev_lcell_comb \MUX|saida_MUX[3]~14 (
// Equation(s):
// \MUX|saida_MUX[3]~14_combout  = ( \processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout  & ( ((!\processador|UC|palavraControle[1]~0_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o ))) # (\processador|FD|muxULAram|saida_MUX[3]~11_combout ) ) ) # ( 
// !\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout  & ( (\processador|FD|muxULAram|saida_MUX[3]~11_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[3]~11_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit3|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[3]~14 .extended_lut = "off";
defparam \MUX|saida_MUX[3]~14 .lut_mask = 64'h04050405F7F5F7F5;
defparam \MUX|saida_MUX[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N42
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [3])) ) ) ) # ( 
// !\MUX|saida_MUX[0]~9_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( (!\MUX|saida_MUX[2]~11_combout  & ((!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) ) # ( 
// \MUX|saida_MUX[0]~9_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( !\MUX|saida_MUX[2]~11_combout  $ (((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[3]~14_combout ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [3])))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [3]),
	.datab(!\MUX|saida_MUX[3]~14_combout ),
	.datac(!\MUX|saida_MUX[2]~11_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[0]~9_combout ),
	.dataf(!\MUX|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h0000C3A5C0A0CCAA;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N12
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( !\MUX|saida_MUX[3]~10_combout  & ( \MUX|saida_MUX[1]~12_combout  & ( (\MUX|saida_MUX[0]~9_combout  & \MUX|saida_MUX[2]~11_combout ) ) ) ) # ( \MUX|saida_MUX[3]~10_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( 
// (!\MUX|saida_MUX[0]~9_combout  & \MUX|saida_MUX[2]~11_combout ) ) ) ) # ( !\MUX|saida_MUX[3]~10_combout  & ( !\MUX|saida_MUX[1]~12_combout  & ( !\MUX|saida_MUX[2]~11_combout  ) ) )

	.dataa(!\MUX|saida_MUX[0]~9_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[2]~11_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[3]~10_combout ),
	.dataf(!\MUX|saida_MUX[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'hF0F00A0A05050000;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \MUX|saida_MUX[6]~18 (
// Equation(s):
// \MUX|saida_MUX[6]~18_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[6]~16_combout )) 
// ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \SW[0]~input_o  & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// (\processador|FD|fetchInstruction|PC|DOUT [6])) # (\SW[1]~input_o  & ((\processador|FD|muxULAram|saida_MUX[6]~16_combout ))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & 
// (\processador|FD|fetchInstruction|PC|DOUT [6])) # (\SW[1]~input_o  & ((\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [6]),
	.datab(!\processador|FD|muxULAram|saida_MUX[6]~16_combout ),
	.datac(!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[6]~18 .extended_lut = "off";
defparam \MUX|saida_MUX[6]~18 .lut_mask = 64'h550F55330F0F0F33;
defparam \MUX|saida_MUX[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \MUX|saida_MUX[7]~17 (
// Equation(s):
// \MUX|saida_MUX[7]~17_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[7]~15_combout  ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \SW[1]~input_o  & ( 
// \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [7])) # (\SW[0]~input_o  & 
// ((\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [7])) # (\SW[0]~input_o  & 
// ((\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datad(!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~17 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~17 .lut_mask = 64'h4477447700FF0F0F;
defparam \MUX|saida_MUX[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N0
cyclonev_lcell_comb \MUX|saida_MUX[5]~15 (
// Equation(s):
// \MUX|saida_MUX[5]~15_combout  = ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (((\SW[0]~input_o  & !\SW[1]~input_o )) # (\processador|FD|muxULAram|saida_MUX[5]~13_combout )) ) ) # ( 
// !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[5]~13_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[5]~13_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~15 .extended_lut = "off";
defparam \MUX|saida_MUX[5]~15 .lut_mask = 64'h000B000BF4FFF4FF;
defparam \MUX|saida_MUX[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N48
cyclonev_lcell_comb \MUX|saida_MUX[4]~16 (
// Equation(s):
// \MUX|saida_MUX[4]~16_combout  = ( \SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout )) # (\processador|UC|palavraControle[1]~0_combout 
//  & ((\processador|FD|muxULAram|saida_MUX[4]~14_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\SW[0]~input_o ) # (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout )) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|muxULAram|saida_MUX[4]~14_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [4] & ( (\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & \SW[0]~input_o ) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~16 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~16 .lut_mask = 64'h03032277F3F32277;
defparam \MUX|saida_MUX[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N54
cyclonev_lcell_comb \showHEX1|saida7seg[0]~0 (
// Equation(s):
// \showHEX1|saida7seg[0]~0_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \MUX|saida_MUX[4]~16_combout  & ( (!\MUX|saida_MUX[6]~18_combout  & (!\MUX|saida_MUX[7]~17_combout  $ (((\MUX|saida_MUX[5]~15_combout ) # 
// (\MUX|Equal2~0_combout ))))) # (\MUX|saida_MUX[6]~18_combout  & (\MUX|saida_MUX[7]~17_combout  & (!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[5]~15_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( 
// \MUX|saida_MUX[4]~16_combout  & ( (!\MUX|saida_MUX[6]~18_combout  & (!\MUX|saida_MUX[7]~17_combout  $ (((!\MUX|Equal2~0_combout  & \MUX|saida_MUX[5]~15_combout ))))) # (\MUX|saida_MUX[6]~18_combout  & (\MUX|saida_MUX[7]~17_combout  & 
// ((!\MUX|saida_MUX[5]~15_combout ) # (\MUX|Equal2~0_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\MUX|saida_MUX[4]~16_combout  & ( (\MUX|saida_MUX[6]~18_combout  & (!\MUX|saida_MUX[7]~17_combout  & 
// (!\MUX|Equal2~0_combout  & !\MUX|saida_MUX[5]~15_combout ))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\MUX|saida_MUX[4]~16_combout  & ( (\MUX|saida_MUX[6]~18_combout  & (!\MUX|saida_MUX[7]~17_combout  & 
// ((!\MUX|saida_MUX[5]~15_combout ) # (\MUX|Equal2~0_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[6]~18_combout ),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\MUX|saida_MUX[5]~15_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\MUX|saida_MUX[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX1|saida7seg[0]~0 .lut_mask = 64'h4404400099299222;
defparam \showHEX1|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N21
cyclonev_lcell_comb \MUX|saida_MUX[5]~19 (
// Equation(s):
// \MUX|saida_MUX[5]~19_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o ) # ((!\processador|UC|palavraControle[1]~0_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[5]~13_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & 
// (((!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[5]~13_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  
// & (!\SW[0]~input_o )) # (\SW[1]~input_o  & (((\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[5]~13_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q  & ( 
// !\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout  & ( (\SW[1]~input_o  & (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[5]~13_combout )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|muxULAram|saida_MUX[5]~13_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[5]~DUPLICATE_q ),
	.dataf(!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[5]~19 .extended_lut = "off";
defparam \MUX|saida_MUX[5]~19 .lut_mask = 64'h0003888B7477FCFF;
defparam \MUX|saida_MUX[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N3
cyclonev_lcell_comb \showHEX1|saida7seg[1]~1 (
// Equation(s):
// \showHEX1|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[6]~18_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( (!\MUX|saida_MUX[4]~16_combout ) # (\MUX|saida_MUX[7]~17_combout ) ) ) ) # ( !\MUX|saida_MUX[6]~18_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( 
// (\MUX|saida_MUX[4]~16_combout  & \MUX|saida_MUX[7]~17_combout ) ) ) ) # ( \MUX|saida_MUX[6]~18_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( !\MUX|saida_MUX[4]~16_combout  $ (!\MUX|saida_MUX[7]~17_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[4]~16_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[7]~17_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[6]~18_combout ),
	.dataf(!\MUX|saida_MUX[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX1|saida7seg[1]~1 .lut_mask = 64'h00005A5A0505AFAF;
defparam \showHEX1|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N6
cyclonev_lcell_comb \showHEX1|saida7seg[2]~2 (
// Equation(s):
// \showHEX1|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[4]~16_combout  & ( (\MUX|saida_MUX[7]~17_combout  & (\MUX|saida_MUX[5]~19_combout  & \MUX|saida_MUX[6]~18_combout )) ) ) # ( !\MUX|saida_MUX[4]~16_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & 
// (\MUX|saida_MUX[5]~19_combout  & !\MUX|saida_MUX[6]~18_combout )) # (\MUX|saida_MUX[7]~17_combout  & ((\MUX|saida_MUX[6]~18_combout ))) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|saida_MUX[5]~19_combout ),
	.datad(!\MUX|saida_MUX[6]~18_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX1|saida7seg[2]~2 .lut_mask = 64'h0C330C3300030003;
defparam \showHEX1|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N9
cyclonev_lcell_comb \showHEX1|saida7seg[3]~3 (
// Equation(s):
// \showHEX1|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[4]~16_combout  & ( (!\MUX|saida_MUX[5]~19_combout  & (!\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[6]~18_combout )) # (\MUX|saida_MUX[5]~19_combout  & ((\MUX|saida_MUX[6]~18_combout ))) ) ) # ( 
// !\MUX|saida_MUX[4]~16_combout  & ( (!\MUX|saida_MUX[5]~19_combout  & (!\MUX|saida_MUX[7]~17_combout  & \MUX|saida_MUX[6]~18_combout )) # (\MUX|saida_MUX[5]~19_combout  & (\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[6]~18_combout )) ) )

	.dataa(!\MUX|saida_MUX[5]~19_combout ),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[6]~18_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX1|saida7seg[3]~3 .lut_mask = 64'h1188118888558855;
defparam \showHEX1|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N24
cyclonev_lcell_comb \MUX|saida_MUX[4]~20 (
// Equation(s):
// \MUX|saida_MUX[4]~20_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[4]~14_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # ((\SW[0]~input_o ) # (\processador|FD|muxULAram|saida_MUX[4]~14_combout )) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & \processador|FD|muxULAram|saida_MUX[4]~14_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[4]~14_combout  & !\SW[0]~input_o )) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[4]~14_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[4]~20 .extended_lut = "off";
defparam \MUX|saida_MUX[4]~20 .lut_mask = 64'h10101111BFBFBBBB;
defparam \MUX|saida_MUX[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N18
cyclonev_lcell_comb \showHEX1|saida7seg[4]~4 (
// Equation(s):
// \showHEX1|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[6]~18_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) ) # ( !\MUX|saida_MUX[6]~18_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & ((!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & 
// (\processador|FD|fetchInstruction|PC|DOUT [4])))) ) ) ) # ( \MUX|saida_MUX[6]~18_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( !\MUX|saida_MUX[7]~17_combout  ) ) ) # ( !\MUX|saida_MUX[6]~18_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( 
// (!\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[4]~20_combout ))) # (\MUX|Equal2~0_combout  & (\processador|FD|fetchInstruction|PC|DOUT [4])) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [4]),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|saida_MUX[4]~20_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[6]~18_combout ),
	.dataf(!\MUX|saida_MUX[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX1|saida7seg[4]~4 .lut_mask = 64'h0F55CCCC0C440C44;
defparam \showHEX1|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N15
cyclonev_lcell_comb \MUX|saida_MUX[7]~21 (
// Equation(s):
// \MUX|saida_MUX[7]~21_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[7]~15_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( ((!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[7]~15_combout )) # (\SW[0]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[7]~15_combout  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout  & ( 
// (!\SW[0]~input_o  & (\processador|FD|muxULAram|saida_MUX[7]~15_combout  & \processador|UC|palavraControle[1]~0_combout )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|muxULAram|saida_MUX[7]~15_combout ),
	.datac(gnd),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[7]~21 .extended_lut = "off";
defparam \MUX|saida_MUX[7]~21 .lut_mask = 64'h00220033FF77FF33;
defparam \MUX|saida_MUX[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N42
cyclonev_lcell_comb \showHEX1|saida7seg[5]~5 (
// Equation(s):
// \showHEX1|saida7seg[5]~5_combout  = ( \MUX|Equal2~0_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [7] & ((!\MUX|saida_MUX[6]~18_combout ) # (\MUX|saida_MUX[4]~16_combout ))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( 
// \MUX|saida_MUX[5]~19_combout  & ( (!\MUX|saida_MUX[7]~21_combout  & ((!\MUX|saida_MUX[6]~18_combout ) # (\MUX|saida_MUX[4]~16_combout ))) ) ) ) # ( \MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( (\MUX|saida_MUX[4]~16_combout  & 
// (!\MUX|saida_MUX[6]~18_combout  $ (\processador|FD|fetchInstruction|PC|DOUT [7]))) ) ) ) # ( !\MUX|Equal2~0_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( (\MUX|saida_MUX[4]~16_combout  & (!\MUX|saida_MUX[6]~18_combout  $ (\MUX|saida_MUX[7]~21_combout 
// ))) ) ) )

	.dataa(!\MUX|saida_MUX[6]~18_combout ),
	.datab(!\MUX|saida_MUX[7]~21_combout ),
	.datac(!\MUX|saida_MUX[4]~16_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [7]),
	.datae(!\MUX|Equal2~0_combout ),
	.dataf(!\MUX|saida_MUX[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX1|saida7seg[5]~5 .lut_mask = 64'h09090A058C8CAF00;
defparam \showHEX1|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N36
cyclonev_lcell_comb \showHEX1|saida7seg[6]~6 (
// Equation(s):
// \showHEX1|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[6]~18_combout  & ( \MUX|saida_MUX[5]~19_combout  & ( (!\MUX|saida_MUX[7]~17_combout  & \MUX|saida_MUX[4]~16_combout ) ) ) ) # ( \MUX|saida_MUX[6]~18_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( 
// (\MUX|saida_MUX[7]~17_combout  & !\MUX|saida_MUX[4]~16_combout ) ) ) ) # ( !\MUX|saida_MUX[6]~18_combout  & ( !\MUX|saida_MUX[5]~19_combout  & ( !\MUX|saida_MUX[7]~17_combout  ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[7]~17_combout ),
	.datac(!\MUX|saida_MUX[4]~16_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[6]~18_combout ),
	.dataf(!\MUX|saida_MUX[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX1|saida7seg[6]~6 .lut_mask = 64'hCCCC303000000C0C;
defparam \showHEX1|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \MUX|saida_MUX[10]~25 (
// Equation(s):
// \MUX|saida_MUX[10]~25_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|muxULAram|saida_MUX[10]~20_combout ))) ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[10]~20_combout ))) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout  ) ) ) # ( !\SW[0]~input_o  & ( 
// !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [10] ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [10]),
	.datad(!\processador|FD|muxULAram|saida_MUX[10]~20_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[10]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[10]~25 .extended_lut = "off";
defparam \MUX|saida_MUX[10]~25 .lut_mask = 64'h0F0F333322772277;
defparam \MUX|saida_MUX[10]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \MUX|saida_MUX[8]~23 (
// Equation(s):
// \MUX|saida_MUX[8]~23_combout  = ( \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  & ( \SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o ) # (\processador|FD|muxULAram|saida_MUX[8]~18_combout )) ) ) ) # ( 
// !\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  & ( \SW[0]~input_o  & ( (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[8]~18_combout  & \SW[1]~input_o )) ) ) ) # ( 
// \processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [8])))) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout ) # 
// ((\processador|FD|muxULAram|saida_MUX[8]~18_combout )))) ) ) ) # ( !\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [8])))) # (\SW[1]~input_o  & 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[8]~18_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datac(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~23 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~23 .lut_mask = 64'h330533AF0005FFAF;
defparam \MUX|saida_MUX[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N27
cyclonev_lcell_comb \MUX|saida_MUX[9]~22 (
// Equation(s):
// \MUX|saida_MUX[9]~22_combout  = ( \processador|FD|muxULAram|saida_MUX[9]~17_combout  & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  ) ) # ( !\processador|FD|muxULAram|saida_MUX[9]~17_combout  & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout 
//  & ( (!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o  & \SW[0]~input_o )) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[9]~17_combout  & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout  & ( 
// (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\processador|FD|muxULAram|saida_MUX[9]~17_combout ),
	.dataf(!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~22 .extended_lut = "off";
defparam \MUX|saida_MUX[9]~22 .lut_mask = 64'h00005151AEAEFFFF;
defparam \MUX|saida_MUX[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N36
cyclonev_lcell_comb \MUX|saida_MUX[11]~24 (
// Equation(s):
// \MUX|saida_MUX[11]~24_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (((\SW[0]~input_o )) # (\processador|FD|fetchInstruction|PC|DOUT [11]))) # (\SW[1]~input_o  & 
// (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( ((\SW[0]~input_o ) # (\SW[1]~input_o )) # 
// (\processador|FD|fetchInstruction|PC|DOUT [11]) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [11] & (!\SW[0]~input_o ))) 
// # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[11]~19_combout )))) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [11] & 
// (!\SW[1]~input_o  & !\SW[0]~input_o )) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~24 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~24 .lut_mask = 64'h404040737F7F4C7F;
defparam \MUX|saida_MUX[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \showHEX2|saida7seg[0]~0 (
// Equation(s):
// \showHEX2|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[9]~22_combout  & ( \MUX|saida_MUX[11]~24_combout  & ( (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[10]~25_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [9] & \MUX|Equal2~0_combout ))))) ) 
// ) ) # ( !\MUX|saida_MUX[9]~22_combout  & ( \MUX|saida_MUX[11]~24_combout  & ( (\MUX|saida_MUX[8]~23_combout  & (!\MUX|saida_MUX[10]~25_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [9]) # (!\MUX|Equal2~0_combout ))))) ) ) ) # ( 
// \MUX|saida_MUX[9]~22_combout  & ( !\MUX|saida_MUX[11]~24_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [9] & (\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[10]~25_combout  $ (!\MUX|saida_MUX[8]~23_combout )))) ) ) ) # ( !\MUX|saida_MUX[9]~22_combout 
//  & ( !\MUX|saida_MUX[11]~24_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [9] & (!\MUX|saida_MUX[10]~25_combout  $ ((!\MUX|saida_MUX[8]~23_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT [9] & (!\MUX|Equal2~0_combout  & 
// (!\MUX|saida_MUX[10]~25_combout  $ (!\MUX|saida_MUX[8]~23_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.datab(!\MUX|saida_MUX[10]~25_combout ),
	.datac(!\MUX|saida_MUX[8]~23_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[9]~22_combout ),
	.dataf(!\MUX|saida_MUX[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX2|saida7seg[0]~0 .lut_mask = 64'h3C28002803060C06;
defparam \showHEX2|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N12
cyclonev_lcell_comb \MUX|saida_MUX[9]~26 (
// Equation(s):
// \MUX|saida_MUX[9]~26_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [9] & ( \SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout )))) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[1]~input_o  & ((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[9]~17_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT 
// [9] & ( \SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[1]~input_o  & 
// ((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[9]~17_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [9] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o ) # 
// ((!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[9]~17_combout ))) ) ) ) # ( 
// !\processador|FD|fetchInstruction|PC|DOUT [9] & ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & 
// (\processador|FD|muxULAram|saida_MUX[9]~17_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[9]~17_combout ),
	.datac(!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [9]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[9]~26 .extended_lut = "off";
defparam \MUX|saida_MUX[9]~26 .lut_mask = 64'h001BFF1B0F1B0F1B;
defparam \MUX|saida_MUX[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \showHEX2|saida7seg[1]~1 (
// Equation(s):
// \showHEX2|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[8]~23_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[9]~26_combout  & \MUX|saida_MUX[10]~25_combout )) # (\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[9]~26_combout )) ) ) # ( 
// !\MUX|saida_MUX[8]~23_combout  & ( (\MUX|saida_MUX[10]~25_combout  & ((\MUX|saida_MUX[9]~26_combout ) # (\MUX|saida_MUX[11]~24_combout ))) ) )

	.dataa(!\MUX|saida_MUX[11]~24_combout ),
	.datab(!\MUX|saida_MUX[9]~26_combout ),
	.datac(!\MUX|saida_MUX[10]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[8]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX2|saida7seg[1]~1 .lut_mask = 64'h0707070719191919;
defparam \showHEX2|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \showHEX2|saida7seg[2]~2 (
// Equation(s):
// \showHEX2|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[10]~25_combout  & !\MUX|saida_MUX[8]~23_combout )) # (\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[10]~25_combout )) ) ) # ( 
// !\MUX|saida_MUX[9]~26_combout  & ( (\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[10]~25_combout  & !\MUX|saida_MUX[8]~23_combout )) ) )

	.dataa(!\MUX|saida_MUX[11]~24_combout ),
	.datab(!\MUX|saida_MUX[10]~25_combout ),
	.datac(!\MUX|saida_MUX[8]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[9]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX2|saida7seg[2]~2 .lut_mask = 64'h1010101091919191;
defparam \showHEX2|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N51
cyclonev_lcell_comb \showHEX2|saida7seg[3]~3 (
// Equation(s):
// \showHEX2|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[8]~23_combout  & ( (!\MUX|saida_MUX[10]~25_combout  & (!\MUX|saida_MUX[11]~24_combout  & !\MUX|saida_MUX[9]~26_combout )) # (\MUX|saida_MUX[10]~25_combout  & ((\MUX|saida_MUX[9]~26_combout ))) ) ) # ( 
// !\MUX|saida_MUX[8]~23_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[10]~25_combout  & !\MUX|saida_MUX[9]~26_combout )) # (\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[10]~25_combout  & \MUX|saida_MUX[9]~26_combout )) ) )

	.dataa(!\MUX|saida_MUX[11]~24_combout ),
	.datab(!\MUX|saida_MUX[10]~25_combout ),
	.datac(!\MUX|saida_MUX[9]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[8]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX2|saida7seg[3]~3 .lut_mask = 64'h2424242483838383;
defparam \showHEX2|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \MUX|saida_MUX[8]~27 (
// Equation(s):
// \MUX|saida_MUX[8]~27_combout  = ( \processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) # (\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[8]~18_combout  & ( (\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )))) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|ULA_bit8|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[8]~27 .extended_lut = "off";
defparam \MUX|saida_MUX[8]~27 .lut_mask = 64'h0B0A0B0A4F5F4F5F;
defparam \MUX|saida_MUX[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \showHEX2|saida7seg[4]~4 (
// Equation(s):
// \showHEX2|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[10]~25_combout  & ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [8]))))) ) ) ) # ( !\MUX|saida_MUX[10]~25_combout  & ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & 
// ((\processador|FD|fetchInstruction|PC|DOUT [8]))))) ) ) ) # ( \MUX|saida_MUX[10]~25_combout  & ( !\MUX|saida_MUX[9]~26_combout  & ( !\MUX|saida_MUX[11]~24_combout  ) ) ) # ( !\MUX|saida_MUX[10]~25_combout  & ( !\MUX|saida_MUX[9]~26_combout  & ( 
// (!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[8]~27_combout )) # (\MUX|Equal2~0_combout  & ((\processador|FD|fetchInstruction|PC|DOUT [8]))) ) ) )

	.dataa(!\MUX|saida_MUX[8]~27_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [8]),
	.datac(!\MUX|saida_MUX[11]~24_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[10]~25_combout ),
	.dataf(!\MUX|saida_MUX[9]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX2|saida7seg[4]~4 .lut_mask = 64'h5533F0F050305030;
defparam \showHEX2|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N3
cyclonev_lcell_comb \MUX|saida_MUX[11]~28 (
// Equation(s):
// \MUX|saida_MUX[11]~28_combout  = ( \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( ((!\processador|UC|palavraControle[1]~0_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o ))) # (\processador|FD|muxULAram|saida_MUX[11]~19_combout ) ) ) # ( 
// !\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout  & ( (\processador|FD|muxULAram|saida_MUX[11]~19_combout  & (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[11]~19_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[11]~28 .extended_lut = "off";
defparam \MUX|saida_MUX[11]~28 .lut_mask = 64'h000B000BFF4FFF4F;
defparam \MUX|saida_MUX[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \showHEX2|saida7seg[5]~5 (
// Equation(s):
// \showHEX2|saida7seg[5]~5_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~28_combout  & (!\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[10]~25_combout ) # (\MUX|saida_MUX[8]~23_combout )))) 
// ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~28_combout  & ((!\MUX|saida_MUX[10]~25_combout ) # ((\MUX|saida_MUX[8]~23_combout )))) # (\MUX|saida_MUX[11]~28_combout  & 
// (\MUX|Equal2~0_combout  & ((!\MUX|saida_MUX[10]~25_combout ) # (\MUX|saida_MUX[8]~23_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|saida_MUX[9]~26_combout  & ( (\MUX|saida_MUX[8]~23_combout  & 
// (!\MUX|saida_MUX[10]~25_combout  $ (((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[11]~28_combout ))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [11] & ( !\MUX|saida_MUX[9]~26_combout  & ( (\MUX|saida_MUX[8]~23_combout  & 
// (!\MUX|saida_MUX[10]~25_combout  $ (((\MUX|saida_MUX[11]~28_combout  & !\MUX|Equal2~0_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[11]~28_combout ),
	.datab(!\MUX|saida_MUX[10]~25_combout ),
	.datac(!\MUX|saida_MUX[8]~23_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [11]),
	.dataf(!\MUX|saida_MUX[9]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX2|saida7seg[5]~5 .lut_mask = 64'h090C09038ACF8A00;
defparam \showHEX2|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \showHEX2|saida7seg[6]~6 (
// Equation(s):
// \showHEX2|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & (\MUX|saida_MUX[8]~23_combout  & \MUX|saida_MUX[10]~25_combout )) ) ) # ( !\MUX|saida_MUX[9]~26_combout  & ( (!\MUX|saida_MUX[11]~24_combout  & 
// ((!\MUX|saida_MUX[10]~25_combout ))) # (\MUX|saida_MUX[11]~24_combout  & (!\MUX|saida_MUX[8]~23_combout  & \MUX|saida_MUX[10]~25_combout )) ) )

	.dataa(!\MUX|saida_MUX[11]~24_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[8]~23_combout ),
	.datad(!\MUX|saida_MUX[10]~25_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[9]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX2|saida7seg[6]~6 .lut_mask = 64'hAA50AA50000A000A;
defparam \showHEX2|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \MUX|saida_MUX[13]~29 (
// Equation(s):
// \MUX|saida_MUX[13]~29_combout  = ( \processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) # (\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o  & \SW[0]~input_o )))) ) )

	.dataa(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~29 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~29 .lut_mask = 64'h5504550455F755F7;
defparam \MUX|saida_MUX[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \MUX|saida_MUX[15]~31 (
// Equation(s):
// \MUX|saida_MUX[15]~31_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [15] & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & ((!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout )))) # 
// (\SW[1]~input_o  & (((!\processador|FD|muxULAram|saida_MUX[15]~24_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [15] & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & 
// ((!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout )))) # (\SW[1]~input_o  & (((!\processador|FD|muxULAram|saida_MUX[15]~24_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [15] & ( !\SW[0]~input_o  & ( 
// (!\processador|FD|muxULAram|saida_MUX[15]~24_combout  & \SW[1]~input_o ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [15] & ( !\SW[0]~input_o  & ( (!\processador|FD|muxULAram|saida_MUX[15]~24_combout ) # (!\SW[1]~input_o ) ) ) )

	.dataa(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[15]~24_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~31 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~31 .lut_mask = 64'hFCFC0C0CAC0CAC0C;
defparam \MUX|saida_MUX[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \processador|FD|fetchInstruction|PC|DOUT[12] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \MUX|saida_MUX[12]~30 (
// Equation(s):
// \MUX|saida_MUX[12]~30_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( (!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[12]~22_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( (\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [12]) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[12]~22_combout  & \processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [12] & !\SW[0]~input_o 
// ) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [12]),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~30 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~30 .lut_mask = 64'h3300050533FFF5F5;
defparam \MUX|saida_MUX[12]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N7
dffeas \processador|FD|fetchInstruction|PC|DOUT[14] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[14]~32 (
// Equation(s):
// \MUX|saida_MUX[14]~32_combout  = ( \SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [14] & ( !\processador|FD|muxULAram|saida_MUX[14]~26_combout  ) ) ) # ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [14] & ( (\SW[0]~input_o  
// & (!\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout  & !\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout )) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [14] & ( !\processador|FD|muxULAram|saida_MUX[14]~26_combout  ) ) ) 
// # ( !\SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [14] & ( (!\SW[0]~input_o ) # ((!\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout  & !\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[14]~26_combout ),
	.datad(!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~32 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~32 .lut_mask = 64'hEEAAF0F04400F0F0;
defparam \MUX|saida_MUX[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \showHEX3|saida7seg[0]~0 (
// Equation(s):
// \showHEX3|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[14]~32_combout  & ( \MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[15]~31_combout  $ (!\processador|FD|fetchInstruction|PC|DOUT [13]))) ) ) ) # ( 
// !\MUX|saida_MUX[14]~32_combout  & ( \MUX|Equal2~0_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [13] & (!\MUX|saida_MUX[15]~31_combout  $ (!\MUX|saida_MUX[12]~30_combout ))) ) ) ) # ( \MUX|saida_MUX[14]~32_combout  & ( !\MUX|Equal2~0_combout  & 
// ( (\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[13]~29_combout  $ (!\MUX|saida_MUX[15]~31_combout ))) ) ) ) # ( !\MUX|saida_MUX[14]~32_combout  & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[13]~29_combout  & (!\MUX|saida_MUX[15]~31_combout  $ 
// (!\MUX|saida_MUX[12]~30_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[13]~29_combout ),
	.datab(!\MUX|saida_MUX[15]~31_combout ),
	.datac(!\MUX|saida_MUX[12]~30_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datae(!\MUX|saida_MUX[14]~32_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX3|saida7seg[0]~0 .lut_mask = 64'h282806063C00030C;
defparam \showHEX3|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \MUX|saida_MUX[14]~36 (
// Equation(s):
// \MUX|saida_MUX[14]~36_combout  = ( \processador|FD|muxULAram|saida_MUX[14]~25_combout  & ( \processador|UC|palavraControle[1]~0_combout  & ( ((\SW[0]~input_o  & ((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ) # 
// (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout )))) # (\SW[1]~input_o ) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~25_combout  & ( \processador|UC|palavraControle[1]~0_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// ((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout )))) ) ) ) # ( \processador|FD|muxULAram|saida_MUX[14]~25_combout  & ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\SW[1]~input_o  & 
// (\SW[0]~input_o  & ((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout )))) # (\SW[1]~input_o  & (((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout )) # 
// (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[14]~25_combout  & ( !\processador|UC|palavraControle[1]~0_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// ((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout )))) # (\SW[1]~input_o  & (((\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout )) # (\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ))) ) 
// ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\processador|FD|ULA_bit14|Muxao|saida_MUX~2_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[14]~25_combout ),
	.dataf(!\processador|UC|palavraControle[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~36 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~36 .lut_mask = 64'h135F135F020A575F;
defparam \MUX|saida_MUX[14]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \MUX|saida_MUX[13]~37 (
// Equation(s):
// \MUX|saida_MUX[13]~37_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ) # (\processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [13])) # (\SW[0]~input_o  & ((\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ))) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[13]~21_combout  & ( 
// (!\SW[0]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [13])) # (\SW[0]~input_o  & ((\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [13]),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|ULA_bit13|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[13]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[13]~37 .extended_lut = "off";
defparam \MUX|saida_MUX[13]~37 .lut_mask = 64'h550F0C0C550F3F3F;
defparam \MUX|saida_MUX[13]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \MUX|saida_MUX[15]~33 (
// Equation(s):
// \MUX|saida_MUX[15]~33_combout  = ( \SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  & ( (((\processador|UC|palavraControle[1]~0_combout  & \SW[1]~input_o )) # (\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout )) # 
// (\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ) ) ) ) # ( !\SW[0]~input_o  & ( \processador|FD|muxULAram|saida_MUX[15]~23_combout  & ( (\SW[1]~input_o  & (((\processador|UC|palavraControle[1]~0_combout ) # 
// (\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout )) # (\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ))) ) ) ) # ( \SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[15]~23_combout  & ( (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout 
//  & (\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # (!\SW[1]~input_o )))) # (\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout  & (((!\processador|UC|palavraControle[1]~0_combout ) # 
// (!\SW[1]~input_o )))) ) ) ) # ( !\SW[0]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[15]~23_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\SW[1]~input_o  & ((\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ) # 
// (\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~33 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~33 .lut_mask = 64'h00707770007F777F;
defparam \MUX|saida_MUX[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N57
cyclonev_lcell_comb \MUX|saida_MUX[15]~34 (
// Equation(s):
// \MUX|saida_MUX[15]~34_combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [15] ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~34 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~34 .lut_mask = 64'h5555000000000000;
defparam \MUX|saida_MUX[15]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \MUX|saida_MUX[14]~35 (
// Equation(s):
// \MUX|saida_MUX[14]~35_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & \processador|FD|fetchInstruction|PC|DOUT [14]) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[14]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[14]~35 .extended_lut = "off";
defparam \MUX|saida_MUX[14]~35 .lut_mask = 64'h0A0A0A0A00000000;
defparam \MUX|saida_MUX[14]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \showHEX3|saida7seg[1]~1 (
// Equation(s):
// \showHEX3|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[13]~37_combout ) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & 
// ( (!\MUX|saida_MUX[13]~37_combout  & (!\MUX|saida_MUX[12]~30_combout  $ (!\MUX|saida_MUX[15]~33_combout ))) # (\MUX|saida_MUX[13]~37_combout  & ((!\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[15]~33_combout ))) ) ) ) # ( \MUX|saida_MUX[15]~34_combout 
//  & ( !\MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[12]~30_combout  & (\MUX|saida_MUX[14]~36_combout )) # (\MUX|saida_MUX[12]~30_combout  & ((\MUX|saida_MUX[13]~37_combout ))) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( 
// !\MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[13]~37_combout  & (\MUX|saida_MUX[14]~36_combout  & (!\MUX|saida_MUX[12]~30_combout  $ (!\MUX|saida_MUX[15]~33_combout )))) # (\MUX|saida_MUX[13]~37_combout  & ((!\MUX|saida_MUX[12]~30_combout  & 
// (\MUX|saida_MUX[14]~36_combout )) # (\MUX|saida_MUX[12]~30_combout  & ((\MUX|saida_MUX[15]~33_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[14]~36_combout ),
	.datab(!\MUX|saida_MUX[13]~37_combout ),
	.datac(!\MUX|saida_MUX[12]~30_combout ),
	.datad(!\MUX|saida_MUX[15]~33_combout ),
	.datae(!\MUX|saida_MUX[15]~34_combout ),
	.dataf(!\MUX|saida_MUX[14]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX3|saida7seg[1]~1 .lut_mask = 64'h145353533CF3F3F3;
defparam \showHEX3|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N24
cyclonev_lcell_comb \showHEX3|saida7seg[2]~2 (
// Equation(s):
// \showHEX3|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[13]~37_combout ) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & 
// ( (\MUX|saida_MUX[15]~33_combout  & ((!\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[13]~37_combout ))) ) ) ) # ( \MUX|saida_MUX[15]~34_combout  & ( !\MUX|saida_MUX[14]~35_combout  & ( (\MUX|saida_MUX[14]~36_combout  & ((!\MUX|saida_MUX[12]~30_combout 
// ) # (\MUX|saida_MUX[13]~37_combout ))) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( !\MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[14]~36_combout  & (\MUX|saida_MUX[13]~37_combout  & (!\MUX|saida_MUX[12]~30_combout  & !\MUX|saida_MUX[15]~33_combout 
// ))) # (\MUX|saida_MUX[14]~36_combout  & (\MUX|saida_MUX[15]~33_combout  & ((!\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[13]~37_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[14]~36_combout ),
	.datab(!\MUX|saida_MUX[13]~37_combout ),
	.datac(!\MUX|saida_MUX[12]~30_combout ),
	.datad(!\MUX|saida_MUX[15]~33_combout ),
	.datae(!\MUX|saida_MUX[15]~34_combout ),
	.dataf(!\MUX|saida_MUX[14]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX3|saida7seg[2]~2 .lut_mask = 64'h2051515100F3F3F3;
defparam \showHEX3|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N45
cyclonev_lcell_comb \showHEX3|saida7seg[3]~3 (
// Equation(s):
// \showHEX3|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[13]~37_combout  & ( (!\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[15]~31_combout  & \MUX|saida_MUX[14]~32_combout )) # (\MUX|saida_MUX[12]~30_combout  & ((!\MUX|saida_MUX[14]~32_combout ))) ) ) # 
// ( !\MUX|saida_MUX[13]~37_combout  & ( (\MUX|saida_MUX[15]~31_combout  & (!\MUX|saida_MUX[12]~30_combout  $ (\MUX|saida_MUX[14]~32_combout ))) ) )

	.dataa(!\MUX|saida_MUX[12]~30_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[15]~31_combout ),
	.datad(!\MUX|saida_MUX[14]~32_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[13]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX3|saida7seg[3]~3 .lut_mask = 64'h0A050A0555A055A0;
defparam \showHEX3|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \MUX|saida_MUX[12]~38 (
// Equation(s):
// \MUX|saida_MUX[12]~38_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (((\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout )))) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[12]~22_combout )))) ) ) # ( !\SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[12]~22_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[12]~22_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[12]~38 .extended_lut = "off";
defparam \MUX|saida_MUX[12]~38 .lut_mask = 64'h0F550F550F1D0F1D;
defparam \MUX|saida_MUX[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \showHEX3|saida7seg[4]~4 (
// Equation(s):
// \showHEX3|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[13]~37_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  & ( (\MUX|saida_MUX[15]~31_combout  & ((\MUX|Equal2~0_combout ) # (\MUX|saida_MUX[12]~38_combout ))) ) ) ) # ( 
// !\MUX|saida_MUX[13]~37_combout  & ( \processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  & ( (!\MUX|saida_MUX[14]~32_combout  & (((\MUX|saida_MUX[15]~31_combout )))) # (\MUX|saida_MUX[14]~32_combout  & (((\MUX|Equal2~0_combout )) # 
// (\MUX|saida_MUX[12]~38_combout ))) ) ) ) # ( \MUX|saida_MUX[13]~37_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  & ( (\MUX|saida_MUX[12]~38_combout  & (!\MUX|Equal2~0_combout  & \MUX|saida_MUX[15]~31_combout )) ) ) ) # ( 
// !\MUX|saida_MUX[13]~37_combout  & ( !\processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q  & ( (!\MUX|saida_MUX[14]~32_combout  & (((\MUX|saida_MUX[15]~31_combout )))) # (\MUX|saida_MUX[14]~32_combout  & (\MUX|saida_MUX[12]~38_combout  & 
// (!\MUX|Equal2~0_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[12]~38_combout ),
	.datab(!\MUX|Equal2~0_combout ),
	.datac(!\MUX|saida_MUX[14]~32_combout ),
	.datad(!\MUX|saida_MUX[15]~31_combout ),
	.datae(!\MUX|saida_MUX[13]~37_combout ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX3|saida7seg[4]~4 .lut_mask = 64'h04F4004407F70077;
defparam \showHEX3|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \MUX|saida_MUX[15]~39 (
// Equation(s):
// \MUX|saida_MUX[15]~39_combout  = ( \SW[1]~input_o  & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & !\processador|FD|muxULAram|saida_MUX[15]~23_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|muxULAram|saida_MUX[15]~23_combout  & !\SW[0]~input_o )) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout )) # (\processador|UC|palavraControle[1]~0_combout  & 
// ((!\processador|FD|muxULAram|saida_MUX[15]~23_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout  & ( (!\processador|UC|palavraControle[1]~0_combout  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o  & ((!\processador|FD|muxULAram|saida_MUX[15]~23_combout ))) # (\SW[0]~input_o  & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[15]~23_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[15]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[15]~39 .extended_lut = "off";
defparam \MUX|saida_MUX[15]~39 .lut_mask = 64'hD8CCD8D850005050;
defparam \MUX|saida_MUX[15]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N3
cyclonev_lcell_comb \showHEX3|saida7seg[5]~5 (
// Equation(s):
// \showHEX3|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[14]~32_combout  & ( \MUX|saida_MUX[15]~39_combout  & ( (!\MUX|saida_MUX[13]~37_combout  & (\MUX|saida_MUX[12]~30_combout  & ((!\MUX|Equal2~0_combout ) # (!\processador|FD|fetchInstruction|PC|DOUT 
// [15])))) # (\MUX|saida_MUX[13]~37_combout  & ((!\MUX|Equal2~0_combout ) # ((!\processador|FD|fetchInstruction|PC|DOUT [15])))) ) ) ) # ( !\MUX|saida_MUX[14]~32_combout  & ( \MUX|saida_MUX[15]~39_combout  & ( (\MUX|saida_MUX[12]~30_combout  & 
// (!\MUX|saida_MUX[13]~37_combout  $ (((!\MUX|Equal2~0_combout ) # (!\processador|FD|fetchInstruction|PC|DOUT [15]))))) ) ) ) # ( \MUX|saida_MUX[14]~32_combout  & ( !\MUX|saida_MUX[15]~39_combout  & ( (\MUX|Equal2~0_combout  & 
// (!\processador|FD|fetchInstruction|PC|DOUT [15] & ((\MUX|saida_MUX[12]~30_combout ) # (\MUX|saida_MUX[13]~37_combout )))) ) ) ) # ( !\MUX|saida_MUX[14]~32_combout  & ( !\MUX|saida_MUX[15]~39_combout  & ( (\MUX|saida_MUX[12]~30_combout  & 
// (!\MUX|saida_MUX[13]~37_combout  $ (((\MUX|Equal2~0_combout  & !\processador|FD|fetchInstruction|PC|DOUT [15]))))) ) ) )

	.dataa(!\MUX|saida_MUX[13]~37_combout ),
	.datab(!\MUX|Equal2~0_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [15]),
	.datad(!\MUX|saida_MUX[12]~30_combout ),
	.datae(!\MUX|saida_MUX[14]~32_combout ),
	.dataf(!\MUX|saida_MUX[15]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX3|saida7seg[5]~5 .lut_mask = 64'h009A1030005654FC;
defparam \showHEX3|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N42
cyclonev_lcell_comb \showHEX3|saida7seg[6]~6 (
// Equation(s):
// \showHEX3|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[13]~37_combout  & !\MUX|saida_MUX[12]~30_combout ) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( \MUX|saida_MUX[14]~35_combout  & 
// ( (!\MUX|saida_MUX[13]~37_combout  & (!\MUX|saida_MUX[12]~30_combout  & \MUX|saida_MUX[15]~33_combout )) # (\MUX|saida_MUX[13]~37_combout  & (\MUX|saida_MUX[12]~30_combout  & !\MUX|saida_MUX[15]~33_combout )) ) ) ) # ( \MUX|saida_MUX[15]~34_combout  & ( 
// !\MUX|saida_MUX[14]~35_combout  & ( (\MUX|saida_MUX[14]~36_combout  & (!\MUX|saida_MUX[13]~37_combout  & !\MUX|saida_MUX[12]~30_combout )) ) ) ) # ( !\MUX|saida_MUX[15]~34_combout  & ( !\MUX|saida_MUX[14]~35_combout  & ( (!\MUX|saida_MUX[12]~30_combout  & 
// (!\MUX|saida_MUX[13]~37_combout  & (!\MUX|saida_MUX[14]~36_combout  $ (\MUX|saida_MUX[15]~33_combout )))) # (\MUX|saida_MUX[12]~30_combout  & (!\MUX|saida_MUX[15]~33_combout  & (!\MUX|saida_MUX[14]~36_combout  $ (\MUX|saida_MUX[13]~37_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[14]~36_combout ),
	.datab(!\MUX|saida_MUX[13]~37_combout ),
	.datac(!\MUX|saida_MUX[12]~30_combout ),
	.datad(!\MUX|saida_MUX[15]~33_combout ),
	.datae(!\MUX|saida_MUX[15]~34_combout ),
	.dataf(!\MUX|saida_MUX[14]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX3|saida7seg[6]~6 .lut_mask = 64'h8940404003C0C0C0;
defparam \showHEX3|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N42
cyclonev_lcell_comb \MUX|saida_MUX[16]~41 (
// Equation(s):
// \MUX|saida_MUX[16]~41_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [16])))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[16]~28_combout )) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( ((\SW[0]~input_o ) # (\processador|FD|fetchInstruction|PC|DOUT [16])) # 
// (\SW[1]~input_o ) ) ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (((\processador|FD|fetchInstruction|PC|DOUT [16] & !\SW[0]~input_o )))) # (\SW[1]~input_o  & 
// (\processador|FD|muxULAram|saida_MUX[16]~28_combout )) ) ) ) # ( !\processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT [16] & 
// !\SW[0]~input_o )) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[16]~28_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~41 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~41 .lut_mask = 64'h0C001D113FFF1DDD;
defparam \MUX|saida_MUX[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N12
cyclonev_lcell_comb \MUX|saida_MUX[19]~42 (
// Equation(s):
// \MUX|saida_MUX[19]~42_combout  = ( \SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[19]~29_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\SW[0]~input_o ) # 
// (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [19] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[19]~29_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [19] & ( (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & 
// \SW[0]~input_o ) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[19]~29_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~42 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~42 .lut_mask = 64'h00332727FF332727;
defparam \MUX|saida_MUX[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \MUX|saida_MUX[17]~40 (
// Equation(s):
// \MUX|saida_MUX[17]~40_combout  = ( \SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout )))) # (\processador|UC|palavraControle[1]~0_combout  & ((!\SW[1]~input_o  & 
// ((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ))) # (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[17]~27_combout )))) ) ) # ( !\SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & 
// ((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ))) # (\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|muxULAram|saida_MUX[17]~27_combout )) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[17]~27_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~40 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~40 .lut_mask = 64'h11DD11DD01FD01FD;
defparam \MUX|saida_MUX[17]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \MUX|saida_MUX[18]~43 (
// Equation(s):
// \MUX|saida_MUX[18]~43_combout  = ( \SW[1]~input_o  & ( \processador|FD|muxULAram|saida_MUX[18]~30_combout  & ( (\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ) ) ) ) # ( !\SW[1]~input_o  & ( 
// \processador|FD|muxULAram|saida_MUX[18]~30_combout  & ( (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [18]))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout )) ) ) ) # ( \SW[1]~input_o  & ( 
// !\processador|FD|muxULAram|saida_MUX[18]~30_combout  & ( (\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout  & !\processador|UC|palavraControle[1]~0_combout ) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|muxULAram|saida_MUX[18]~30_combout  & ( 
// (!\SW[0]~input_o  & ((\processador|FD|fetchInstruction|PC|DOUT [18]))) # (\SW[0]~input_o  & (\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|FD|ULA_bit18|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|UC|palavraControle[1]~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [18]),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|muxULAram|saida_MUX[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[18]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[18]~43 .extended_lut = "off";
defparam \MUX|saida_MUX[18]~43 .lut_mask = 64'h11BB303011BB3F3F;
defparam \MUX|saida_MUX[18]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N27
cyclonev_lcell_comb \showHEX4|saida7seg[0]~0 (
// Equation(s):
// \showHEX4|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[17]~40_combout  & ( \MUX|saida_MUX[18]~43_combout  & ( (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [17] & (!\MUX|saida_MUX[16]~41_combout  $ (\MUX|saida_MUX[19]~42_combout )))) 
// ) ) ) # ( !\MUX|saida_MUX[17]~40_combout  & ( \MUX|saida_MUX[18]~43_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[16]~41_combout  $ ((\MUX|saida_MUX[19]~42_combout )))) # (\MUX|Equal2~0_combout  & (!\processador|FD|fetchInstruction|PC|DOUT [17] 
// & (!\MUX|saida_MUX[16]~41_combout  $ (\MUX|saida_MUX[19]~42_combout )))) ) ) ) # ( \MUX|saida_MUX[17]~40_combout  & ( !\MUX|saida_MUX[18]~43_combout  & ( (\MUX|saida_MUX[16]~41_combout  & (!\MUX|saida_MUX[19]~42_combout  $ (((!\MUX|Equal2~0_combout ) # 
// (\processador|FD|fetchInstruction|PC|DOUT [17]))))) ) ) ) # ( !\MUX|saida_MUX[17]~40_combout  & ( !\MUX|saida_MUX[18]~43_combout  & ( (\MUX|saida_MUX[16]~41_combout  & (!\MUX|saida_MUX[19]~42_combout  $ (((\MUX|Equal2~0_combout  & 
// \processador|FD|fetchInstruction|PC|DOUT [17]))))) ) ) )

	.dataa(!\MUX|saida_MUX[16]~41_combout ),
	.datab(!\MUX|saida_MUX[19]~42_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.datae(!\MUX|saida_MUX[17]~40_combout ),
	.dataf(!\MUX|saida_MUX[18]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX4|saida7seg[0]~0 .lut_mask = 64'h4441141199900900;
defparam \showHEX4|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \MUX|saida_MUX[17]~44 (
// Equation(s):
// \MUX|saida_MUX[17]~44_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( \processador|FD|muxULAram|saida_MUX[17]~27_combout  & ( ((!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\processador|UC|palavraControle[1]~0_combout )))) 
// # (\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( \processador|FD|muxULAram|saida_MUX[17]~27_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// ((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout )))) # (\SW[1]~input_o  & (((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ) # (\processador|UC|palavraControle[1]~0_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [17] & ( 
// !\processador|FD|muxULAram|saida_MUX[17]~27_combout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout )))) # (\SW[1]~input_o  & (((!\processador|UC|palavraControle[1]~0_combout  & 
// \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [17] & ( !\processador|FD|muxULAram|saida_MUX[17]~27_combout  & ( (\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout  & ((!\SW[1]~input_o  & 
// (\SW[0]~input_o )) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout ))))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [17]),
	.dataf(!\processador|FD|muxULAram|saida_MUX[17]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[17]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[17]~44 .extended_lut = "off";
defparam \MUX|saida_MUX[17]~44 .lut_mask = 64'h005CA0FC035FA3FF;
defparam \MUX|saida_MUX[17]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N30
cyclonev_lcell_comb \showHEX4|saida7seg[1]~1 (
// Equation(s):
// \showHEX4|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[18]~43_combout  & ( (!\MUX|saida_MUX[16]~41_combout ) # (\MUX|saida_MUX[19]~42_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[18]~43_combout  & 
// ( !\MUX|saida_MUX[19]~42_combout  $ (!\MUX|saida_MUX[16]~41_combout ) ) ) ) # ( \MUX|saida_MUX[17]~44_combout  & ( !\MUX|saida_MUX[18]~43_combout  & ( (\MUX|saida_MUX[19]~42_combout  & \MUX|saida_MUX[16]~41_combout ) ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[19]~42_combout ),
	.datac(!\MUX|saida_MUX[16]~41_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[17]~44_combout ),
	.dataf(!\MUX|saida_MUX[18]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX4|saida7seg[1]~1 .lut_mask = 64'h000003033C3CF3F3;
defparam \showHEX4|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \showHEX4|saida7seg[2]~2 (
// Equation(s):
// \showHEX4|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( (\MUX|saida_MUX[19]~42_combout  & \MUX|saida_MUX[18]~43_combout ) ) ) ) # ( \MUX|saida_MUX[17]~44_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( 
// !\MUX|saida_MUX[19]~42_combout  $ (\MUX|saida_MUX[18]~43_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( (\MUX|saida_MUX[19]~42_combout  & \MUX|saida_MUX[18]~43_combout ) ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[19]~42_combout ),
	.datac(!\MUX|saida_MUX[18]~43_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[17]~44_combout ),
	.dataf(!\MUX|saida_MUX[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX4|saida7seg[2]~2 .lut_mask = 64'h0303C3C300000303;
defparam \showHEX4|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N15
cyclonev_lcell_comb \showHEX4|saida7seg[3]~3 (
// Equation(s):
// \showHEX4|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( \MUX|saida_MUX[18]~43_combout  ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[18]~43_combout  & 
// !\MUX|saida_MUX[19]~42_combout ) ) ) ) # ( \MUX|saida_MUX[17]~44_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[18]~43_combout  & \MUX|saida_MUX[19]~42_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( 
// !\MUX|saida_MUX[16]~41_combout  & ( (\MUX|saida_MUX[18]~43_combout  & !\MUX|saida_MUX[19]~42_combout ) ) ) )

	.dataa(!\MUX|saida_MUX[18]~43_combout ),
	.datab(gnd),
	.datac(!\MUX|saida_MUX[19]~42_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[17]~44_combout ),
	.dataf(!\MUX|saida_MUX[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX4|saida7seg[3]~3 .lut_mask = 64'h50500A0AA0A05555;
defparam \showHEX4|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N6
cyclonev_lcell_comb \MUX|saida_MUX[16]~45 (
// Equation(s):
// \MUX|saida_MUX[16]~45_combout  = ( \processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( ((!\SW[1]~input_o  & \SW[0]~input_o )) # (\processador|FD|muxULAram|saida_MUX[16]~28_combout ) ) ) ) # ( 
// !\processador|UC|palavraControle[1]~0_combout  & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  ) ) # ( \processador|UC|palavraControle[1]~0_combout  & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout  & ( 
// (\processador|FD|muxULAram|saida_MUX[16]~28_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) ) )

	.dataa(!\processador|FD|muxULAram|saida_MUX[16]~28_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\processador|UC|palavraControle[1]~0_combout ),
	.dataf(!\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[16]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[16]~45 .extended_lut = "off";
defparam \MUX|saida_MUX[16]~45 .lut_mask = 64'h00005511FFFF55DD;
defparam \MUX|saida_MUX[16]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N54
cyclonev_lcell_comb \showHEX4|saida7seg[4]~4 (
// Equation(s):
// \showHEX4|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[17]~44_combout  & ( \MUX|Equal2~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [16] & !\MUX|saida_MUX[19]~42_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( \MUX|Equal2~0_combout  & ( 
// (!\MUX|saida_MUX[18]~43_combout  & (\processador|FD|fetchInstruction|PC|DOUT [16])) # (\MUX|saida_MUX[18]~43_combout  & ((!\MUX|saida_MUX[19]~42_combout ))) ) ) ) # ( \MUX|saida_MUX[17]~44_combout  & ( !\MUX|Equal2~0_combout  & ( 
// (\MUX|saida_MUX[16]~45_combout  & !\MUX|saida_MUX[19]~42_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( !\MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[18]~43_combout  & (\MUX|saida_MUX[16]~45_combout )) # (\MUX|saida_MUX[18]~43_combout  & 
// ((!\MUX|saida_MUX[19]~42_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[16]~45_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [16]),
	.datac(!\MUX|saida_MUX[18]~43_combout ),
	.datad(!\MUX|saida_MUX[19]~42_combout ),
	.datae(!\MUX|saida_MUX[17]~44_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX4|saida7seg[4]~4 .lut_mask = 64'h5F5055003F303300;
defparam \showHEX4|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \MUX|saida_MUX[19]~46 (
// Equation(s):
// \MUX|saida_MUX[19]~46_combout  = ( \processador|FD|muxULAram|saida_MUX[19]~29_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) # (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[19]~29_combout  & ( (\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((\SW[0]~input_o  & !\SW[1]~input_o )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[19]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[19]~46 .extended_lut = "off";
defparam \MUX|saida_MUX[19]~46 .lut_mask = 64'h0D0C0D0C2F3F2F3F;
defparam \MUX|saida_MUX[19]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \showHEX4|saida7seg[5]~5 (
// Equation(s):
// \showHEX4|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[19]~46_combout  & ( \MUX|saida_MUX[18]~43_combout  & ( (\MUX|saida_MUX[16]~41_combout  & (!\MUX|saida_MUX[17]~44_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [19] & \MUX|Equal2~0_combout 
// ))))) ) ) ) # ( !\MUX|saida_MUX[19]~46_combout  & ( \MUX|saida_MUX[18]~43_combout  & ( (\MUX|saida_MUX[16]~41_combout  & (!\MUX|saida_MUX[17]~44_combout  $ (((!\processador|FD|fetchInstruction|PC|DOUT [19]) # (!\MUX|Equal2~0_combout ))))) ) ) ) # ( 
// \MUX|saida_MUX[19]~46_combout  & ( !\MUX|saida_MUX[18]~43_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [19] & (\MUX|Equal2~0_combout  & ((\MUX|saida_MUX[17]~44_combout ) # (\MUX|saida_MUX[16]~41_combout )))) ) ) ) # ( 
// !\MUX|saida_MUX[19]~46_combout  & ( !\MUX|saida_MUX[18]~43_combout  & ( (!\MUX|saida_MUX[16]~41_combout  & (\MUX|saida_MUX[17]~44_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT [19]) # (!\MUX|Equal2~0_combout )))) # (\MUX|saida_MUX[16]~41_combout  
// & (((!\processador|FD|fetchInstruction|PC|DOUT [19]) # (!\MUX|Equal2~0_combout )))) ) ) )

	.dataa(!\MUX|saida_MUX[16]~41_combout ),
	.datab(!\MUX|saida_MUX[17]~44_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [19]),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[19]~46_combout ),
	.dataf(!\MUX|saida_MUX[18]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX4|saida7seg[5]~5 .lut_mask = 64'h7770007011144414;
defparam \showHEX4|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N42
cyclonev_lcell_comb \showHEX4|saida7seg[6]~6 (
// Equation(s):
// \showHEX4|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( (!\MUX|saida_MUX[19]~42_combout  & \MUX|saida_MUX[18]~43_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( \MUX|saida_MUX[16]~41_combout  & ( 
// (!\MUX|saida_MUX[19]~42_combout  & !\MUX|saida_MUX[18]~43_combout ) ) ) ) # ( !\MUX|saida_MUX[17]~44_combout  & ( !\MUX|saida_MUX[16]~41_combout  & ( !\MUX|saida_MUX[19]~42_combout  $ (\MUX|saida_MUX[18]~43_combout ) ) ) )

	.dataa(gnd),
	.datab(!\MUX|saida_MUX[19]~42_combout ),
	.datac(!\MUX|saida_MUX[18]~43_combout ),
	.datad(gnd),
	.datae(!\MUX|saida_MUX[17]~44_combout ),
	.dataf(!\MUX|saida_MUX[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX4|saida7seg[6]~6 .lut_mask = 64'hC3C30000C0C00C0C;
defparam \showHEX4|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \processador|FD|ULA_bit22|soma|Add1~0 (
// Equation(s):
// \processador|FD|ULA_bit22|soma|Add1~0_combout  = ( \processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & (\processador|FD|BancoReg|saidaA[22]~3_combout  & 
// (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & \processador|FD|BancoReg|saidaA[21]~4_combout ))) # (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & (((\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout  & 
// \processador|FD|BancoReg|saidaA[21]~4_combout )) # (\processador|FD|BancoReg|saidaA[22]~3_combout ))) ) ) # ( !\processador|FD|ULA_bit20|soma|Add1~0_combout  & ( (!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & 
// (\processador|FD|BancoReg|saidaA[22]~3_combout  & ((\processador|FD|BancoReg|saidaA[21]~4_combout ) # (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout )))) # (\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout  & 
// (((\processador|FD|BancoReg|saidaA[21]~4_combout ) # (\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout )) # (\processador|FD|BancoReg|saidaA[22]~3_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit22|muxInvb|saida_MUX~0_combout ),
	.datab(!\processador|FD|BancoReg|saidaA[22]~3_combout ),
	.datac(!\processador|FD|ULA_bit21|muxInvb|saida_MUX~0_combout ),
	.datad(!\processador|FD|BancoReg|saidaA[21]~4_combout ),
	.datae(gnd),
	.dataf(!\processador|FD|ULA_bit20|soma|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit22|soma|Add1~0 .extended_lut = "off";
defparam \processador|FD|ULA_bit22|soma|Add1~0 .lut_mask = 64'h1777177711171117;
defparam \processador|FD|ULA_bit22|soma|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \processador|FD|ULA_bit23|Muxao|saida_MUX~1 (
// Equation(s):
// \processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  = ( \processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (!\processador|UC|UC_ULA|ULActrl[0]~2_combout  & (!\processador|FD|BancoReg|saidaA[23]~2_combout  $ 
// (!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  $ (\processador|FD|ULA_bit22|soma|Add1~0_combout )))) # (\processador|UC|UC_ULA|ULActrl[0]~2_combout  & ((!\processador|FD|BancoReg|saidaA[23]~2_combout  & 
// (!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & \processador|FD|ULA_bit22|soma|Add1~0_combout )) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & 
// !\processador|FD|ULA_bit22|soma|Add1~0_combout )))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~1_combout  & ( (!\processador|FD|BancoReg|saidaA[23]~2_combout  & (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout  & 
// \processador|UC|UC_ULA|ULActrl[0]~2_combout )) # (\processador|FD|BancoReg|saidaA[23]~2_combout  & ((\processador|UC|UC_ULA|ULActrl[0]~2_combout ) # (\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ))) ) )

	.dataa(!\processador|FD|BancoReg|saidaA[23]~2_combout ),
	.datab(!\processador|FD|ULA_bit23|muxInvb|saida_MUX~0_combout ),
	.datac(!\processador|FD|ULA_bit22|soma|Add1~0_combout ),
	.datad(!\processador|UC|UC_ULA|ULActrl[0]~2_combout ),
	.datae(gnd),
	.dataf(!\processador|UC|UC_ULA|ULActrl[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .extended_lut = "off";
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .lut_mask = 64'h1177117769186918;
defparam \processador|FD|ULA_bit23|Muxao|saida_MUX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \MUX|saida_MUX[23]~49 (
// Equation(s):
// \MUX|saida_MUX[23]~49_combout  = ( \SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [23] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[23]~33_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( \processador|FD|fetchInstruction|PC|DOUT [23] & ( (!\SW[0]~input_o ) # 
// (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ) ) ) ) # ( \SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [23] & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[23]~33_combout ))) ) ) ) # ( !\SW[1]~input_o  & ( !\processador|FD|fetchInstruction|PC|DOUT [23] & ( (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  & 
// \SW[0]~input_o ) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.datac(!\processador|FD|muxULAram|saida_MUX[23]~33_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~49 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~49 .lut_mask = 64'h00332727FF332727;
defparam \MUX|saida_MUX[23]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \processador|FD|fetchInstruction|PC|DOUT[21] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \processador|FD|fetchInstruction|PC|DOUT[20] (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \MUX|saida_MUX[20]~48 (
// Equation(s):
// \MUX|saida_MUX[20]~48_combout  = ( \processador|FD|fetchInstruction|PC|DOUT [20] & ( \processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( ((!\SW[1]~input_o  & ((!\SW[0]~input_o ))) # (\SW[1]~input_o  & (\processador|UC|palavraControle[1]~0_combout ))) 
// # (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [20] & ( \processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & 
// (\processador|UC|palavraControle[1]~0_combout  & ((\SW[1]~input_o )))) # (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & (((\SW[1]~input_o ) # (\SW[0]~input_o )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT [20] & ( 
// !\processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & (((!\SW[0]~input_o  & !\SW[1]~input_o )))) # (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & 
// ((!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT [20] & ( !\processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & 
// ((!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (!\processador|UC|palavraControle[1]~0_combout )))) ) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~48 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~48 .lut_mask = 64'h0322F3220377F377;
defparam \MUX|saida_MUX[20]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \MUX|saida_MUX[21]~47 (
// Equation(s):
// \MUX|saida_MUX[21]~47_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout )) # (\SW[1]~input_o  & ((!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout 
// )) # (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[21]~31_combout ))))) ) ) # ( !\SW[0]~input_o  & ( (!\processador|UC|palavraControle[1]~0_combout  & (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout )) # 
// (\processador|UC|palavraControle[1]~0_combout  & ((\processador|FD|muxULAram|saida_MUX[21]~31_combout ))) ) )

	.dataa(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datab(!\processador|FD|muxULAram|saida_MUX[21]~31_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~47 .extended_lut = "off";
defparam \MUX|saida_MUX[21]~47 .lut_mask = 64'h5533553355535553;
defparam \MUX|saida_MUX[21]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N25
dffeas \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE (
	.clk(\edges|saida~combout ),
	.d(\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE .is_wysiwyg = "true";
defparam \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \MUX|saida_MUX[22]~50 (
// Equation(s):
// \MUX|saida_MUX[22]~50_combout  = ( \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q  & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o ) # ((!\processador|UC|palavraControle[1]~0_combout ) # 
// (\processador|FD|muxULAram|saida_MUX[22]~34_combout )) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q  & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & 
// (((!\processador|UC|palavraControle[1]~0_combout ) # (\processador|FD|muxULAram|saida_MUX[22]~34_combout )))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q  & ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( 
// (!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & (((\processador|FD|muxULAram|saida_MUX[22]~34_combout  & \processador|UC|palavraControle[1]~0_combout )))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q  & ( 
// !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout  & ( (\SW[1]~input_o  & (\processador|FD|muxULAram|saida_MUX[22]~34_combout  & \processador|UC|palavraControle[1]~0_combout )) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\processador|FD|muxULAram|saida_MUX[22]~34_combout ),
	.datad(!\processador|UC|palavraControle[1]~0_combout ),
	.datae(!\processador|FD|fetchInstruction|PC|DOUT[22]~DUPLICATE_q ),
	.dataf(!\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[22]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[22]~50 .extended_lut = "off";
defparam \MUX|saida_MUX[22]~50 .lut_mask = 64'h0005888D7727FFAF;
defparam \MUX|saida_MUX[22]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N36
cyclonev_lcell_comb \showHEX5|saida7seg[0]~0 (
// Equation(s):
// \showHEX5|saida7seg[0]~0_combout  = ( \MUX|saida_MUX[21]~47_combout  & ( \MUX|saida_MUX[22]~50_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [21] & (\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout  $ (\MUX|saida_MUX[20]~48_combout )))) 
// ) ) ) # ( !\MUX|saida_MUX[21]~47_combout  & ( \MUX|saida_MUX[22]~50_combout  & ( (!\processador|FD|fetchInstruction|PC|DOUT [21] & (!\MUX|saida_MUX[23]~49_combout  $ ((\MUX|saida_MUX[20]~48_combout )))) # (\processador|FD|fetchInstruction|PC|DOUT [21] & 
// (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~49_combout  $ (\MUX|saida_MUX[20]~48_combout )))) ) ) ) # ( \MUX|saida_MUX[21]~47_combout  & ( !\MUX|saida_MUX[22]~50_combout  & ( (\MUX|saida_MUX[20]~48_combout  & (!\MUX|saida_MUX[23]~49_combout  $ 
// (((!\MUX|Equal2~0_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [21]))))) ) ) ) # ( !\MUX|saida_MUX[21]~47_combout  & ( !\MUX|saida_MUX[22]~50_combout  & ( (\MUX|saida_MUX[20]~48_combout  & (!\MUX|saida_MUX[23]~49_combout  $ 
// (((\processador|FD|fetchInstruction|PC|DOUT [21] & \MUX|Equal2~0_combout ))))) ) ) )

	.dataa(!\MUX|saida_MUX[23]~49_combout ),
	.datab(!\processador|FD|fetchInstruction|PC|DOUT [21]),
	.datac(!\MUX|saida_MUX[20]~48_combout ),
	.datad(!\MUX|Equal2~0_combout ),
	.datae(!\MUX|saida_MUX[21]~47_combout ),
	.dataf(!\MUX|saida_MUX[22]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX5|saida7seg[0]~0 .lut_mask = 64'h0A090509A5840084;
defparam \showHEX5|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \MUX|saida_MUX[21]~51 (
// Equation(s):
// \MUX|saida_MUX[21]~51_combout  = ( \processador|FD|muxULAram|saida_MUX[21]~31_combout  & ( \SW[0]~input_o  & ( ((\processador|UC|palavraControle[1]~0_combout  & \SW[1]~input_o )) # (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ) ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[21]~31_combout  & ( \SW[0]~input_o  & ( (\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # (!\SW[1]~input_o ))) ) ) ) # ( 
// \processador|FD|muxULAram|saida_MUX[21]~31_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q )) # (\SW[1]~input_o  & (((\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ) # 
// (\processador|UC|palavraControle[1]~0_combout )))) ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[21]~31_combout  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q )) # (\SW[1]~input_o  & 
// (((!\processador|UC|palavraControle[1]~0_combout  & \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout )))) ) ) )

	.dataa(!\processador|FD|fetchInstruction|PC|DOUT[21]~DUPLICATE_q ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout ),
	.datae(!\processador|FD|muxULAram|saida_MUX[21]~31_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[21]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[21]~51 .extended_lut = "off";
defparam \MUX|saida_MUX[21]~51 .lut_mask = 64'h505C535F00FC03FF;
defparam \MUX|saida_MUX[21]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \showHEX5|saida7seg[1]~1 (
// Equation(s):
// \showHEX5|saida7seg[1]~1_combout  = ( \MUX|saida_MUX[21]~51_combout  & ( (!\MUX|saida_MUX[20]~48_combout  & ((\MUX|saida_MUX[22]~50_combout ))) # (\MUX|saida_MUX[20]~48_combout  & (\MUX|saida_MUX[23]~49_combout )) ) ) # ( !\MUX|saida_MUX[21]~51_combout  & 
// ( (\MUX|saida_MUX[22]~50_combout  & (!\MUX|saida_MUX[20]~48_combout  $ (!\MUX|saida_MUX[23]~49_combout ))) ) )

	.dataa(!\MUX|saida_MUX[20]~48_combout ),
	.datab(!\MUX|saida_MUX[23]~49_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[22]~50_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[21]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX5|saida7seg[1]~1 .lut_mask = 64'h0066006611BB11BB;
defparam \showHEX5|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \showHEX5|saida7seg[2]~2 (
// Equation(s):
// \showHEX5|saida7seg[2]~2_combout  = ( \MUX|saida_MUX[21]~51_combout  & ( (!\MUX|saida_MUX[22]~50_combout  & (!\MUX|saida_MUX[23]~49_combout  & !\MUX|saida_MUX[20]~48_combout )) # (\MUX|saida_MUX[22]~50_combout  & (\MUX|saida_MUX[23]~49_combout )) ) ) # ( 
// !\MUX|saida_MUX[21]~51_combout  & ( (\MUX|saida_MUX[22]~50_combout  & (\MUX|saida_MUX[23]~49_combout  & !\MUX|saida_MUX[20]~48_combout )) ) )

	.dataa(!\MUX|saida_MUX[22]~50_combout ),
	.datab(!\MUX|saida_MUX[23]~49_combout ),
	.datac(!\MUX|saida_MUX[20]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[21]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX5|saida7seg[2]~2 .lut_mask = 64'h1010101091919191;
defparam \showHEX5|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \showHEX5|saida7seg[3]~3 (
// Equation(s):
// \showHEX5|saida7seg[3]~3_combout  = ( \MUX|saida_MUX[21]~51_combout  & ( (!\MUX|saida_MUX[20]~48_combout  & (\MUX|saida_MUX[23]~49_combout  & !\MUX|saida_MUX[22]~50_combout )) # (\MUX|saida_MUX[20]~48_combout  & ((\MUX|saida_MUX[22]~50_combout ))) ) ) # ( 
// !\MUX|saida_MUX[21]~51_combout  & ( (!\MUX|saida_MUX[23]~49_combout  & (!\MUX|saida_MUX[20]~48_combout  $ (!\MUX|saida_MUX[22]~50_combout ))) ) )

	.dataa(!\MUX|saida_MUX[20]~48_combout ),
	.datab(!\MUX|saida_MUX[23]~49_combout ),
	.datac(!\MUX|saida_MUX[22]~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[21]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX5|saida7seg[3]~3 .lut_mask = 64'h4848484825252525;
defparam \showHEX5|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \MUX|saida_MUX[20]~52 (
// Equation(s):
// \MUX|saida_MUX[20]~52_combout  = ( \processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) # (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[20]~32_combout  & ( (\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o  & \SW[0]~input_o )))) ) )

	.dataa(!\processador|UC|palavraControle[1]~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[20]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[20]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[20]~52 .extended_lut = "off";
defparam \MUX|saida_MUX[20]~52 .lut_mask = 64'h0A0E0A0E5F1F5F1F;
defparam \MUX|saida_MUX[20]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \showHEX5|saida7seg[4]~4 (
// Equation(s):
// \showHEX5|saida7seg[4]~4_combout  = ( \MUX|saida_MUX[22]~50_combout  & ( \MUX|Equal2~0_combout  & ( (!\MUX|saida_MUX[23]~49_combout  & ((!\MUX|saida_MUX[21]~51_combout ) # (\processador|FD|fetchInstruction|PC|DOUT [20]))) ) ) ) # ( 
// !\MUX|saida_MUX[22]~50_combout  & ( \MUX|Equal2~0_combout  & ( (\processador|FD|fetchInstruction|PC|DOUT [20] & ((!\MUX|saida_MUX[21]~51_combout ) # (!\MUX|saida_MUX[23]~49_combout ))) ) ) ) # ( \MUX|saida_MUX[22]~50_combout  & ( !\MUX|Equal2~0_combout  & 
// ( (!\MUX|saida_MUX[23]~49_combout  & ((!\MUX|saida_MUX[21]~51_combout ) # (\MUX|saida_MUX[20]~52_combout ))) ) ) ) # ( !\MUX|saida_MUX[22]~50_combout  & ( !\MUX|Equal2~0_combout  & ( (\MUX|saida_MUX[20]~52_combout  & ((!\MUX|saida_MUX[21]~51_combout ) # 
// (!\MUX|saida_MUX[23]~49_combout ))) ) ) )

	.dataa(!\MUX|saida_MUX[21]~51_combout ),
	.datab(!\MUX|saida_MUX[23]~49_combout ),
	.datac(!\processador|FD|fetchInstruction|PC|DOUT [20]),
	.datad(!\MUX|saida_MUX[20]~52_combout ),
	.datae(!\MUX|saida_MUX[22]~50_combout ),
	.dataf(!\MUX|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX5|saida7seg[4]~4 .lut_mask = 64'h00EE88CC0E0E8C8C;
defparam \showHEX5|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \MUX|saida_MUX[23]~53 (
// Equation(s):
// \MUX|saida_MUX[23]~53_combout  = ( \processador|FD|muxULAram|saida_MUX[23]~33_combout  & ( ((\processador|UC|palavraControle[1]~0_combout  & ((!\SW[0]~input_o ) # (\SW[1]~input_o )))) # (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ) ) ) # ( 
// !\processador|FD|muxULAram|saida_MUX[23]~33_combout  & ( (\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout  & ((!\processador|UC|palavraControle[1]~0_combout ) # ((!\SW[1]~input_o  & \SW[0]~input_o )))) ) )

	.dataa(!\processador|FD|ULA_bit23|Muxao|saida_MUX~1_combout ),
	.datab(!\processador|UC|palavraControle[1]~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\processador|FD|muxULAram|saida_MUX[23]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|saida_MUX[23]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|saida_MUX[23]~53 .extended_lut = "off";
defparam \MUX|saida_MUX[23]~53 .lut_mask = 64'h4454445477577757;
defparam \MUX|saida_MUX[23]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \showHEX5|saida7seg[5]~5 (
// Equation(s):
// \showHEX5|saida7seg[5]~5_combout  = ( \MUX|saida_MUX[22]~50_combout  & ( \MUX|saida_MUX[21]~51_combout  & ( (\MUX|saida_MUX[20]~48_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~53_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [23]))))) ) ) ) # ( !\MUX|saida_MUX[22]~50_combout  & ( \MUX|saida_MUX[21]~51_combout  & ( (!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~53_combout )) # (\MUX|Equal2~0_combout  & 
// ((!\processador|FD|fetchInstruction|PC|DOUT [23]))) ) ) ) # ( \MUX|saida_MUX[22]~50_combout  & ( !\MUX|saida_MUX[21]~51_combout  & ( (\MUX|saida_MUX[20]~48_combout  & ((!\MUX|Equal2~0_combout  & (\MUX|saida_MUX[23]~53_combout )) # (\MUX|Equal2~0_combout  
// & ((\processador|FD|fetchInstruction|PC|DOUT [23]))))) ) ) ) # ( !\MUX|saida_MUX[22]~50_combout  & ( !\MUX|saida_MUX[21]~51_combout  & ( (\MUX|saida_MUX[20]~48_combout  & ((!\MUX|Equal2~0_combout  & (!\MUX|saida_MUX[23]~53_combout )) # 
// (\MUX|Equal2~0_combout  & ((!\processador|FD|fetchInstruction|PC|DOUT [23]))))) ) ) )

	.dataa(!\MUX|saida_MUX[20]~48_combout ),
	.datab(!\MUX|saida_MUX[23]~53_combout ),
	.datac(!\MUX|Equal2~0_combout ),
	.datad(!\processador|FD|fetchInstruction|PC|DOUT [23]),
	.datae(!\MUX|saida_MUX[22]~50_combout ),
	.dataf(!\MUX|saida_MUX[21]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX5|saida7seg[5]~5 .lut_mask = 64'h45401015CFC04540;
defparam \showHEX5|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \showHEX5|saida7seg[6]~6 (
// Equation(s):
// \showHEX5|saida7seg[6]~6_combout  = ( \MUX|saida_MUX[20]~48_combout  & ( (!\MUX|saida_MUX[23]~49_combout  & (!\MUX|saida_MUX[21]~51_combout  $ (\MUX|saida_MUX[22]~50_combout ))) ) ) # ( !\MUX|saida_MUX[20]~48_combout  & ( (!\MUX|saida_MUX[21]~51_combout  
// & (!\MUX|saida_MUX[23]~49_combout  $ (\MUX|saida_MUX[22]~50_combout ))) ) )

	.dataa(!\MUX|saida_MUX[21]~51_combout ),
	.datab(!\MUX|saida_MUX[23]~49_combout ),
	.datac(gnd),
	.datad(!\MUX|saida_MUX[22]~50_combout ),
	.datae(gnd),
	.dataf(!\MUX|saida_MUX[20]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX5|saida7seg[6]~6 .lut_mask = 64'h8822882288448844;
defparam \showHEX5|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X52_Y43_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
