<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.3.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" integrity="sha256-HtsXJanqjKTc8vVQjO4YMhiqFoXkfBsjBWcX91T1jr8=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Mist","darkmode":false,"version":"8.17.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":{"enable":true,"style":"flat"},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":false,"async":false,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":true,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/js/config.js"></script>

    <meta name="description" content="Verilog重复的代码模板">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog代码模板">
<meta property="og:url" content="http://example.com/2023/07/20/%E9%80%9A%E4%BF%A1/Verilog%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF/index.html">
<meta property="og:site_name" content="星颢Z的博客">
<meta property="og:description" content="Verilog重复的代码模板">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2023-07-20T04:03:39.000Z">
<meta property="article:modified_time" content="2023-07-21T14:06:19.465Z">
<meta property="article:author" content="星颢Z">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="UART">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2023/07/20/%E9%80%9A%E4%BF%A1/Verilog%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2023/07/20/%E9%80%9A%E4%BF%A1/Verilog%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF/","path":"2023/07/20/通信/Verilog代码模板/","title":"Verilog代码模板"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>Verilog代码模板 | 星颢Z的博客</title>
  








  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">星颢Z的博客</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="搜索" role="button">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">4</span></a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">4</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">4</span></a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li>
  </ul>
</nav>




</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%88%86%E9%A2%91"><span class="nav-text">分频</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%81%B6%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-text">偶数分频</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-text">奇数分频</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#UART"><span class="nav-text">UART</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#UART-RX"><span class="nav-text">UART_RX</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#testbench"><span class="nav-text">testbench</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#UART%E6%8E%A5%E6%94%B61%E5%AD%97%E8%8A%82%E6%95%B0%E6%8D%AE"><span class="nav-text">UART接收1字节数据</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">星颢Z</p>
  <div class="site-description" itemprop="description"></div>
</div>

        </div>
      </div>
    </div>

    
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2023/07/20/%E9%80%9A%E4%BF%A1/Verilog%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="星颢Z">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="星颢Z的博客">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="Verilog代码模板 | 星颢Z的博客">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog代码模板
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2023-07-20 12:03:39" itemprop="dateCreated datePublished" datetime="2023-07-20T12:03:39+08:00">2023-07-20</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2023-07-21 22:06:19" itemprop="dateModified" datetime="2023-07-21T22:06:19+08:00">2023-07-21</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E9%80%9A%E4%BF%A1/" itemprop="url" rel="index"><span itemprop="name">通信</span></a>
        </span>
          ，
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E9%80%9A%E4%BF%A1/FPGA/" itemprop="url" rel="index"><span itemprop="name">FPGA</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><p>Verilog重复的代码模板</p>
<span id="more"></span>

<h1 id="分频"><a href="#分频" class="headerlink" title="分频"></a>分频</h1><h2 id="偶数分频"><a href="#偶数分频" class="headerlink" title="偶数分频"></a>偶数分频</h2><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">module divider #(
    parameter DIV_NUM &#x3D; 8       &#x2F;&#x2F;分频系数
) (
    input               sys_clk,
    input               rst_n,
    output              clk_out
);
reg         clk_out_reg &#x3D; 0;


parameter cnt_width	&#x3D; $clog2(DIV_NUM)	    ;	&#x2F;&#x2F; 求分频系数相应计数器的位数
parameter cnt_max	&#x3D; (DIV_NUM &gt;&gt; 1) - 1	;	&#x2F;&#x2F; 设置计数器的最大值，即 (N&#x2F;2)-1

reg [cnt_width - 1 : 0]     cnt;

always @(posedge sys_clk or negedge rst_n) begin
    if(!rst_n)
        cnt &lt;&#x3D; 0;
    else if(cnt &#x3D;&#x3D; cnt_max)
        cnt &lt;&#x3D; 0;
    else
        cnt &lt;&#x3D; cnt + 1&#39;b1;
end

always @(posedge sys_clk or negedge rst_n) begin
    if(!rst_n)
        clk_out_reg &lt;&#x3D; 0;
    else if(cnt &#x3D;&#x3D; cnt_max)
        clk_out_reg &lt;&#x3D; ~clk_out_reg;
    else
        clk_out_reg &lt;&#x3D; clk_out_reg;
end

assign clk_out &#x3D; clk_out_reg;

endmodule</code></pre>

<h2 id="奇数分频"><a href="#奇数分频" class="headerlink" title="奇数分频"></a>奇数分频</h2><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">module divider #(
    parameter DIV_NUM &#x3D; 9       &#x2F;&#x2F;分频系数
) (
    input               sys_clk,
    input               rst_n,
    output              clk_out
);

parameter cnt_width	&#x3D; $clog2(DIV_NUM)	;	&#x2F;&#x2F; 求分频系数相应计数器的位数
parameter cnt_max	&#x3D; DIV_NUM - 1	    ;	&#x2F;&#x2F; 设置计数器的最大值，即 N-1

reg [cnt_width - 1 : 0]     cnt;
reg                         clk1;
reg                         clk2;          

always @(posedge sys_clk or negedge rst_n) begin
    if(!rst_n)
        cnt &lt;&#x3D; 0;
    else if(cnt &#x3D;&#x3D; cnt_max)
        cnt &lt;&#x3D; 0;
    else
        cnt &lt;&#x3D; cnt + 1&#39;b1;
end


always @(posedge sys_clk or negedge rst_n) begin
    if(!rst_n)
        clk1 &lt;&#x3D; 0;
    else if(cnt &#x3D;&#x3D; cnt_max&gt;&gt;1)
        clk1 &lt;&#x3D; 1&#39;b1;
    else if(cnt &#x3D;&#x3D; cnt_max)
        clk1 &lt;&#x3D; 1&#39;b0;
end

always @(negedge sys_clk or negedge rst_n) begin
    if(!rst_n)
        clk2 &lt;&#x3D; 0;
    else if(cnt &#x3D;&#x3D; cnt_max&gt;&gt;1)
        clk2 &lt;&#x3D; 1&#39;b1;
    else if(cnt &#x3D;&#x3D; cnt_max)
        clk2 &lt;&#x3D; 1&#39;b0;
end

assign clk_out &#x3D; clk1 | clk2;

endmodule</code></pre>



<h1 id="UART"><a href="#UART" class="headerlink" title="UART"></a>UART</h1><h2 id="UART-RX"><a href="#UART-RX" class="headerlink" title="UART_RX"></a>UART_RX</h2><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">&#x2F;&#x2F;接收到一个字节的数据后，并行发送出去，同时发送标志信号
&#x2F;&#x2F;uart_byte_out 和 byte_end_flag 常低
module UART_RX#(
    parameter clk_rate      &#x3D; 50_000_000,       &#x2F;&#x2F;系统时钟
    parameter buad_rate     &#x3D; 9600,             &#x2F;&#x2F;波特率
    parameter data_width    &#x3D; 8,                &#x2F;&#x2F;数据位
    parameter hold          &#x3D; 5                 &#x2F;&#x2F;输出保持的周期数
) (
    input                               clk,                    &#x2F;&#x2F;时钟信号
    input                               rst_n,                    
    input                               uart_data_in,           &#x2F;&#x2F;从低位到高位的bit流

    output          [data_width-1 : 0]  uart_byte_out,          &#x2F;&#x2F;送出的数据为8bit
    output                              byte_end_flag           &#x2F;&#x2F;表示数据是否准备好，高：准备好；
);



localparam  CNT_MAX     &#x3D; clk_rate &#x2F; buad_rate      ;   &#x2F;&#x2F;每个bit对应的时钟数
localparam  CNT_HALF    &#x3D; clk_rate &#x2F; (buad_rate*2)  ;   &#x2F;&#x2F;CNT_MAX的一半
localparam  CNT_WIDTH	&#x3D; $clog2(CNT_MAX)           ;   &#x2F;&#x2F;计数寄存器的位宽
reg     [CNT_WIDTH : 0]   clk_cnt &#x3D; 0 ;

localparam  HOLD_CNT_WIDTH  &#x3D; $clog2(hold)          ;
localparam  DATA_CNT_WIDTH  &#x3D; $clog2(data_width)    ;
reg     [HOLD_CNT_WIDTH : 0]  hold_cnt &#x3D; 0    ;
reg     [DATA_CNT_WIDTH : 0]  data_cnt &#x3D; 0    ;


reg     [data_width-1 : 0]   data_reg &#x3D; 0   ;       &#x2F;&#x2F;暂存输出的寄存器

&#x2F;&#x2F;状态机
localparam  IDLE        &#x3D; 3&#39;d0  ;       &#x2F;&#x2F;空闲
localparam  START       &#x3D; 3&#39;d1  ;       &#x2F;&#x2F;接收到起始位
localparam  DATA        &#x3D; 3&#39;d2  ;       &#x2F;&#x2F;接收数据
localparam  STOP        &#x3D; 3&#39;d3  ;       &#x2F;&#x2F;接收到停止位
localparam  HOLD        &#x3D; 3&#39;d4  ;       &#x2F;&#x2F;发送数据和一个字节结束标志
reg [2:0] state, next_state;




&#x2F;&#x2F;-----------------状态转移--------------------
always @(posedge clk or negedge rst_n) begin
    if(!rst_n)
        state &lt;&#x3D; IDLE;
    else
        state &lt;&#x3D; next_state;
end



&#x2F;&#x2F;--------------------------下一状态---------------------------
always @(*) begin
    case(state)
        IDLE:           next_state &#x3D; (uart_data_in ? IDLE : START);
        START:          next_state &#x3D; (clk_cnt &#x3D;&#x3D; CNT_HALF) ? (uart_data_in ? IDLE : DATA) : START;
        DATA:           next_state &#x3D; (data_cnt &#x3D;&#x3D; data_width) ? STOP : DATA;
        STOP:           next_state &#x3D; (clk_cnt &#x3D;&#x3D; CNT_MAX) ? (uart_data_in ? HOLD : IDLE) : STOP;
        HOLD:           next_state &#x3D; (hold_cnt &#x3D;&#x3D; hold - 1&#39;b1) ? IDLE : HOLD;
        default:        next_state &#x3D; IDLE;
    endcase
end


&#x2F;&#x2F;--------------------------每个状态的处理-------------------------
always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        clk_cnt     &lt;&#x3D; 0;
    end
    else begin
        case(state)
            IDLE:   clk_cnt     &lt;&#x3D; 0;     

            START:  begin
                        if(clk_cnt &#x3D;&#x3D; CNT_HALF)begin
                            clk_cnt     &lt;&#x3D; 0;
                        end
                        else begin
                            clk_cnt     &lt;&#x3D; clk_cnt + 1&#39;b1;
                        end
                    end

            DATA,STOP:   begin                        
                        if(clk_cnt &#x3D;&#x3D; CNT_MAX)begin
                            clk_cnt     &lt;&#x3D; 0;
                        end
                        else begin
                            clk_cnt     &lt;&#x3D; clk_cnt + 1&#39;b1;
                        end
                    end
        endcase
                    
    end
end


always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        data_cnt    &lt;&#x3D; 0;
        data_reg    &lt;&#x3D; 0;
    end
    else begin
        case (state)
            IDLE: begin
                data_cnt    &lt;&#x3D; 0;
                data_reg    &lt;&#x3D; 0;
            end

            DATA: begin
                if(clk_cnt &#x3D;&#x3D; CNT_MAX)begin
                    data_cnt            &lt;&#x3D; data_cnt + 1&#39;b1;
                    data_reg[data_cnt]  &lt;&#x3D; uart_data_in;
                end
            end

            default: begin
                data_cnt    &lt;&#x3D; data_cnt;
                data_reg    &lt;&#x3D; data_reg;
            end
        endcase
    end
end

always @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        hold_cnt    &lt;&#x3D; 0;
    end
    else if(state &#x3D;&#x3D; HOLD)begin
        hold_cnt    &lt;&#x3D; hold_cnt + 1&#39;b1;
    end
    else begin
        hold_cnt    &lt;&#x3D; 0;
    end
end


&#x2F;&#x2F;--------------------------输出-------------------------------------
assign uart_byte_out &#x3D; (state &#x3D;&#x3D; HOLD) ? data_reg : 0;
assign byte_end_flag &#x3D; (state &#x3D;&#x3D; HOLD);


endmodule
</code></pre>





<h1 id="testbench"><a href="#testbench" class="headerlink" title="testbench"></a>testbench</h1><h2 id="UART接收1字节数据"><a href="#UART接收1字节数据" class="headerlink" title="UART接收1字节数据"></a>UART接收1字节数据</h2><pre class="line-numbers language-verilog" data-language="verilog"><code class="language-verilog">parameter clk_rate &#x3D; 50_000_000;
parameter buad_rate &#x3D; 9600;
parameter interval &#x3D; clk_rate &#x2F; buad_rate;

task receive_data;
    input[31:0] A;
    begin
        repeat(100)@(posedge clk);
        uart_data_in &#x3D; 1&#39;b0; 
        repeat(8)begin
            repeat(interval)@(posedge clk);
            uart_data_in &#x3D; A[0];
            A &#x3D; A&gt;&gt;1;
        end
        repeat(interval)@(posedge clk);
        uart_data_in &#x3D; 1&#39;b1;
        repeat(interval)@(posedge clk);
        repeat(interval*2)@(posedge clk);
    end
endtask</code></pre>




    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/UART/" rel="tag"># UART</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
            </div>
            <div class="post-nav-item">
                <a href="/2023/07/20/%E9%80%9A%E4%BF%A1/%E4%B8%8A%E4%BD%8D%E6%9C%BA/" rel="next" title="上位机">
                  上位机 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="copyright">
    &copy; 
    <span itemprop="copyrightYear">2023</span>
    <span class="with-love">
      <i class="fa fa-heart"></i>
    </span>
    <span class="author" itemprop="copyrightHolder">星颢Z</span>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up fa-lg"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-core.min.js" integrity="sha256-4mJNT2bMXxcc1GCJaxBmMPdmah5ji0Ldnd79DKd1hoM=" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/autoloader/prism-autoloader.min.js" integrity="sha256-AjM0J5XIbiB590BrznLEgZGLnOQWrt62s3BEq65Q/I0=" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/line-numbers/prism-line-numbers.min.js" integrity="sha256-9cmf7tcLdXpKsPi/2AWE93PbZpTp4M4tqzFk+lWomjU=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  






  





</body>
</html>
