{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 11:53:23 2020 " "Info: Processing started: Sat Sep 05 11:53:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Top_op -c Top_op --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Top_op -c Top_op --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register registre_nbits:Reg_b\|Data_out\[2\] register registre_nbits:Reg_b\|Data_out\[6\] 208.07 MHz 4.806 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 208.07 MHz between source register \"registre_nbits:Reg_b\|Data_out\[2\]\" and destination register \"registre_nbits:Reg_b\|Data_out\[6\]\" (period= 4.806 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.592 ns + Longest register register " "Info: + Longest register to register delay is 4.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registre_nbits:Reg_b\|Data_out\[2\] 1 REG LCFF_X82_Y10_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y10_N13; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { registre_nbits:Reg_b|Data_out[2] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.150 ns) 0.884 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[2\] 2 COMB LCCOMB_X81_Y10_N28 2 " "Info: 2: + IC(0.734 ns) + CELL(0.150 ns) = 0.884 ns; Loc. = LCCOMB_X81_Y10_N28; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { registre_nbits:Reg_b|Data_out[2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/multcore.tdf" 253 21 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 1.749 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~36 3 COMB LCCOMB_X81_Y10_N2 2 " "Info: 3: + IC(0.451 ns) + CELL(0.414 ns) = 1.749 ns; Loc. = LCCOMB_X81_Y10_N2; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.820 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~38 4 COMB LCCOMB_X81_Y10_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.820 ns; Loc. = LCCOMB_X81_Y10_N4; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.230 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~39 5 COMB LCCOMB_X81_Y10_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.230 ns; Loc. = LCCOMB_X81_Y10_N6; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_h8h:auto_generated\|op_1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.414 ns) 3.101 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~35 6 COMB LCCOMB_X80_Y10_N12 2 " "Info: 6: + IC(0.457 ns) + CELL(0.414 ns) = 3.101 ns; Loc. = LCCOMB_X80_Y10_N12; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.260 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~37 7 COMB LCCOMB_X80_Y10_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 3.260 ns; Loc. = LCCOMB_X80_Y10_N14; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.670 ns Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~38 8 COMB LCCOMB_X80_Y10_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.670 ns; Loc. = LCCOMB_X80_Y10_N16; Fanout = 2; COMB Node = 'Multip_16bits:Mul\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_i8h:auto_generated\|op_1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.150 ns) 4.508 ns Mux2_1:Mux2\|Data_out\[6\]~19 9 COMB LCCOMB_X82_Y10_N8 1 " "Info: 9: + IC(0.688 ns) + CELL(0.150 ns) = 4.508 ns; Loc. = LCCOMB_X82_Y10_N8; Fanout = 1; COMB Node = 'Mux2_1:Mux2\|Data_out\[6\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 Mux2_1:Mux2|Data_out[6]~19 } "NODE_NAME" } } { "../../Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.592 ns registre_nbits:Reg_b\|Data_out\[6\] 10 REG LCFF_X82_Y10_N9 3 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.592 ns; Loc. = LCFF_X82_Y10_N9; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux2_1:Mux2|Data_out[6]~19 registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 49.26 % ) " "Info: Total cell delay = 2.262 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.330 ns ( 50.74 % ) " "Info: Total interconnect delay = 2.330 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { registre_nbits:Reg_b|Data_out[2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 Mux2_1:Mux2|Data_out[6]~19 registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.592 ns" { registre_nbits:Reg_b|Data_out[2] {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 {} Mux2_1:Mux2|Data_out[6]~19 {} registre_nbits:Reg_b|Data_out[6] {} } { 0.000ns 0.734ns 0.451ns 0.000ns 0.000ns 0.457ns 0.000ns 0.000ns 0.688ns 0.000ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.410ns 0.414ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns Clk~clkctrl 2 COMB CLKCTRL_G10 29 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 29; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.537 ns) 2.834 ns registre_nbits:Reg_b\|Data_out\[6\] 3 REG LCFF_X82_Y10_N9 3 " "Info: 3: + IC(1.204 ns) + CELL(0.537 ns) = 2.834 ns; Loc. = LCFF_X82_Y10_N9; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Clk~clkctrl registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.49 % ) " "Info: Total cell delay = 1.516 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 46.51 % ) " "Info: Total interconnect delay = 1.318 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[6] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns Clk~clkctrl 2 COMB CLKCTRL_G10 29 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 29; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.537 ns) 2.834 ns registre_nbits:Reg_b\|Data_out\[2\] 3 REG LCFF_X82_Y10_N13 3 " "Info: 3: + IC(1.204 ns) + CELL(0.537 ns) = 2.834 ns; Loc. = LCFF_X82_Y10_N13; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Clk~clkctrl registre_nbits:Reg_b|Data_out[2] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.49 % ) " "Info: Total cell delay = 1.516 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 46.51 % ) " "Info: Total interconnect delay = 1.318 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[6] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { registre_nbits:Reg_b|Data_out[2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 Mux2_1:Mux2|Data_out[6]~19 registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.592 ns" { registre_nbits:Reg_b|Data_out[2] {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2] {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~36 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~38 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h8h:auto_generated|op_1~39 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~35 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~37 {} Multip_16bits:Mul|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_i8h:auto_generated|op_1~38 {} Mux2_1:Mux2|Data_out[6]~19 {} registre_nbits:Reg_b|Data_out[6] {} } { 0.000ns 0.734ns 0.451ns 0.000ns 0.000ns 0.457ns 0.000ns 0.000ns 0.688ns 0.000ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.410ns 0.414ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[6] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registre_nbits:Reg_b\|Data_out\[1\] Sel_b Clk 4.432 ns register " "Info: tsu for register \"registre_nbits:Reg_b\|Data_out\[1\]\" (data pin = \"Sel_b\", clock pin = \"Clk\") is 4.432 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.294 ns + Longest pin register " "Info: + Longest pin to register delay is 7.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Sel_b 1 PIN PIN_AD24 13 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AD24; Fanout = 13; PIN Node = 'Sel_b'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel_b } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.378 ns) 7.210 ns Mux2_1:Mux2\|Data_out\[1\]~14 2 COMB LCCOMB_X78_Y10_N12 1 " "Info: 2: + IC(6.000 ns) + CELL(0.378 ns) = 7.210 ns; Loc. = LCCOMB_X78_Y10_N12; Fanout = 1; COMB Node = 'Mux2_1:Mux2\|Data_out\[1\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { Sel_b Mux2_1:Mux2|Data_out[1]~14 } "NODE_NAME" } } { "../../Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.294 ns registre_nbits:Reg_b\|Data_out\[1\] 3 REG LCFF_X78_Y10_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.294 ns; Loc. = LCFF_X78_Y10_N13; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux2_1:Mux2|Data_out[1]~14 registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.294 ns ( 17.74 % ) " "Info: Total cell delay = 1.294 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 82.26 % ) " "Info: Total interconnect delay = 6.000 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { Sel_b Mux2_1:Mux2|Data_out[1]~14 registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { Sel_b {} Sel_b~combout {} Mux2_1:Mux2|Data_out[1]~14 {} registre_nbits:Reg_b|Data_out[1] {} } { 0.000ns 0.000ns 6.000ns 0.000ns } { 0.000ns 0.832ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.826 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns Clk~clkctrl 2 COMB CLKCTRL_G10 29 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 29; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.537 ns) 2.826 ns registre_nbits:Reg_b\|Data_out\[1\] 3 REG LCFF_X78_Y10_N13 3 " "Info: 3: + IC(1.196 ns) + CELL(0.537 ns) = 2.826 ns; Loc. = LCFF_X78_Y10_N13; Fanout = 3; REG Node = 'registre_nbits:Reg_b\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { Clk~clkctrl registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.64 % ) " "Info: Total cell delay = 1.516 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 46.36 % ) " "Info: Total interconnect delay = 1.310 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.196ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { Sel_b Mux2_1:Mux2|Data_out[1]~14 registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { Sel_b {} Sel_b~combout {} Mux2_1:Mux2|Data_out[1]~14 {} registre_nbits:Reg_b|Data_out[1] {} } { 0.000ns 0.000ns 6.000ns 0.000ns } { 0.000ns 0.832ns 0.378ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { Clk Clk~clkctrl registre_nbits:Reg_b|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_b|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.196ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk R_diff registre_nbits:Reg_a\|Data_out\[1\] 12.209 ns register " "Info: tco from clock \"Clk\" to destination pin \"R_diff\" through register \"registre_nbits:Reg_a\|Data_out\[1\]\" is 12.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.834 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns Clk~clkctrl 2 COMB CLKCTRL_G10 29 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 29; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.537 ns) 2.834 ns registre_nbits:Reg_a\|Data_out\[1\] 3 REG LCFF_X82_Y10_N25 15 " "Info: 3: + IC(1.204 ns) + CELL(0.537 ns) = 2.834 ns; Loc. = LCFF_X82_Y10_N25; Fanout = 15; REG Node = 'registre_nbits:Reg_a\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Clk~clkctrl registre_nbits:Reg_a|Data_out[1] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.49 % ) " "Info: Total cell delay = 1.516 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 46.51 % ) " "Info: Total interconnect delay = 1.318 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_a|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_a|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.125 ns + Longest register pin " "Info: + Longest register to pin delay is 9.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registre_nbits:Reg_a\|Data_out\[1\] 1 REG LCFF_X82_Y10_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y10_N25; Fanout = 15; REG Node = 'registre_nbits:Reg_a\|Data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { registre_nbits:Reg_a|Data_out[1] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.245 ns) 1.005 ns comp_3bits:Comp\|LessThan1~0 2 COMB LCCOMB_X79_Y10_N10 1 " "Info: 2: + IC(0.760 ns) + CELL(0.245 ns) = 1.005 ns; Loc. = LCCOMB_X79_Y10_N10; Fanout = 1; COMB Node = 'comp_3bits:Comp\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { registre_nbits:Reg_a|Data_out[1] comp_3bits:Comp|LessThan1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.302 ns) + CELL(2.818 ns) 9.125 ns R_diff 3 PIN PIN_AJ6 0 " "Info: 3: + IC(5.302 ns) + CELL(2.818 ns) = 9.125 ns; Loc. = PIN_AJ6; Fanout = 0; PIN Node = 'R_diff'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.120 ns" { comp_3bits:Comp|LessThan1~0 R_diff } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 33.57 % ) " "Info: Total cell delay = 3.063 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 66.43 % ) " "Info: Total interconnect delay = 6.062 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.125 ns" { registre_nbits:Reg_a|Data_out[1] comp_3bits:Comp|LessThan1~0 R_diff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.125 ns" { registre_nbits:Reg_a|Data_out[1] {} comp_3bits:Comp|LessThan1~0 {} R_diff {} } { 0.000ns 0.760ns 5.302ns } { 0.000ns 0.245ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk Clk~clkctrl registre_nbits:Reg_a|Data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_a|Data_out[1] {} } { 0.000ns 0.000ns 0.114ns 1.204ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.125 ns" { registre_nbits:Reg_a|Data_out[1] comp_3bits:Comp|LessThan1~0 R_diff } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.125 ns" { registre_nbits:Reg_a|Data_out[1] {} comp_3bits:Comp|LessThan1~0 {} R_diff {} } { 0.000ns 0.760ns 5.302ns } { 0.000ns 0.245ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registre_nbits:Reg_a\|Data_out\[2\] N\[2\] Clk -3.188 ns register " "Info: th for register \"registre_nbits:Reg_a\|Data_out\[2\]\" (data pin = \"N\[2\]\", clock pin = \"Clk\") is -3.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.829 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns Clk~clkctrl 2 COMB CLKCTRL_G10 29 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 29; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.537 ns) 2.829 ns registre_nbits:Reg_a\|Data_out\[2\] 3 REG LCFF_X79_Y10_N25 13 " "Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X79_Y10_N25; Fanout = 13; REG Node = 'registre_nbits:Reg_a\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { Clk~clkctrl registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.59 % ) " "Info: Total cell delay = 1.516 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.313 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { Clk Clk~clkctrl registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_a|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.199ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.283 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns N\[2\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'N\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "../src/top_op.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Top_op/src/top_op.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.197 ns) + CELL(0.150 ns) 6.199 ns Mux2_1:Mux1\|Data_out\[2\]~3 2 COMB LCCOMB_X79_Y10_N24 1 " "Info: 2: + IC(5.197 ns) + CELL(0.150 ns) = 6.199 ns; Loc. = LCCOMB_X79_Y10_N24; Fanout = 1; COMB Node = 'Mux2_1:Mux1\|Data_out\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { N[2] Mux2_1:Mux1|Data_out[2]~3 } "NODE_NAME" } } { "../../Mux2_1/src/Mux2_1.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Mux2_1/src/Mux2_1.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.283 ns registre_nbits:Reg_a\|Data_out\[2\] 3 REG LCFF_X79_Y10_N25 13 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.283 ns; Loc. = LCFF_X79_Y10_N25; Fanout = 13; REG Node = 'registre_nbits:Reg_a\|Data_out\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux2_1:Mux1|Data_out[2]~3 registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "../../Registre_nbits/src/registre_nbits.vhd" "" { Text "C:/ANNOUAR_Meryem/partie_OP/Registre_nbits/src/registre_nbits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 17.28 % ) " "Info: Total cell delay = 1.086 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.197 ns ( 82.72 % ) " "Info: Total interconnect delay = 5.197 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.283 ns" { N[2] Mux2_1:Mux1|Data_out[2]~3 registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.283 ns" { N[2] {} N[2]~combout {} Mux2_1:Mux1|Data_out[2]~3 {} registre_nbits:Reg_a|Data_out[2] {} } { 0.000ns 0.000ns 5.197ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { Clk Clk~clkctrl registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { Clk {} Clk~combout {} Clk~clkctrl {} registre_nbits:Reg_a|Data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.199ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.283 ns" { N[2] Mux2_1:Mux1|Data_out[2]~3 registre_nbits:Reg_a|Data_out[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.283 ns" { N[2] {} N[2]~combout {} Mux2_1:Mux1|Data_out[2]~3 {} registre_nbits:Reg_a|Data_out[2] {} } { 0.000ns 0.000ns 5.197ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 11:53:25 2020 " "Info: Processing ended: Sat Sep 05 11:53:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
