Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cpu_facade.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_facade.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_facade"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : cpu_facade
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/usart_tramnsmitter.vhd" in Library work.
Architecture behavioral of Entity usart_tramnsmitter is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" in Library work.
Architecture behavioral of Entity usart_muser_cpu_facade is up to date.
Architecture behavioral of Entity ld8ce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity ld8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity ram_256bytes_muser_cpu_facade is up to date.
Architecture behavioral of Entity m2_1_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity m16_1e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity bus_muxer_muser_cpu_facade is up to date.
Architecture behavioral of Entity reg_8bit_muser_cpu_facade is up to date.
Architecture behavioral of Entity d4_16e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity fjkc_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity ftce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity debouncer_muser_cpu_facade is up to date.
Architecture behavioral of Entity inv8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity or6_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity d3_8e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity d2_4e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity stepper_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_control_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_1khz_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_1inst_muser_cpu_facade is up to date.
Architecture behavioral of Entity and7_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_1hz_muser_cpu_facade is up to date.
Architecture behavioral of Entity and6_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_1stg_muser_cpu_facade is up to date.
Architecture behavioral of Entity and8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity freq_divider_muser_cpu_facade is up to date.
Architecture behavioral of Entity encoder8_3_muser_cpu_facade is up to date.
Architecture behavioral of Entity m8_1e_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity cpu_freq_divider_muser_cpu_facade is up to date.
Architecture behavioral of Entity buf_8bit_muser_cpu_facade is up to date.
Architecture behavioral of Entity cb2ce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity clk_generator_muser_cpu_facade is up to date.
Architecture behavioral of Entity or8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity and16_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity encoder16_4_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_output_muxer_muser_cpu_facade is up to date.
Architecture behavioral of Entity pass_through_or_one_muser_cpu_facade is up to date.
Architecture behavioral of Entity ld4ce_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity alu_output_muxer_muser_cpu_facade is up to date.
Architecture behavioral of Entity nor8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity lzero_muser_cpu_facade is up to date.
Architecture behavioral of Entity cmp_1bit_muser_cpu_facade is up to date.
Architecture behavioral of Entity cmp_8bit_muser_cpu_facade is up to date.
Architecture behavioral of Entity add8_mxilinx_cpu_facade is up to date.
Architecture behavioral of Entity alu_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_muser_cpu_facade is up to date.
Architecture behavioral of Entity cpu_facade is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu.vhf" in Library work.
Architecture behavioral of Entity ld8ce_hxilinx_cpu is up to date.
Architecture behavioral of Entity cb4ce_hxilinx_cpu is up to date.
Architecture behavioral of Entity ld8_hxilinx_cpu is up to date.
Architecture and16_hxilinx_cpu_v of Entity and16_hxilinx_cpu is up to date.
Architecture add8_hxilinx_cpu_v of Entity add8_hxilinx_cpu is up to date.
Architecture m8_1e_hxilinx_cpu_v of Entity m8_1e_hxilinx_cpu is up to date.
Architecture nor8_hxilinx_cpu_v of Entity nor8_hxilinx_cpu is up to date.
Architecture inv8_hxilinx_cpu_v of Entity inv8_hxilinx_cpu is up to date.
Architecture or6_hxilinx_cpu_v of Entity or6_hxilinx_cpu is up to date.
Architecture or8_hxilinx_cpu_v of Entity or8_hxilinx_cpu is up to date.
Architecture behavioral of Entity ld4ce_hxilinx_cpu is up to date.
Architecture behavioral of Entity cb16ce_hxilinx_cpu is up to date.
Architecture d3_8e_hxilinx_cpu_v of Entity d3_8e_hxilinx_cpu is up to date.
Architecture m16_1e_hxilinx_cpu_v of Entity m16_1e_hxilinx_cpu is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu is up to date.
Architecture d2_4e_hxilinx_cpu_v of Entity d2_4e_hxilinx_cpu is up to date.
Architecture m2_1_hxilinx_cpu_v of Entity m2_1_hxilinx_cpu is up to date.
Architecture and6_hxilinx_cpu_v of Entity and6_hxilinx_cpu is up to date.
Architecture and7_hxilinx_cpu_v of Entity and7_hxilinx_cpu is up to date.
Architecture and8_hxilinx_cpu_v of Entity and8_hxilinx_cpu is up to date.
Architecture behavioral of Entity cb2ce_hxilinx_cpu is up to date.
Architecture behavioral of Entity bus_muxer_muser_cpu is up to date.
Architecture behavioral of Entity stepper_muser_cpu is up to date.
Architecture behavioral of Entity cpu_control_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_1khz_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_1inst_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_1hz_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_1stg_muser_cpu is up to date.
Architecture behavioral of Entity freq_divider_muser_cpu is up to date.
Architecture behavioral of Entity encoder8_3_muser_cpu is up to date.
Architecture behavioral of Entity cpu_freq_divider_muser_cpu is up to date.
Architecture behavioral of Entity buf_8bit_muser_cpu is up to date.
Architecture behavioral of Entity clk_generator_muser_cpu is up to date.
Architecture behavioral of Entity encoder16_4_muser_cpu is up to date.
Architecture behavioral of Entity cpu_output_muxer_muser_cpu is up to date.
Architecture behavioral of Entity reg_8bit_muser_cpu is up to date.
Architecture behavioral of Entity pass_through_or_one_muser_cpu is up to date.
Architecture behavioral of Entity alu_output_muxer_muser_cpu is up to date.
Architecture behavioral of Entity lzero_muser_cpu is up to date.
Architecture behavioral of Entity cmp_1bit_muser_cpu is up to date.
Architecture behavioral of Entity cmp_8bit_muser_cpu is up to date.
Architecture behavioral of Entity alu_muser_cpu is up to date.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/debouncer.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_debouncer is up to date.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/ram_256bytes.vhf" in Library work.
Architecture behavioral of Entity ld8_mxilinx_ram_256bytes is up to date.
Architecture behavioral of Entity ram_256bytes is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/USART.vhf" in Library work.
Architecture behavioral of Entity usart is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/alu.vhf" in Library work.
Architecture add8_hxilinx_alu_v of Entity add8_hxilinx_alu is up to date.
Architecture nor8_hxilinx_alu_v of Entity nor8_hxilinx_alu is up to date.
Architecture inv8_hxilinx_alu_v of Entity inv8_hxilinx_alu is up to date.
Architecture d3_8e_hxilinx_alu_v of Entity d3_8e_hxilinx_alu is up to date.
Architecture m16_1e_hxilinx_alu_v of Entity m16_1e_hxilinx_alu is up to date.
Architecture behavioral of Entity bus_muxer_muser_alu is up to date.
Architecture behavioral of Entity alu_output_muxer_muser_alu is up to date.
Architecture behavioral of Entity lzero_muser_alu is up to date.
Architecture behavioral of Entity cmp_1bit_muser_alu is up to date.
Architecture behavioral of Entity cmp_8bit_muser_alu is up to date.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/buf_8bit.vhf" in Library work.
Architecture behavioral of Entity buf_8bit is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/clk_generator.vhf" in Library work.
Architecture behavioral of Entity fjkc_hxilinx_clk_generator is up to date.
Architecture behavioral of Entity cb2ce_hxilinx_clk_generator is up to date.
Architecture behavioral of Entity clk_generator is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_control.vhf" in Library work.
Architecture behavioral of Entity cb4ce_hxilinx_cpu_control is up to date.
Architecture or6_hxilinx_cpu_control_v of Entity or6_hxilinx_cpu_control is up to date.
Architecture d3_8e_hxilinx_cpu_control_v of Entity d3_8e_hxilinx_cpu_control is up to date.
Architecture m16_1e_hxilinx_cpu_control_v of Entity m16_1e_hxilinx_cpu_control is up to date.
Architecture d2_4e_hxilinx_cpu_control_v of Entity d2_4e_hxilinx_cpu_control is up to date.
Architecture behavioral of Entity bus_muxer_muser_cpu_control is up to date.
Architecture behavioral of Entity stepper_muser_cpu_control is up to date.
Architecture behavioral of Entity cpu_control is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider.vhf" in Library work.
Architecture m8_1e_hxilinx_cpu_freq_divider_v of Entity m8_1e_hxilinx_cpu_freq_divider is up to date.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu_freq_divider is up to date.
Architecture and8_hxilinx_cpu_freq_divider_v of Entity and8_hxilinx_cpu_freq_divider is up to date.
Architecture behavioral of Entity freq_divider_muser_cpu_freq_divider is up to date.
Architecture behavioral of Entity encoder8_3_muser_cpu_freq_divider is up to date.
Architecture behavioral of Entity cpu_freq_divider is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider_1Hz.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider_1hz is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu_freq_divider_1hz is up to date.
Architecture and7_hxilinx_cpu_freq_divider_1hz_v of Entity and7_hxilinx_cpu_freq_divider_1hz is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu_freq_divider_1hz is up to date.
Architecture behavioral of Entity cpu_freq_divider_1hz is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider_1Inst.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider_1inst is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu_freq_divider_1inst is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu_freq_divider_1inst is up to date.
Architecture behavioral of Entity cpu_freq_divider_1inst is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider_1KHz.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider_1khz is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu_freq_divider_1khz is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu_freq_divider_1khz is up to date.
Architecture behavioral of Entity cpu_freq_divider_1khz is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider_1Stg.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider_1stg is up to date.
Architecture behavioral of Entity fjkc_hxilinx_cpu_freq_divider_1stg is up to date.
Architecture and6_hxilinx_cpu_freq_divider_1stg_v of Entity and6_hxilinx_cpu_freq_divider_1stg is up to date.
Architecture behavioral of Entity cpu_freq_divider_base_muser_cpu_freq_divider_1stg is up to date.
Architecture behavioral of Entity cpu_freq_divider_1stg is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_output_muxer.vhf" in Library work.
Architecture and16_hxilinx_cpu_output_muxer_v of Entity and16_hxilinx_cpu_output_muxer is up to date.
Architecture or8_hxilinx_cpu_output_muxer_v of Entity or8_hxilinx_cpu_output_muxer is up to date.
Architecture m16_1e_hxilinx_cpu_output_muxer_v of Entity m16_1e_hxilinx_cpu_output_muxer is up to date.
Architecture behavioral of Entity encoder16_4_muser_cpu_output_muxer is up to date.
Architecture behavioral of Entity bus_muxer_muser_cpu_output_muxer is up to date.
Architecture behavioral of Entity cpu_output_muxer is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/pass_through_or_one.vhf" in Library work.
Architecture m2_1_hxilinx_pass_through_or_one_v of Entity m2_1_hxilinx_pass_through_or_one is up to date.
Architecture behavioral of Entity pass_through_or_one is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/reg_8bit.vhf" in Library work.
Architecture behavioral of Entity ld8ce_hxilinx_reg_8bit is up to date.
Architecture behavioral of Entity reg_8bit is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/alu_output_muxer.vhf" in Library work.
Architecture m16_1e_hxilinx_alu_output_muxer_v of Entity m16_1e_hxilinx_alu_output_muxer is up to date.
Architecture behavioral of Entity bus_muxer_muser_alu_output_muxer is up to date.
Architecture behavioral of Entity alu_output_muxer is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cmp_8bit.vhf" in Library work.
Architecture behavioral of Entity cmp_1bit_muser_cmp_8bit is up to date.
Architecture behavioral of Entity cmp_8bit is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_freq_divider_base.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_cpu_freq_divider_base is up to date.
Architecture behavioral of Entity cpu_freq_divider_base is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/encoder16_4.vhf" in Library work.
Architecture and16_hxilinx_encoder16_4_v of Entity and16_hxilinx_encoder16_4 is up to date.
Architecture or8_hxilinx_encoder16_4_v of Entity or8_hxilinx_encoder16_4 is up to date.
Architecture behavioral of Entity encoder16_4 is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/encoder8_3.vhf" in Library work.
Architecture and8_hxilinx_encoder8_3_v of Entity and8_hxilinx_encoder8_3 is up to date.
Architecture behavioral of Entity encoder8_3 is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/freq_divider.vhf" in Library work.
Architecture behavioral of Entity cb16ce_hxilinx_freq_divider is up to date.
Architecture behavioral of Entity fjkc_hxilinx_freq_divider is up to date.
Architecture and8_hxilinx_freq_divider_v of Entity and8_hxilinx_freq_divider is up to date.
Architecture behavioral of Entity freq_divider is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/lzero.vhf" in Library work.
Architecture nor8_hxilinx_lzero_v of Entity nor8_hxilinx_lzero is up to date.
Architecture behavioral of Entity lzero is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/stepper.vhf" in Library work.
Architecture behavioral of Entity cb4ce_hxilinx_stepper is up to date.
Architecture d3_8e_hxilinx_stepper_v of Entity d3_8e_hxilinx_stepper is up to date.
Architecture behavioral of Entity stepper is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/bus_muxer.vhf" in Library work.
Architecture m16_1e_hxilinx_bus_muxer_v of Entity m16_1e_hxilinx_bus_muxer is up to date.
Architecture behavioral of Entity bus_muxer is up to date.
Compiling vhdl file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cmp_1bit.vhf" in Library work.
Architecture behavioral of Entity cmp_1bit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_cpu_facade> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <USART_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram_256bytes_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_8bit_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bus_muxer_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LD8CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_generator_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_control_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pass_through_or_one_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LD4CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LD8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_output_muxer_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <buf_8bit_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_freq_divider_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB16CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_freq_divider_1Hz_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_freq_divider_1Stg_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_freq_divider_1Inst_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu_freq_divider_1KHz_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <usart_tramnsmitter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M16_1E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D3_8E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADD8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <INV8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cmp_8bit_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lzero_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_output_muxer_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_cpu_facade> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <CB2CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stepper_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D2_4E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR6_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bus_muxer_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <encoder16_4_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <freq_divider_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M8_1E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <encoder8_3_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <cpu_freq_divider_base_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND7_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND6_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cmp_1bit_MUSER_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NOR8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D3_8E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M16_1E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND16_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB16CE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_cpu_facade> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <FTCE_MXILINX_cpu_facade> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_cpu_facade> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'manr_o' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'manr_r' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'manr_w' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_C_in' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_C_out' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_eq' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_gt' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_x' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_alu_z' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_C_in_enabled' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_C_out_flipflop_o' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_flags_clr' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_iar_o' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_ir_o' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alt_nop' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_add' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_and' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_lshift' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_nop' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_not' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_or' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_rshift' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_alu_xor' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_flg_clf' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_jmp_ifjmp' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_jmp_jmp' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_jmp_jmpr' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_ls_ld' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_ls_ldc' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_op_ls_st' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_ram_a_o' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_sysbus_released' of component 'cpu_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9076: Unconnected output port 'out_temp_o' of component 'cpu_MUSER_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_34_99" for instance <XLXI_34> in unit <cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_53_100" for instance <XLXI_53> in unit <cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9335: Unconnected output port 'a_o' of component 'ram_256bytes_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D1' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D10' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D11' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D12' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D13' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D14' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D15' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D2' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D3' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D4' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D5' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D6' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D7' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D8' of component 'D4_16E_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 9366: Unconnected output port 'D9' of component 'D4_16E_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_136_101" for instance <XLXI_136> in unit <cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_186_102" for instance <XLXI_186> in unit <cpu_facade>.
Entity <cpu_facade> analyzed. Unit <cpu_facade> generated.

Analyzing Entity <cpu_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_87_94" for instance <XLXI_87> in unit <cpu_MUSER_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <XLXI_102> in unit <cpu_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_104_95" for instance <XLXI_104> in unit <cpu_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_571_96" for instance <XLXI_571> in unit <cpu_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 8533: Unconnected output port 'clk_out' of component 'cpu_freq_divider_MUSER_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 8548: Unconnected output port 'Q' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 8548: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_914_97" for instance <XLXI_914> in unit <cpu_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 8563: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 8563: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_917_98" for instance <XLXI_917> in unit <cpu_MUSER_cpu_facade>.
Entity <cpu_MUSER_cpu_facade> analyzed. Unit <cpu_MUSER_cpu_facade> generated.

Analyzing Entity <alu_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_91" for instance <XLXI_1> in unit <alu_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 7102: Unconnected output port 'OFL' of component 'ADD8_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_2_92" for instance <XLXI_2> in unit <alu_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_102_93" for instance <XLXI_102> in unit <alu_MUSER_cpu_facade>.
Entity <alu_MUSER_cpu_facade> analyzed. Unit <alu_MUSER_cpu_facade> generated.

Analyzing Entity <D3_8E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <D3_8E_MXILINX_cpu_facade> analyzed. Unit <D3_8E_MXILINX_cpu_facade> generated.

Analyzing Entity <ADD8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_cpu_facade>.
Entity <ADD8_MXILINX_cpu_facade> analyzed. Unit <ADD8_MXILINX_cpu_facade> generated.

Analyzing Entity <cmp_8bit_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <cmp_8bit_MUSER_cpu_facade> analyzed. Unit <cmp_8bit_MUSER_cpu_facade> generated.

Analyzing Entity <cmp_1bit_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <cmp_1bit_MUSER_cpu_facade> analyzed. Unit <cmp_1bit_MUSER_cpu_facade> generated.

Analyzing Entity <lzero_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_90" for instance <XLXI_1> in unit <lzero_MUSER_cpu_facade>.
Entity <lzero_MUSER_cpu_facade> analyzed. Unit <lzero_MUSER_cpu_facade> generated.

Analyzing Entity <NOR8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NOR8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NOR8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_144> in unit <NOR8_MXILINX_cpu_facade>.
Entity <NOR8_MXILINX_cpu_facade> analyzed. Unit <NOR8_MXILINX_cpu_facade> generated.

Analyzing Entity <alu_output_muxer_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <alu_output_muxer_MUSER_cpu_facade> analyzed. Unit <alu_output_muxer_MUSER_cpu_facade> generated.

Analyzing Entity <clk_generator_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_75" for instance <XLXI_4> in unit <clk_generator_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 5319: Unconnected output port 'CEO' of component 'CB2CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 5319: Unconnected output port 'TC' of component 'CB2CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_14_76" for instance <XLXI_14> in unit <clk_generator_MUSER_cpu_facade>.
Entity <clk_generator_MUSER_cpu_facade> analyzed. Unit <clk_generator_MUSER_cpu_facade> generated.

Analyzing Entity <CB2CE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_73" for instance <I_Q0> in unit <CB2CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q1_74" for instance <I_Q1> in unit <CB2CE_MXILINX_cpu_facade>.
Entity <CB2CE_MXILINX_cpu_facade> analyzed. Unit <CB2CE_MXILINX_cpu_facade> generated.

Analyzing generic Entity <FTCE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_cpu_facade>.
Entity <FTCE_MXILINX_cpu_facade> analyzed. Unit <FTCE_MXILINX_cpu_facade> generated.

Analyzing Entity <cpu_control_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_39_45" for instance <XLXI_39> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_47_43" for instance <XLXI_47> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_48_44" for instance <XLXI_48> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_252_46" for instance <XLXI_252> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_577_47" for instance <XLXI_577> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_608_48" for instance <XLXI_608> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_616_49" for instance <XLXI_616> in unit <cpu_control_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_637_50" for instance <XLXI_637> in unit <cpu_control_MUSER_cpu_facade>.
Entity <cpu_control_MUSER_cpu_facade> analyzed. Unit <cpu_control_MUSER_cpu_facade> generated.

Analyzing Entity <stepper_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 2269: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 2269: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 2269: Unconnected output port 'TC' of component 'CB4CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_24_41" for instance <XLXI_24> in unit <stepper_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 2280: Unconnected output port 'D7' of component 'D3_8E_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_25_42" for instance <XLXI_25> in unit <stepper_MUSER_cpu_facade>.
Entity <stepper_MUSER_cpu_facade> analyzed. Unit <stepper_MUSER_cpu_facade> generated.

Analyzing Entity <CB4CE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_37" for instance <I_Q0> in unit <CB4CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q1_38" for instance <I_Q1> in unit <CB4CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q2_39" for instance <I_Q2> in unit <CB4CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q3_40" for instance <I_Q3> in unit <CB4CE_MXILINX_cpu_facade>.
Entity <CB4CE_MXILINX_cpu_facade> analyzed. Unit <CB4CE_MXILINX_cpu_facade> generated.

Analyzing Entity <D2_4E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_cpu_facade> analyzed. Unit <D2_4E_MXILINX_cpu_facade> generated.

Analyzing Entity <OR6_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <OR6_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <OR6_MXILINX_cpu_facade>.
Entity <OR6_MXILINX_cpu_facade> analyzed. Unit <OR6_MXILINX_cpu_facade> generated.

Analyzing Entity <pass_through_or_one_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_82" for instance <XLXI_1> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_3_83" for instance <XLXI_3> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_4_84" for instance <XLXI_4> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_5_85" for instance <XLXI_5> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_6_86" for instance <XLXI_6> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_7_87" for instance <XLXI_7> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_8_88" for instance <XLXI_8> in unit <pass_through_or_one_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_13_89" for instance <XLXI_13> in unit <pass_through_or_one_MUSER_cpu_facade>.
Entity <pass_through_or_one_MUSER_cpu_facade> analyzed. Unit <pass_through_or_one_MUSER_cpu_facade> generated.

Analyzing Entity <LD4CE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <LD4CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <LD4CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <LD4CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <LD4CE_MXILINX_cpu_facade>.
Entity <LD4CE_MXILINX_cpu_facade> analyzed. Unit <LD4CE_MXILINX_cpu_facade> generated.

Analyzing Entity <LD8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <LD8_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <LD8_MXILINX_cpu_facade>.
Entity <LD8_MXILINX_cpu_facade> analyzed. Unit <LD8_MXILINX_cpu_facade> generated.

Analyzing Entity <cpu_output_muxer_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <cpu_output_muxer_MUSER_cpu_facade> analyzed. Unit <cpu_output_muxer_MUSER_cpu_facade> generated.

Analyzing Entity <encoder16_4_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_25_77" for instance <XLXI_25> in unit <encoder16_4_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_48_78" for instance <XLXI_48> in unit <encoder16_4_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_49_79" for instance <XLXI_49> in unit <encoder16_4_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_50_80" for instance <XLXI_50> in unit <encoder16_4_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_59_81" for instance <XLXI_59> in unit <encoder16_4_MUSER_cpu_facade>.
Entity <encoder16_4_MUSER_cpu_facade> analyzed. Unit <encoder16_4_MUSER_cpu_facade> generated.

Analyzing Entity <AND16_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_2> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_129> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_142> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_147> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_165> in unit <AND16_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_170> in unit <AND16_MXILINX_cpu_facade>.
Entity <AND16_MXILINX_cpu_facade> analyzed. Unit <AND16_MXILINX_cpu_facade> generated.

Analyzing Entity <OR8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_cpu_facade>.
Entity <OR8_MXILINX_cpu_facade> analyzed. Unit <OR8_MXILINX_cpu_facade> generated.

Analyzing Entity <M2_1_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_cpu_facade> analyzed. Unit <M2_1_MXILINX_cpu_facade> generated.

Analyzing Entity <buf_8bit_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <buf_8bit_MUSER_cpu_facade> analyzed. Unit <buf_8bit_MUSER_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_72" for instance <XLXI_4> in unit <cpu_freq_divider_MUSER_cpu_facade>.
Entity <cpu_freq_divider_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_MUSER_cpu_facade> generated.

Analyzing Entity <freq_divider_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 4456: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_1_61" for instance <XLXI_1> in unit <freq_divider_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 4464: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 4464: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_2_60" for instance <XLXI_2> in unit <freq_divider_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_123_62" for instance <XLXI_123> in unit <freq_divider_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_124_63" for instance <XLXI_124> in unit <freq_divider_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_128_66" for instance <XLXI_128> in unit <freq_divider_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_149_64" for instance <XLXI_149> in unit <freq_divider_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_150_65" for instance <XLXI_150> in unit <freq_divider_MUSER_cpu_facade>.
Entity <freq_divider_MUSER_cpu_facade> analyzed. Unit <freq_divider_MUSER_cpu_facade> generated.

Analyzing Entity <AND8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_cpu_facade>.
Entity <AND8_MXILINX_cpu_facade> analyzed. Unit <AND8_MXILINX_cpu_facade> generated.

Analyzing Entity <M8_1E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_71" for instance <I_M01> in unit <M8_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M23_70" for instance <I_M23> in unit <M8_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M45_69" for instance <I_M45> in unit <M8_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M67_68" for instance <I_M67> in unit <M8_1E_MXILINX_cpu_facade>.
Entity <M8_1E_MXILINX_cpu_facade> analyzed. Unit <M8_1E_MXILINX_cpu_facade> generated.

Analyzing Entity <M2_1E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_cpu_facade> analyzed. Unit <M2_1E_MXILINX_cpu_facade> generated.

Analyzing Entity <encoder8_3_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_67" for instance <XLXI_4> in unit <encoder8_3_MUSER_cpu_facade>.
Entity <encoder8_3_MUSER_cpu_facade> analyzed. Unit <encoder8_3_MUSER_cpu_facade> generated.

Analyzing Entity <CB16CE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_20" for instance <I_Q0> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q1_19" for instance <I_Q1> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q2_22" for instance <I_Q2> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q3_21" for instance <I_Q3> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q4_26" for instance <I_Q4> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q5_25" for instance <I_Q5> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q6_24" for instance <I_Q6> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q7_23" for instance <I_Q7> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q8_27" for instance <I_Q8> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q9_28" for instance <I_Q9> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q10_29" for instance <I_Q10> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q11_30" for instance <I_Q11> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q12_31" for instance <I_Q12> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q13_32" for instance <I_Q13> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q14_33" for instance <I_Q14> in unit <CB16CE_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_Q15_34" for instance <I_Q15> in unit <CB16CE_MXILINX_cpu_facade>.
Entity <CB16CE_MXILINX_cpu_facade> analyzed. Unit <CB16CE_MXILINX_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_1Hz_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_15_55" for instance <XLXI_15> in unit <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_18_56" for instance <XLXI_18> in unit <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
Entity <cpu_freq_divider_1Hz_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_base_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 3470: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_1_51" for instance <XLXI_1> in unit <cpu_freq_divider_base_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 3478: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 3478: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_2_52" for instance <XLXI_2> in unit <cpu_freq_divider_base_MUSER_cpu_facade>.
Entity <cpu_freq_divider_base_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_base_MUSER_cpu_facade> generated.

Analyzing Entity <AND7_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_98> in unit <AND7_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_110> in unit <AND7_MXILINX_cpu_facade>.
Entity <AND7_MXILINX_cpu_facade> analyzed. Unit <AND7_MXILINX_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_1Stg_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_18_57" for instance <XLXI_18> in unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_21_58" for instance <XLXI_21> in unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_22_59" for instance <XLXI_22> in unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
Entity <cpu_freq_divider_1Stg_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade> generated.

Analyzing Entity <AND6_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_93> in unit <AND6_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_94> in unit <AND6_MXILINX_cpu_facade>.
Entity <AND6_MXILINX_cpu_facade> analyzed. Unit <AND6_MXILINX_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_1Inst_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 3664: Unconnected output port 'out_clk_low' of component 'cpu_freq_divider_base_MUSER_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_15_54" for instance <XLXI_15> in unit <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
Entity <cpu_freq_divider_1Inst_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade> generated.

Analyzing Entity <cpu_freq_divider_1KHz_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 3561: Unconnected output port 'out_clk_high' of component 'cpu_freq_divider_base_MUSER_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_15_53" for instance <XLXI_15> in unit <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
Entity <cpu_freq_divider_1KHz_MUSER_cpu_facade> analyzed. Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade> generated.

Analyzing Entity <INV8_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <INV8_MXILINX_cpu_facade> analyzed. Unit <INV8_MXILINX_cpu_facade> generated.

Analyzing Entity <debouncer_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 1699: Unconnected output port 'Q' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 1699: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_1_35" for instance <XLXI_1> in unit <debouncer_MUSER_cpu_facade>.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 1707: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_cpu_facade'.
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 1707: Unconnected output port 'TC' of component 'CB16CE_MXILINX_cpu_facade'.
    Set user-defined property "HU_SET =  XLXI_2_36" for instance <XLXI_2> in unit <debouncer_MUSER_cpu_facade>.
Entity <debouncer_MUSER_cpu_facade> analyzed. Unit <debouncer_MUSER_cpu_facade> generated.

Analyzing generic Entity <FJKC_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_cpu_facade>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_cpu_facade>.
Entity <FJKC_MXILINX_cpu_facade> analyzed. Unit <FJKC_MXILINX_cpu_facade> generated.

Analyzing Entity <USART_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf" line 45: Unconnected output port 'done' of component 'usart_tramnsmitter'.
Entity <USART_MUSER_cpu_facade> analyzed. Unit <USART_MUSER_cpu_facade> generated.

Analyzing Entity <usart_tramnsmitter> in library <work> (Architecture <behavioral>).
Entity <usart_tramnsmitter> analyzed. Unit <usart_tramnsmitter> generated.

Analyzing Entity <ram_256bytes_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_15_0" for instance <XLXI_15> in unit <ram_256bytes_MUSER_cpu_facade>.
Entity <ram_256bytes_MUSER_cpu_facade> analyzed. Unit <ram_256bytes_MUSER_cpu_facade> generated.

Analyzing Entity <reg_8bit_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_5_18" for instance <XLXI_5> in unit <reg_8bit_MUSER_cpu_facade>.
Entity <reg_8bit_MUSER_cpu_facade> analyzed. Unit <reg_8bit_MUSER_cpu_facade> generated.

Analyzing Entity <D4_16E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_cpu_facade> analyzed. Unit <D4_16E_MXILINX_cpu_facade> generated.

Analyzing Entity <bus_muxer_MUSER_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_11" for instance <XLXI_1> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_2_10" for instance <XLXI_2> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_12_12" for instance <XLXI_12> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_13_13" for instance <XLXI_13> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_14_14" for instance <XLXI_14> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_15_15" for instance <XLXI_15> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_16_16" for instance <XLXI_16> in unit <bus_muxer_MUSER_cpu_facade>.
    Set user-defined property "HU_SET =  XLXI_17_17" for instance <XLXI_17> in unit <bus_muxer_MUSER_cpu_facade>.
Entity <bus_muxer_MUSER_cpu_facade> analyzed. Unit <bus_muxer_MUSER_cpu_facade> generated.

Analyzing Entity <M16_1E_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MAB_4" for instance <I_MAB> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_MCD_3" for instance <I_MCD> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_MEF_2" for instance <I_MEF> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M01_9" for instance <I_M01> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M23_8" for instance <I_M23> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M45_7" for instance <I_M45> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M67_6" for instance <I_M67> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_M89_5" for instance <I_M89> in unit <M16_1E_MXILINX_cpu_facade>.
    Set user-defined property "HU_SET =  I_O_1" for instance <I_O> in unit <M16_1E_MXILINX_cpu_facade>.
Entity <M16_1E_MXILINX_cpu_facade> analyzed. Unit <M16_1E_MXILINX_cpu_facade> generated.

Analyzing Entity <LD8CE_MXILINX_cpu_facade> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <LD8CE_MXILINX_cpu_facade>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <LD8CE_MXILINX_cpu_facade>.
Entity <LD8CE_MXILINX_cpu_facade> analyzed. Unit <LD8CE_MXILINX_cpu_facade> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <usart_tramnsmitter>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/usart_tramnsmitter.vhd".
    Register <s_done> equivalent to <done> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | usart_clk                 (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <done>.
    Found 3-bit up counter for signal <bit_idx>.
    Found 1-bit register for signal <half<0>>.
    Found 8-bit up counter for signal <periods>.
    Found 4-bit register for signal <sample_idx>.
    Found 4-bit adder for signal <sample_idx$add0000> created at line 104.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <usart_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <usart_tramnsmitter> synthesized.


Synthesizing Unit <INV8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <INV8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <FJKC_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <FJKC_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <USART_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <USART_MUSER_cpu_facade> synthesized.


Synthesizing Unit <D4_16E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <D4_16E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <LD8CE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <LD8CE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <LD4CE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <LD4CE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <LD8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <LD8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <M2_1_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <M2_1_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <buf_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <buf_8bit_MUSER_cpu_facade> synthesized.


Synthesizing Unit <D3_8E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <D3_8E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <ADD8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <cmp_1bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <cmp_1bit_MUSER_cpu_facade> synthesized.


Synthesizing Unit <NOR8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <NOR8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <FTCE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <FTCE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <D2_4E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <D2_4E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <OR6_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR6_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <AND16_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <AND16_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <OR8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <AND8_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <M2_1E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <M2_1E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <AND7_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <AND7_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <AND6_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND6_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <ram_256bytes_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:647 - Input <i_wclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_w> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <o> is never assigned. Tied to value 00000000.
Unit <ram_256bytes_MUSER_cpu_facade> synthesized.


Synthesizing Unit <reg_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reg_8bit_MUSER_cpu_facade> synthesized.


Synthesizing Unit <pass_through_or_one_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <pass_through_or_one_MUSER_cpu_facade> synthesized.


Synthesizing Unit <CB16CE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <CB16CE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <cmp_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <cmp_8bit_MUSER_cpu_facade> synthesized.


Synthesizing Unit <lzero_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <lzero_MUSER_cpu_facade> synthesized.


Synthesizing Unit <CB2CE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <CB2CE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <CB4CE_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <CB4CE_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <encoder16_4_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <encoder16_4_MUSER_cpu_facade> synthesized.


Synthesizing Unit <M8_1E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <M8_1E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <encoder8_3_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <encoder8_3_MUSER_cpu_facade> synthesized.


Synthesizing Unit <M16_1E_MXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <M16_1E_MXILINX_cpu_facade> synthesized.


Synthesizing Unit <debouncer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <db2<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <db2<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <debouncer_MUSER_cpu_facade> synthesized.


Synthesizing Unit <bus_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:647 - Input <dev10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_93> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_92> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_91> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_90> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_89> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_88> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_76> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_75> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_74> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_73> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_72> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_61> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_60> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_59> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_58> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_57> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_56> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_173> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_172> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_171> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_170> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_169> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_168> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_157> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_155> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_153> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_152> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_139> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_137> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_136> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_125> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_124> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_123> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_122> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_121> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_120> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_109> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_108> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_107> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_106> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_105> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_104> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <bus_muxer_MUSER_cpu_facade> synthesized.


Synthesizing Unit <clk_generator_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <clkw_old> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clkr_old> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <clk_generator_MUSER_cpu_facade> synthesized.


Synthesizing Unit <stepper_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <stepper_MUSER_cpu_facade> synthesized.


Synthesizing Unit <freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <freq_divider_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_base_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <cpu_freq_divider_base_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_control_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_579_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_579_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <cpu_control_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_1_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_1_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_1_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_1_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_1_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <cpu_output_muxer_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
Unit <cpu_freq_divider_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <low<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <low<8:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <low<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <low<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <low<13:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <low<6:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <low<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <high<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <high<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<11:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <high<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade> synthesized.


Synthesizing Unit <alu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_14_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_14_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <alu_output_muxer_MUSER_cpu_facade> synthesized.


Synthesizing Unit <alu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <XLXN_227> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_226> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_225> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_224> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_223> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <alu_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <ram_a_o> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <not_reading> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ground> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_div_1<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_div_1<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu_MUSER_cpu_facade> synthesized.


Synthesizing Unit <cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/cpu_facade.vhf".
WARNING:Xst:646 - Signal <port_a_w> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_d_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_174_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_173_a_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_135_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <cpu_facade> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_105/XLXI_2/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 00
 began    | 01
 started  | 11
 finished | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 246
 Flip-Flops                                            : 246
# Comparators                                          : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_facade> ...

Optimizing unit <usart_tramnsmitter> ...

Optimizing unit <INV8_MXILINX_cpu_facade> ...

Optimizing unit <FJKC_MXILINX_cpu_facade> ...

Optimizing unit <D4_16E_MXILINX_cpu_facade> ...

Optimizing unit <LD8CE_MXILINX_cpu_facade> ...

Optimizing unit <LD4CE_MXILINX_cpu_facade> ...

Optimizing unit <LD8_MXILINX_cpu_facade> ...

Optimizing unit <M2_1_MXILINX_cpu_facade> ...

Optimizing unit <buf_8bit_MUSER_cpu_facade> ...

Optimizing unit <D3_8E_MXILINX_cpu_facade> ...

Optimizing unit <ADD8_MXILINX_cpu_facade> ...

Optimizing unit <NOR8_MXILINX_cpu_facade> ...

Optimizing unit <FTCE_MXILINX_cpu_facade> ...

Optimizing unit <D2_4E_MXILINX_cpu_facade> ...

Optimizing unit <OR6_MXILINX_cpu_facade> ...

Optimizing unit <AND16_MXILINX_cpu_facade> ...

Optimizing unit <OR8_MXILINX_cpu_facade> ...

Optimizing unit <AND8_MXILINX_cpu_facade> ...

Optimizing unit <M2_1E_MXILINX_cpu_facade> ...

Optimizing unit <AND7_MXILINX_cpu_facade> ...

Optimizing unit <AND6_MXILINX_cpu_facade> ...

Optimizing unit <pass_through_or_one_MUSER_cpu_facade> ...

Optimizing unit <CB16CE_MXILINX_cpu_facade> ...

Optimizing unit <cmp_8bit_MUSER_cpu_facade> ...

Optimizing unit <CB2CE_MXILINX_cpu_facade> ...

Optimizing unit <CB4CE_MXILINX_cpu_facade> ...

Optimizing unit <encoder16_4_MUSER_cpu_facade> ...

Optimizing unit <M8_1E_MXILINX_cpu_facade> ...

Optimizing unit <encoder8_3_MUSER_cpu_facade> ...

Optimizing unit <M16_1E_MXILINX_cpu_facade> ...

Optimizing unit <bus_muxer_MUSER_cpu_facade> ...

Optimizing unit <freq_divider_MUSER_cpu_facade> ...

Optimizing unit <cpu_control_MUSER_cpu_facade> ...

Optimizing unit <cpu_output_muxer_MUSER_cpu_facade> ...

Optimizing unit <cpu_freq_divider_MUSER_cpu_facade> ...

Optimizing unit <alu_MUSER_cpu_facade> ...

Optimizing unit <cpu_MUSER_cpu_facade> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_facade, actual ratio is 51.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_7/cpu_ctl/XLXI_637/I35> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_7/cpu_ctl/XLXI_637/O_DUMMY> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 259
 Flip-Flops                                            : 259

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_facade.ngr
Top Level Output File Name         : cpu_facade
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 93

Cell Usage :
# BELS                             : 2681
#      AND2                        : 536
#      AND2B1                      : 338
#      AND3                        : 106
#      AND3B1                      : 63
#      AND3B2                      : 9
#      AND4                        : 83
#      AND4B1                      : 12
#      AND4B2                      : 12
#      AND4B3                      : 4
#      AND5                        : 44
#      AND5B1                      : 4
#      AND5B2                      : 6
#      AND5B3                      : 4
#      AND5B4                      : 1
#      BUF                         : 245
#      GND                         : 19
#      INV                         : 100
#      LUT1                        : 7
#      LUT2                        : 2
#      LUT3                        : 7
#      LUT4                        : 22
#      MUXCY                       : 9
#      MUXCY_D                     : 1
#      MUXCY_L                     : 9
#      MUXF5                       : 4
#      MUXF5_L                     : 162
#      MUXF6                       : 81
#      OR2                         : 436
#      OR3                         : 13
#      OR4                         : 26
#      OR5                         : 3
#      VCC                         : 18
#      XNOR2                       : 40
#      XOR2                        : 239
#      XORCY                       : 16
# FlipFlops/Latches                : 367
#      FDC                         : 9
#      FDC_1                       : 1
#      FDCE                        : 231
#      FDE                         : 9
#      FDR                         : 9
#      LD                          : 16
#      LDCE                        : 92
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 93
#      IBUF                        : 40
#      OBUF                        : 53
# Logical                          : 1
#      NOR2                        : 1
# Others                           : 60
#      FMAP                        : 56
#      PULLDOWN                    : 1
#      PULLUP                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      184  out of    960    19%  
 Number of Slice Flip Flops:            367  out of   1920    19%  
 Number of 4 input LUTs:                138  out of   1920     7%  
 Number of IOs:                          93
 Number of bonded IOBs:                  93  out of    108    86%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                           | Load  |
------------------------------------------------------------+-------------------------------------------------+-------+
XLXI_105/XLXI_2/usart_clk                                   | NONE(XLXI_105/XLXI_2/state_FSM_FFd2)            | 11    |
in_clk                                                      | IBUF+BUFG                                       | 234   |
XLXI_51/XLXI_2/I_Q7/Q                                       | NONE(XLXI_53/I_36_32)                           | 1     |
port_one_w(XLXI_188:O)                                      | NONE(*)(XLXI_135/XLXI_5/I_Q0)                   | 8     |
XLXI_7/ram_a_w(XLXI_7/XLXI_568:O)                           | NONE(*)(XLXI_186/I_Q0)                          | 8     |
ram_a_w(XLXI_110:O)                                         | NONE(*)(XLXI_106/XLXI_15/I_Q0)                  | 8     |
XLXI_7/XLXI_912/XLXI_1/eq(XLXI_7/XLXI_912/XLXI_1/XLXI_152:O)| NONE(*)(XLXI_7/XLXI_912/XLXI_1/XLXI_128/I_36_32)| 1     |
XLXI_7/clck_gen/XLXI_14/I_Q1/Q                              | NONE(XLXI_7/cpu_ctl/stp/XLXI_24/I_Q3/I_36_35)   | 4     |
XLXI_7/clk_internal(XLXI_7/XLXI_939:O)                      | NONE(*)(XLXI_7/clck_gen/XLXI_14/I_Q1/I_36_35)   | 3     |
XLXI_7/cc_r0_w(XLXI_7/cpu_ctl/XLXI_80:O)                    | NONE(*)(XLXI_7/XLXI_104/I_Q0)                   | 8     |
XLXI_7/cc_flags_w(XLXI_7/cpu_ctl/XLXI_503:O)                | NONE(*)(XLXI_7/XLXI_87/I_Q0)                    | 4     |
XLXI_7/r3_w(XLXI_7/XLXI_532:O)                              | NONE(*)(XLXI_7/XLXI_129/XLXI_5/I_Q0)            | 8     |
XLXI_7/r2_w(XLXI_7/XLXI_528:O)                              | NONE(*)(XLXI_7/XLXI_128/XLXI_5/I_Q0)            | 8     |
XLXI_7/r1_w(XLXI_7/XLXI_468:O)                              | NONE(*)(XLXI_7/XLXI_127/XLXI_5/I_Q0)            | 8     |
XLXI_7/r0_w(XLXI_7/XLXI_375:O)                              | NONE(*)(XLXI_7/XLXI_126/XLXI_5/I_Q0)            | 8     |
XLXI_7/acc_w(XLXI_7/XLXI_548:O)                             | NONE(*)(XLXI_7/XLXI_125/XLXI_5/I_Q0)            | 8     |
XLXI_7/temp_w(XLXI_7/XLXI_538:O)                            | NONE(*)(XLXI_7/XLXI_124/XLXI_5/I_Q0)            | 8     |
XLXI_7/cc_ir_w(XLXI_7/cpu_ctl/XLXI_6:O)                     | NONE(*)(XLXI_7/XLXI_123/XLXI_5/I_Q0)            | 8     |
XLXI_7/iar_w(XLXI_7/XLXI_536:O)                             | NONE(*)(XLXI_7/XLXI_122/XLXI_5/I_Q0)            | 8     |
XLXI_7/manr_w_DUMMY(XLXI_7/XLXI_394:O)                      | NONE(*)(XLXI_7/XLXI_121/XLXI_5/I_Q0)            | 8     |
XLXI_7/XLXI_926/half_period_tick(XLXI_7/XLXI_926/XLXI_16:O) | NONE(*)(XLXI_7/XLXI_926/XLXI_18/I_36_32)        | 1     |
XLXI_7/XLXI_927/half_period_tick(XLXI_7/XLXI_927/XLXI_16:O) | NONE(*)(XLXI_7/XLXI_927/XLXI_18/I_36_32)        | 1     |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q                        | NONE(XLXI_7/XLXI_931/XLXI_15/I_36_32)           | 1     |
XLXI_7/XLXI_937/half_period_tick(XLXI_7/XLXI_937/XLXI_27:O) | NONE(*)(XLXI_7/XLXI_937/XLXI_15/I_36_32)        | 1     |
XLXI_7/clkr(XLXI_7/clck_gen/XLXI_16:O)                      | NONE(*)(XLXI_7/XLXI_102)                        | 1     |
------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 20 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+-------------------------------------------------+-------+
Control Signal                                               | Buffer(FF name)                                 | Load  |
-------------------------------------------------------------+-------------------------------------------------+-------+
XLXI_7/rst(XLXI_7/XLXI_117:O)                                | NONE(XLXI_7/XLXI_102)                           | 113   |
XLXI_7/XLXI_912/XLXI_1/clr(XLXI_7/XLXI_912/XLXI_1/XLXI_155:O)| NONE(XLXI_7/XLXI_912/XLXI_1/XLXI_1/I_Q0/I_36_35)| 32    |
XLXI_7/XLXI_926/XLXN_37(XLXI_7/XLXI_926/XLXI_17:O)           | NONE(XLXI_7/XLXI_926/XLXI_1/XLXI_1/I_Q0/I_36_35)| 32    |
XLXI_7/XLXI_927/XLXN_37(XLXI_7/XLXI_927/XLXI_17:O)           | NONE(XLXI_7/XLXI_927/XLXI_1/XLXI_1/I_Q0/I_36_35)| 32    |
XLXI_7/XLXI_931/XLXN_37(XLXI_7/XLXI_931/XLXI_14:O)           | NONE(XLXI_7/XLXI_931/XLXI_1/XLXI_1/I_Q0/I_36_35)| 32    |
XLXI_7/XLXI_937/XLXN_37(XLXI_7/XLXI_937/XLXI_14:O)           | NONE(XLXI_7/XLXI_937/XLXI_1/XLXI_1/I_Q0/I_36_35)| 32    |
in_clk_manual                                                | IBUF                                            | 32    |
rst(XLXI_165:O)                                              | NONE(XLXI_135/XLXI_5/I_Q0)                      | 16    |
XLXI_7/XLXN_217(XLXI_7/XLXI_103:O)                           | NONE(XLXI_7/XLXI_87/I_Q0)                       | 4     |
XLXI_7/cpu_ctl/stp/XLXN_24(XLXI_7/cpu_ctl/stp/XLXI_28:O)     | NONE(XLXI_7/cpu_ctl/stp/XLXI_24/I_Q0/I_36_35)   | 4     |
port_one_w(XLXI_188:O)                                       | NONE(XLXI_105/XLXI_2/done)                      | 3     |
XLXN_209(XLXI_88:O)                                          | NONE(XLXI_53/I_36_32)                           | 1     |
-------------------------------------------------------------+-------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 36.518ns (Maximum Frequency: 27.384MHz)
   Minimum input arrival time before clock: 32.630ns
   Maximum output required time after clock: 32.661ns
   Maximum combinational path delay: 27.875ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_105/XLXI_2/usart_clk'
  Clock period: 4.782ns (frequency: 209.098MHz)
  Total number of paths / destination ports: 115 / 19
-------------------------------------------------------------------------
Delay:               4.782ns (Levels of Logic = 5)
  Source:            XLXI_105/XLXI_2/bit_idx_0 (FF)
  Destination:       XLXI_105/XLXI_2/tx (FF)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/bit_idx_0 to XLXI_105/XLXI_2/tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.514   0.795  XLXI_105/XLXI_2/bit_idx_0 (XLXI_105/XLXI_2/bit_idx_0)
     LUT4:I0->O            1   0.612   0.000  XLXI_105/XLXI_2/tx_mux0000147_F (N14)
     MUXF5:I0->O           1   0.278   0.387  XLXI_105/XLXI_2/tx_mux0000147 (XLXI_105/XLXI_2/tx_mux0000147)
     LUT4:I2->O            1   0.612   0.000  XLXI_105/XLXI_2/tx_mux0000231_SW02 (XLXI_105/XLXI_2/tx_mux0000231_SW01)
     MUXF5:I0->O           1   0.278   0.426  XLXI_105/XLXI_2/tx_mux0000231_SW0_f5 (N8)
     LUT4:I1->O            1   0.612   0.000  XLXI_105/XLXI_2/tx_mux0000231 (XLXI_105/XLXI_2/tx_mux0000)
     FDE:D                     0.268          XLXI_105/XLXI_2/tx
    ----------------------------------------
    Total                      4.782ns (3.174ns logic, 1.608ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'in_clk'
  Clock period: 7.490ns (frequency: 133.509MHz)
  Total number of paths / destination ports: 3814 / 355
-------------------------------------------------------------------------
Delay:               7.490ns (Levels of Logic = 7)
  Source:            XLXI_7/XLXI_912/XLXI_1/XLXI_1/I_Q0/I_36_35 (FF)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_2/I_Q15/I_36_35 (FF)
  Source Clock:      in_clk rising
  Destination Clock: in_clk rising

  Data Path: XLXI_7/XLXI_912/XLXI_1/XLXI_1/I_Q0/I_36_35 to XLXI_7/XLXI_912/XLXI_1/XLXI_2/I_Q15/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.569  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            5   0.612   0.538  I_36_10 (T4)
     AND5:I4->O            5   0.612   0.538  I_36_14 (T8)
     AND5:I4->O            5   0.612   0.538  I_36_29 (T12)
     AND5:I4->O            1   0.612   0.357  I_36_22 (TC)
     AND2:I1->O           17   0.612   0.893  I_36_54 (CEO)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_1'
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_2'
     begin scope: 'I_Q15'
     FDCE:CE                   0.483          I_36_35
    ----------------------------------------
    Total                      7.490ns (4.057ns logic, 3.433ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_2/I_Q7/Q'
  Clock period: 3.219ns (frequency: 310.660MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            XLXI_53/I_36_32 (FF)
  Destination:       XLXI_53/I_36_32 (FF)
  Source Clock:      XLXI_51/XLXI_2/I_Q7/Q rising
  Destination Clock: XLXI_51/XLXI_2/I_Q7/Q rising

  Data Path: XLXI_53/I_36_32 to XLXI_53/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.219ns (2.006ns logic, 1.213ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'port_one_w'
  Clock period: 19.620ns (frequency: 50.969MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               19.620ns (Levels of Logic = 32)
  Source:            XLXI_135/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_135/XLXI_5/I_Q0 (LATCH)
  Source Clock:      port_one_w falling
  Destination Clock: port_one_w falling

  Data Path: XLXI_135/XLXI_5/I_Q0 to XLXI_135/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.380  I_Q0 (Q<0>)
     end scope: 'XLXI_135/XLXI_5'
     begin scope: 'XLXI_173/XLXI_1'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_18 (XLXN_432<0>)
     begin scope: 'XLXI_174/XLXI_1'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_18 (mem_o<0>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_76 (out_sysbus_0_OBUF)
     begin scope: 'XLXI_135/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                     19.620ns (12.835ns logic, 6.785ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/ram_a_w'
  Clock period: 19.991ns (frequency: 50.021MHz)
  Total number of paths / destination ports: 576 / 8
-------------------------------------------------------------------------
Delay:               19.991ns (Levels of Logic = 29)
  Source:            XLXI_186/I_Q4 (LATCH)
  Destination:       XLXI_186/I_Q0 (LATCH)
  Source Clock:      XLXI_7/ram_a_w falling
  Destination Clock: XLXI_7/ram_a_w falling

  Data Path: XLXI_186/I_Q4 to XLXI_186/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q4 (Q<4>)
     end scope: 'XLXI_186'
     AND4:I0->O           21   0.612   0.959  XLXI_180 (port_selected)
     AND2:I1->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_186'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     19.991ns (12.106ns logic, 7.885ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_912/XLXI_1/eq'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_912/XLXI_1/XLXI_128/I_36_32 (FF)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_128/I_36_32 (FF)
  Source Clock:      XLXI_7/XLXI_912/XLXI_1/eq rising
  Destination Clock: XLXI_7/XLXI_912/XLXI_1/eq rising

  Data Path: XLXI_7/XLXI_912/XLXI_1/XLXI_128/I_36_32 to XLXI_7/XLXI_912/XLXI_1/XLXI_128/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clck_gen/XLXI_14/I_Q1/Q'
  Clock period: 3.556ns (frequency: 281.250MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.556ns (Levels of Logic = 3)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/I_Q0/I_36_35 (FF)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_7/clck_gen/XLXI_14/I_Q1/Q falling
  Destination Clock: XLXI_7/clck_gen/XLXI_14/I_Q1/Q falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/I_Q0/I_36_35 to XLXI_7/cpu_ctl/stp/XLXI_24/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.514   0.836  I_36_35 (Q)
     end scope: 'I_Q0'
     AND3:I2->O            1   0.612   0.357  I_36_32 (T3)
     begin scope: 'I_Q3'
     XOR2:I0->O            1   0.612   0.357  I_36_32 (TQ)
     FDCE:D                    0.268          I_36_35
    ----------------------------------------
    Total                      3.556ns (2.006ns logic, 1.550ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_internal'
  Clock period: 3.219ns (frequency: 310.660MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            XLXI_7/clck_gen/XLXI_4/I_36_32 (FF)
  Destination:       XLXI_7/clck_gen/XLXI_4/I_36_32 (FF)
  Source Clock:      XLXI_7/clk_internal falling
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: XLXI_7/clck_gen/XLXI_4/I_36_32 to XLXI_7/clck_gen/XLXI_4/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.219ns (2.006ns logic, 1.213ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/cc_flags_w'
  Clock period: 36.518ns (frequency: 27.384MHz)
  Total number of paths / destination ports: 5568 / 4
-------------------------------------------------------------------------
Delay:               36.518ns (Levels of Logic = 47)
  Source:            XLXI_7/XLXI_87/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_87/I_Q2 (LATCH)
  Source Clock:      XLXI_7/cc_flags_w falling
  Destination Clock: XLXI_7/cc_flags_w falling

  Data Path: XLXI_7/XLXI_87/I_Q0 to XLXI_7/XLXI_87/I_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.588   0.451  I_Q0 (Q0)
     end scope: 'XLXI_7/XLXI_87'
     BUF:I->O              1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_508 (XLXI_7/cpu_ctl/flags_c)
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_532 (XLXI_7/cpu_ctl/XLXN_1018)
     OR4:I3->O             2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_530 (XLXI_7/cpu_ctl/flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_541 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637'
     OR3:I1->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             1   0.612   0.357  I_36_87 (O_DUMMY)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637'
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_1'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_18 (XLXN_432<0>)
     begin scope: 'XLXI_174/XLXI_1'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_18 (mem_o<0>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     XNOR2:I1->O           2   0.612   0.380  XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_1 (XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_8/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_7/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_6/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_5/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_4/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_3/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.612   0.380  XLXI_7/alu_inst/XLXI_135/XLXI_2/XLXI_2 (XLXI_7/alu_eq)
     begin scope: 'XLXI_7/XLXI_87'
     LDCE:D                    0.268          I_Q2
    ----------------------------------------
    Total                     36.518ns (22.510ns logic, 14.008ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/r3_w'
  Clock period: 7.338ns (frequency: 136.281MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.338ns (Levels of Logic = 11)
  Source:            XLXI_7/XLXI_129/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_129/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/r3_w falling
  Destination Clock: XLXI_7/r3_w falling

  Data Path: XLXI_7/XLXI_129/XLXI_5/I_Q0 to XLXI_7/XLXI_129/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_129/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M67'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/XLXI_129/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      7.338ns (4.645ns logic, 2.693ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/r2_w'
  Clock period: 7.338ns (frequency: 136.281MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.338ns (Levels of Logic = 11)
  Source:            XLXI_7/XLXI_128/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_128/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/r2_w falling
  Destination Clock: XLXI_7/r2_w falling

  Data Path: XLXI_7/XLXI_128/XLXI_5/I_Q0 to XLXI_7/XLXI_128/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_128/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M45'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M45'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/XLXI_128/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      7.338ns (4.645ns logic, 2.693ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/r1_w'
  Clock period: 7.338ns (frequency: 136.281MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.338ns (Levels of Logic = 11)
  Source:            XLXI_7/XLXI_127/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_127/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/r1_w falling
  Destination Clock: XLXI_7/r1_w falling

  Data Path: XLXI_7/XLXI_127/XLXI_5/I_Q0 to XLXI_7/XLXI_127/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_127/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M45'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M45'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/XLXI_127/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      7.338ns (4.645ns logic, 2.693ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/r0_w'
  Clock period: 7.338ns (frequency: 136.281MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.338ns (Levels of Logic = 11)
  Source:            XLXI_7/XLXI_126/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_126/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/r0_w falling
  Destination Clock: XLXI_7/r0_w falling

  Data Path: XLXI_7/XLXI_126/XLXI_5/I_Q0 to XLXI_7/XLXI_126/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_126/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M23'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/XLXI_126/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      7.338ns (4.645ns logic, 2.693ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/acc_w'
  Clock period: 15.664ns (frequency: 63.842MHz)
  Total number of paths / destination ports: 110 / 8
-------------------------------------------------------------------------
Delay:               15.664ns (Levels of Logic = 31)
  Source:            XLXI_7/XLXI_125/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_125/XLXI_5/I_Q7 (LATCH)
  Source Clock:      XLXI_7/acc_w falling
  Destination Clock: XLXI_7/acc_w falling

  Data Path: XLXI_7/XLXI_125/XLXI_5/I_Q0 to XLXI_7/XLXI_125/XLXI_5/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_125/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/alu_inst/XLXI_2'
     XOR2:I0->O            1   0.612   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_63 (C4)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_110 (C5)
     MUXCY_D:CI->LO        1   0.399   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.699   0.357  I_36_80 (S<7>)
     end scope: 'XLXI_7/alu_inst/XLXI_2'
     begin scope: 'XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16'
     BUF:I->O              2   0.612   0.380  XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_26 (XLXI_7/alu_x<7>)
     begin scope: 'XLXI_7/XLXI_125/XLXI_5'
     LDCE:D                    0.268          I_Q7
    ----------------------------------------
    Total                     15.664ns (10.806ns logic, 4.858ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/cc_ir_w'
  Clock period: 28.650ns (frequency: 34.905MHz)
  Total number of paths / destination ports: 29240 / 8
-------------------------------------------------------------------------
Delay:               28.650ns (Levels of Logic = 39)
  Source:            XLXI_7/XLXI_123/XLXI_5/I_Q7 (LATCH)
  Destination:       XLXI_7/XLXI_123/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/cc_ir_w falling
  Destination Clock: XLXI_7/cc_ir_w falling

  Data Path: XLXI_7/XLXI_123/XLXI_5/I_Q7 to XLXI_7/XLXI_123/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             4   0.588   0.499  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_123/XLXI_5'
     BUF:I->O             14   0.612   0.850  XLXI_7/cpu_ctl/XLXI_40 (XLXI_7/cc_dbg_alu)
     INV:I->O              8   0.612   0.643  XLXI_7/cpu_ctl/XLXI_251 (XLXI_7/cpu_ctl/ls_jmp_flg)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_252'
     AND4B1:I3->O          3   0.612   0.451  I_36_32 (D5)
     end scope: 'XLXI_7/cpu_ctl/XLXI_252'
     AND2:I1->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_541 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637'
     OR3:I1->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             1   0.612   0.357  I_36_87 (O_DUMMY)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637'
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_123/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     28.650ns (17.002ns logic, 11.648ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/iar_w'
  Clock period: 7.361ns (frequency: 135.856MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.361ns (Levels of Logic = 11)
  Source:            XLXI_7/XLXI_122/XLXI_5/I_Q0 (LATCH)
  Destination:       XLXI_7/XLXI_122/XLXI_5/I_Q0 (LATCH)
  Source Clock:      XLXI_7/iar_w falling
  Destination Clock: XLXI_7/iar_w falling

  Data Path: XLXI_7/XLXI_122/XLXI_5/I_Q0 to XLXI_7/XLXI_122/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.380  I_Q0 (Q<0>)
     end scope: 'XLXI_7/XLXI_122/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/XLXI_122/XLXI_5'
     LDCE:D                    0.268          I_Q0
    ----------------------------------------
    Total                      7.361ns (4.645ns logic, 2.716ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_926/XLXI_18/I_36_32 (FF)
  Destination:       XLXI_7/XLXI_926/XLXI_18/I_36_32 (FF)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/I_36_32 to XLXI_7/XLXI_926/XLXI_18/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_927/XLXI_18/I_36_32 (FF)
  Destination:       XLXI_7/XLXI_927/XLXI_18/I_36_32 (FF)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/I_36_32 to XLXI_7/XLXI_927/XLXI_18/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_931/XLXI_15/I_36_32 (FF)
  Destination:       XLXI_7/XLXI_931/XLXI_15/I_36_32 (FF)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q rising
  Destination Clock: XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/I_36_32 to XLXI_7/XLXI_931/XLXI_15/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Clock period: 3.171ns (frequency: 315.323MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_937/XLXI_15/I_36_32 (FF)
  Destination:       XLXI_7/XLXI_937/XLXI_15/I_36_32 (FF)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/I_36_32 to XLXI_7/XLXI_937/XLXI_15/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     AND3B2:I2->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      3.171ns (2.006ns logic, 1.165ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              11.206ns (Levels of Logic = 9)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_105/XLXI_2/sample_idx_3 (FF)
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: in_is_clk_manual to XLXI_105/XLXI_2/sample_idx_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND2:I0->O           12   0.612   0.817  XLXI_7/XLXI_380 (XLXI_7/can_write)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_551 (XLXI_7/manual_ram_w)
     OR2:I0->O             1   0.612   0.357  XLXI_7/XLXI_552 (XLXI_7/ram_w)
     BUF:I->O              3   0.612   0.451  XLXI_7/XLXI_556 (out_ram_w_OBUF)
     AND2:I0->O            1   0.612   0.357  XLXI_138 (port_w)
     AND2:I0->O           13   0.612   0.988  XLXI_188 (port_one_w)
     LUT4:I0->O            5   0.612   0.538  XLXI_105/XLXI_2/sample_idx_and00011 (XLXI_105/XLXI_2/sample_idx_and0001)
     FDE:CE                    0.483          XLXI_105/XLXI_2/tx
    ----------------------------------------
    Total                     11.206ns (6.485ns logic, 4.721ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'port_one_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              24.974ns (Levels of Logic = 34)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_135/XLXI_5/I_Q0 (LATCH)
  Destination Clock: port_one_w falling

  Data Path: in_is_clk_manual to XLXI_135/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_135/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     24.974ns (15.072ns logic, 9.902ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/ram_a_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              24.974ns (Levels of Logic = 34)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_186/I_Q0 (LATCH)
  Destination Clock: XLXI_7/ram_a_w falling

  Data Path: in_is_clk_manual to XLXI_186/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_186'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     24.974ns (15.072ns logic, 9.902ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ram_a_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              24.974ns (Levels of Logic = 34)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_106/XLXI_15/I_Q0 (LATCH)
  Destination Clock: ram_a_w falling

  Data Path: in_is_clk_manual to XLXI_106/XLXI_15/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_106/XLXI_15'
     LD:D                      0.268          I_Q3
    ----------------------------------------
    Total                     24.974ns (15.072ns logic, 9.902ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_104/I_Q0 (LATCH)
  Destination Clock: XLXI_7/cc_r0_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_104/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_104'
     LD:D                      0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_flags_w'
  Total number of paths / destination ports: 16002 / 4
-------------------------------------------------------------------------
Offset:              32.630ns (Levels of Logic = 42)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_87/I_Q2 (LATCH)
  Destination Clock: XLXI_7/cc_flags_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_87/I_Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_1'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_18 (XLXN_432<0>)
     begin scope: 'XLXI_174/XLXI_1'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_18 (mem_o<0>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     XNOR2:I1->O           2   0.612   0.380  XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_1 (XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_9/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_8/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_7/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_6/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_5/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_4/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.612   0.357  XLXI_7/alu_inst/XLXI_135/XLXI_3/XLXI_2 (XLXI_7/alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.612   0.380  XLXI_7/alu_inst/XLXI_135/XLXI_2/XLXI_2 (XLXI_7/alu_eq)
     begin scope: 'XLXI_7/XLXI_87'
     LDCE:D                    0.268          I_Q2
    ----------------------------------------
    Total                     32.630ns (19.968ns logic, 12.662ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/r3_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_129/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/r3_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_129/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_129/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/r2_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_128/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/r2_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_128/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_128/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/r1_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_127/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/r1_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_127/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_127/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/r0_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_126/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/r0_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_126/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_126/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/acc_w'
  Total number of paths / destination ports: 41870 / 8
-------------------------------------------------------------------------
Offset:              32.189ns (Levels of Logic = 53)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_125/XLXI_5/I_Q7 (LATCH)
  Destination Clock: XLXI_7/acc_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_125/XLXI_5/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_1'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_18 (XLXN_432<0>)
     begin scope: 'XLXI_174/XLXI_1'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_1'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_18 (mem_o<0>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_1'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_18 (XLXI_7/sysbus<0>)
     begin scope: 'XLXI_7/alu_inst/XLXI_2'
     XOR2:I0->O            1   0.612   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_63 (C4)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_110 (C5)
     MUXCY_D:CI->LO        1   0.399   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.699   0.357  I_36_80 (S<7>)
     end scope: 'XLXI_7/alu_inst/XLXI_2'
     begin scope: 'XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_16'
     BUF:I->O              2   0.612   0.380  XLXI_7/alu_inst/XLXI_138/XLXI_14/XLXI_26 (XLXI_7/alu_x<7>)
     begin scope: 'XLXI_7/XLXI_125/XLXI_5'
     LDCE:D                    0.268          I_Q7
    ----------------------------------------
    Total                     32.189ns (20.621ns logic, 11.568ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/temp_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_124/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/temp_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_124/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_124/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_ir_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_123/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/cc_ir_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_123/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_123/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/iar_w'
  Total number of paths / destination ports: 2984 / 8
-------------------------------------------------------------------------
Offset:              23.863ns (Levels of Logic = 33)
  Source:            in_is_clk_manual (PAD)
  Destination:       XLXI_7/XLXI_122/XLXI_5/I_Q0 (LATCH)
  Destination Clock: XLXI_7/iar_w falling

  Data Path: in_is_clk_manual to XLXI_7/XLXI_122/XLXI_5/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_122/XLXI_5'
     LDCE:D                    0.268          I_Q3
    ----------------------------------------
    Total                     23.863ns (14.460ns logic, 9.403ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clck_gen/XLXI_14/I_Q1/Q'
  Total number of paths / destination ports: 14508 / 33
-------------------------------------------------------------------------
Offset:              29.460ns (Levels of Logic = 38)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/I_Q0/I_36_35 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clck_gen/XLXI_14/I_Q1/Q falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/I_Q0/I_36_35 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.514   0.836  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25'
     AND4B2:I1->O          9   0.612   0.697  I_36_33 (D4)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25'
     AND2:I1->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637'
     OR3:I1->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             1   0.612   0.357  I_36_87 (O_DUMMY)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637'
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     29.460ns (18.605ns logic, 10.855ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_ir_w'
  Total number of paths / destination ports: 29790 / 26
-------------------------------------------------------------------------
Offset:              32.661ns (Levels of Logic = 41)
  Source:            XLXI_7/XLXI_123/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/cc_ir_w falling

  Data Path: XLXI_7/XLXI_123/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             4   0.588   0.499  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_123/XLXI_5'
     BUF:I->O             14   0.612   0.850  XLXI_7/cpu_ctl/XLXI_40 (XLXI_7/cc_dbg_alu)
     INV:I->O              8   0.612   0.643  XLXI_7/cpu_ctl/XLXI_251 (XLXI_7/cpu_ctl/ls_jmp_flg)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_252'
     AND4B1:I3->O          3   0.612   0.451  I_36_32 (D5)
     end scope: 'XLXI_7/cpu_ctl/XLXI_252'
     AND2:I1->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_541 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637'
     OR3:I1->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             1   0.612   0.357  I_36_87 (O_DUMMY)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637'
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     32.661ns (20.515ns logic, 12.147ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_flags_w'
  Total number of paths / destination ports: 1064 / 19
-------------------------------------------------------------------------
Offset:              31.763ns (Levels of Logic = 40)
  Source:            XLXI_7/XLXI_87/I_Q0 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/cc_flags_w falling

  Data Path: XLXI_7/XLXI_87/I_Q0 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             3   0.588   0.451  I_Q0 (Q0)
     end scope: 'XLXI_7/XLXI_87'
     BUF:I->O              1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_508 (XLXI_7/cpu_ctl/flags_c)
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_532 (XLXI_7/cpu_ctl/XLXN_1018)
     OR4:I3->O             2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_530 (XLXI_7/cpu_ctl/flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_541 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op)
     AND2:I0->O            2   0.612   0.380  XLXI_7/cpu_ctl/XLXI_548 (XLXI_7/cpu_ctl/jmp_ifjmp_flag_equals_op_s5)
     begin scope: 'XLXI_7/cpu_ctl/XLXI_637'
     OR3:I1->O             1   0.612   0.357  I_36_88 (I35)
     OR4:I3->O             1   0.612   0.357  I_36_87 (O_DUMMY)
     end scope: 'XLXI_7/cpu_ctl/XLXI_637'
     AND2:I1->O            1   0.612   0.357  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     31.763ns (20.515ns logic, 11.248ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 3521 / 32
-------------------------------------------------------------------------
Offset:              28.804ns (Levels of Logic = 35)
  Source:            XLXI_7/clck_gen/XLXI_14/I_Q1/I_36_35 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clk_internal rising

  Data Path: XLXI_7/clck_gen/XLXI_14/I_Q1/I_36_35 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.569  I_36_35 (Q)
     end scope: 'I_Q1'
     end scope: 'XLXI_7/clck_gen/XLXI_14'
     OR2:I0->O            12   0.612   0.817  XLXI_7/clck_gen/XLXI_16 (XLXI_7/clkr)
     INV:I->O              2   0.612   0.380  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     28.804ns (17.993ns logic, 10.811ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            XLXI_105/XLXI_2/tx (FF)
  Destination:       out_usart1_tx (PAD)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/tx to out_usart1_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  XLXI_105/XLXI_2/tx (XLXI_105/XLXI_2/tx)
     OBUF:I->O                 3.169          out_usart1_tx_OBUF (out_usart1_tx)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.253ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_937/XLXI_15/I_36_32 (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/I_36_32 to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     end scope: 'XLXI_7/XLXI_937/XLXI_15'
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_938 (XLXI_7/XLXN_278)
     OR5:I0->O             6   0.612   0.569  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.612   0.357  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 3.169          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.253ns (5.519ns logic, 1.734ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.253ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_931/XLXI_15/I_36_32 (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/I_Q3/Q rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/I_36_32 to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     end scope: 'XLXI_7/XLXI_931/XLXI_15'
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             6   0.612   0.569  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.612   0.357  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 3.169          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.253ns (5.519ns logic, 1.734ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.253ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_926/XLXI_18/I_36_32 (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/I_36_32 to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     end scope: 'XLXI_7/XLXI_926/XLXI_18'
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_919 (XLXI_7/XLXN_252)
     OR5:I2->O             6   0.612   0.569  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.612   0.357  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 3.169          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.253ns (5.519ns logic, 1.734ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_2/I_Q7/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.301ns (Levels of Logic = 5)
  Source:            XLXI_53/I_36_32 (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_51/XLXI_2/I_Q7/Q rising

  Data Path: XLXI_53/I_36_32 to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  I_36_32 (Q)
     end scope: 'XLXI_53'
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR5:I3->O             6   0.612   0.569  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.612   0.357  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 3.169          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.301ns (5.519ns logic, 1.782ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.253ns (Levels of Logic = 5)
  Source:            XLXI_7/XLXI_927/XLXI_18/I_36_32 (FF)
  Destination:       out_clk_internal (PAD)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/I_36_32 to out_clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  I_36_32 (Q)
     end scope: 'XLXI_7/XLXI_927/XLXI_18'
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_928 (XLXI_7/XLXN_262)
     OR5:I4->O             6   0.612   0.569  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     BUF:I->O              1   0.612   0.357  XLXI_7/XLXI_913 (out_clk_internal_OBUF)
     OBUF:I->O                 3.169          out_clk_internal_OBUF (out_clk_internal)
    ----------------------------------------
    Total                      7.253ns (5.519ns logic, 1.734ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_104/I_Q7 (LATCH)
  Destination:       monitor<7> (PAD)
  Source Clock:      XLXI_7/cc_r0_w falling

  Data Path: XLXI_7/XLXI_104/I_Q7 to monitor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_104'
     OBUF:I->O                 3.169          monitor_7_OBUF (monitor<7>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/manr_w_DUMMY'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_121/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/manr_w_DUMMY falling

  Data Path: XLXI_7/XLXI_121/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_121/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M67'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/r3_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_129/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/r3_w falling

  Data Path: XLXI_7/XLXI_129/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_129/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M67'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M67'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/r2_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_128/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/r2_w falling

  Data Path: XLXI_7/XLXI_128/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_128/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M45'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M45'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/r1_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_127/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/r1_w falling

  Data Path: XLXI_7/XLXI_127/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_127/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M45'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M45'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M47 (M47)
     MUXF6:I1->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_126/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/r0_w falling

  Data Path: XLXI_7/XLXI_126/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_126/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M23'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/ram_a_w'
  Total number of paths / destination ports: 576 / 8
-------------------------------------------------------------------------
Offset:              22.892ns (Levels of Logic = 30)
  Source:            XLXI_186/I_Q4 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/ram_a_w falling

  Data Path: XLXI_186/I_Q4 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q4 (Q<4>)
     end scope: 'XLXI_186'
     AND4:I0->O           21   0.612   0.959  XLXI_180 (port_selected)
     AND2:I1->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     22.892ns (15.007ns logic, 7.885ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'port_one_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              22.521ns (Levels of Logic = 33)
  Source:            XLXI_135/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      port_one_w falling

  Data Path: XLXI_135/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.380  I_Q7 (Q<7>)
     end scope: 'XLXI_135/XLXI_5'
     begin scope: 'XLXI_173/XLXI_16'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_16'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_26 (XLXN_432<7>)
     begin scope: 'XLXI_174/XLXI_16'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_16'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_26 (mem_o<7>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     22.521ns (15.736ns logic, 6.785ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/acc_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.350ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_125/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/acc_w falling

  Data Path: XLXI_7/XLXI_125/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.357  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_125/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.350ns (8.158ns logic, 3.192ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/iar_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.373ns (Levels of Logic = 13)
  Source:            XLXI_7/XLXI_122/XLXI_5/I_Q7 (LATCH)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/iar_w falling

  Data Path: XLXI_7/XLXI_122/XLXI_5/I_Q7 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.380  I_Q7 (Q<7>)
     end scope: 'XLXI_7/XLXI_122/XLXI_5'
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     begin scope: 'I_M01'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_16'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_26 (XLXI_7/sysbus<7>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_83 (out_sysbus_7_OBUF)
     OBUF:I->O                 3.169          out_sysbus_7_OBUF (out_sysbus<7>)
    ----------------------------------------
    Total                     11.373ns (8.158ns logic, 3.215ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3054 / 30
-------------------------------------------------------------------------
Delay:               27.875ns (Levels of Logic = 34)
  Source:            in_is_clk_manual (PAD)
  Destination:       out_sysbus<7> (PAD)

  Data Path: in_is_clk_manual to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  in_is_clk_manual_IBUF (in_is_clk_manual_IBUF)
     INV:I->O              4   0.612   0.499  XLXI_14 (XLXN_55)
     AND3:I1->O           12   0.612   0.817  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.612   0.357  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.612   0.380  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             19   0.612   0.922  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O           16   0.612   0.879  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_17'
     begin scope: 'I_O'
     AND3:I1->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_173/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_173/XLXI_21 (XLXN_432<3>)
     begin scope: 'XLXI_174/XLXI_17'
     begin scope: 'I_M01'
     AND2:I0->O            1   0.612   0.357  I_36_9 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M01'
     MUXF5_L:I0->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_174/XLXI_17'
     BUF:I->O              1   0.612   0.357  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     begin scope: 'I_M23'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_8 (O)
     end scope: 'I_M23'
     MUXF5_L:I1->LO        1   0.278   0.000  I_M03 (M03)
     MUXF6:I0->O           1   0.451   0.357  I_M07 (MO7)
     begin scope: 'I_O'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.357  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17'
     BUF:I->O             18   0.612   0.908  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              4   0.612   0.499  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 3.169          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     27.875ns (17.973ns logic, 9.902ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.45 secs
 
--> 


Total memory usage is 794056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  236 (   0 filtered)
Number of infos    :    1 (   0 filtered)

