Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.01 / 2.23 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: scram20_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "scram20_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "scram20_top"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : scram20_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : scram20_top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scram20>.
    Related source file is "F:/PT8613/VHDL/SDHD_module_v2/scram20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 226.
    Found 1-bit xor2 for signal <$n0002> created at line 228.
    Found 1-bit xor2 for signal <$n0003> created at line 230.
    Found 1-bit xor2 for signal <$n0004> created at line 232.
    Found 1-bit xor2 for signal <$n0005> created at line 164.
    Found 1-bit xor6 for signal <$n0006> created at line 138.
    Found 1-bit xor5 for signal <$n0007> created at line 141.
    Found 1-bit xor5 for signal <$n0008> created at line 143.
    Found 1-bit xor5 for signal <$n0009> created at line 145.
    Found 1-bit xor5 for signal <$n0010> created at line 147.
    Found 1-bit xor4 for signal <$n0011> created at line 149.
    Found 1-bit xor3 for signal <$n0012> created at line 151.
    Found 1-bit xor3 for signal <$n0013> created at line 152.
    Found 1-bit xor4 for signal <$n0014> created at line 153.
    Found 1-bit xor2 for signal <$n0015> created at line 234.
    Found 1-bit xor2 for signal <$n0016> created at line 236.
    Found 1-bit xor2 for signal <$n0017> created at line 238.
    Found 1-bit xor2 for signal <$n0018> created at line 240.
    Found 1-bit xor2 for signal <$n0019> created at line 242.
    Found 1-bit xor2 for signal <$n0020> created at line 243.
    Found 1-bit xor2 for signal <$n0021> created at line 244.
    Found 1-bit xor2 for signal <$n0022> created at line 245.
    Found 1-bit xor4 for signal <$n0023> created at line 154.
    Found 1-bit xor2 for signal <$n0024> created at line 246.
    Found 1-bit xor3 for signal <$n0025> created at line 155.
    Found 1-bit xor2 for signal <$n0026> created at line 247.
    Found 1-bit xor3 for signal <$n0027> created at line 156.
    Found 1-bit xor3 for signal <$n0028> created at line 157.
    Found 1-bit xor2 for signal <$n0029> created at line 158.
    Found 1-bit xor3 for signal <$n0030> created at line 159.
    Found 1-bit xor2 for signal <$n0031> created at line 160.
    Found 1-bit xor2 for signal <$n0032> created at line 161.
    Found 1-bit xor2 for signal <$n0033> created at line 162.
    Found 1-bit xor2 for signal <$n0035> created at line 163.
    Found 1-bit xor2 for signal <$n0036> created at line 248.
    Found 1-bit xor2 for signal <$n0037> created at line 211.
    Found 1-bit xor2 for signal <$n0038> created at line 214.
    Found 1-bit xor2 for signal <$n0039> created at line 217.
    Found 1-bit xor2 for signal <$n0040> created at line 220.
    Found 1-bit xor16 for signal <$n0041> created at line 223.
    Found 1-bit xor2 for signal <$n0042> created at line 164.
    Found 1-bit xor2 for signal <$n0043> created at line 138.
    Found 1-bit xor2 for signal <$n0045> created at line 138.
    Found 1-bit xor2 for signal <$n0046> created at line 141.
    Found 1-bit xor2 for signal <$n0047> created at line 141.
    Found 1-bit xor2 for signal <$n0048> created at line 141.
    Found 1-bit xor2 for signal <$n0049> created at line 143.
    Found 1-bit xor2 for signal <$n0050> created at line 143.
    Found 1-bit xor2 for signal <$n0051> created at line 145.
    Found 1-bit xor2 for signal <$n0052> created at line 147.
    Found 1-bit xor2 for signal <$n0053> created at line 147.
    Found 1-bit xor2 for signal <$n0056> created at line 151.
    Found 1-bit xor2 for signal <$n0057> created at line 152.
    Found 1-bit xor2 for signal <$n0059> created at line 153.
    Found 1-bit xor2 for signal <$n0060> created at line 153.
    Found 1-bit xor2 for signal <$n0062> created at line 154.
    Found 20-bit register for signal <A>.
    Found 20-bit register for signal <B_delayed_1>.
    Found 20-bit register for signal <B_delayed_2>.
    Found 20-bit register for signal <B_delayed_3>.
    Found 1-bit register for signal <bypassl>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Summary:
	inferred 161 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


Synthesizing Unit <scram20_top>.
    Related source file is "F:/PT8613/VHDL/SDHD_module_v2/scram20_top.vhd".
    Found 20-bit register for signal <data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <scram20_top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 67
 1-bit register                    : 61
 20-bit register                   : 6
# Xors                             : 56
 1-bit xor16                       : 1
 1-bit xor2                        : 41
 1-bit xor3                        : 6
 1-bit xor4                        : 3
 1-bit xor5                        : 4
 1-bit xor6                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0047>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed

Optimizing unit <scram20_top> ...

Optimizing unit <scram20> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block scram20_top, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : scram20_top.ngr
Top Level Output File Name         : scram20_top
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Macro Statistics :
# Registers                        : 67
#      1-bit register              : 61
#      20-bit register             : 6
# Xors                             : 15
#      1-bit xor16                 : 1
#      1-bit xor3                  : 6
#      1-bit xor4                  : 3
#      1-bit xor5                  : 4
#      1-bit xor6                  : 1

Cell Usage :
# BELS                             : 89
#      BUF                         : 2
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 38
#      LUT4                        : 35
# FlipFlops/Latches                : 181
#      FDCE                        : 161
#      FDE                         : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 23
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     104  out of   9280     1%  
 Number of Slice Flip Flops:           181  out of  18560     0%  
 Number of 4 input LUTs:                84  out of  18560     0%  
 Number of bonded IOBs:                 44  out of    556     7%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 181   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.085ns (Maximum Frequency: 141.143MHz)
   Minimum input arrival time before clock: 3.243ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 7.085ns (frequency: 141.143MHz)
  Total number of paths / destination ports: 514 / 160
-------------------------------------------------------------------------
Delay:               7.085ns (Levels of Logic = 7)
  Source:            scram20_inst/N_1 (FF)
  Destination:       scram20_inst/N_6 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: scram20_inst/N_1 to scram20_inst/N_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.374   0.629  scram20_inst/N_1 (scram20_inst/N_1)
     LUT3:I0->O            3   0.313   0.610  scram20_inst/Mxor__n0026_Result1 (scram20_inst/_n0168<0>)
     LUT3:I0->O            3   0.313   0.610  scram20_inst/Mxor__n0022_Result1 (scram20_inst/_n0165<0>)
     LUT3:I0->O            3   0.313   0.610  scram20_inst/Mxor__n0020_Result1 (scram20_inst/_n0163<0>)
     LUT3:I0->O            3   0.313   0.610  scram20_inst/Mxor__n0018_Result1 (scram20_inst/_n0161<0>)
     LUT4:I0->O            4   0.313   0.629  scram20_inst/Mxor__n0015_Result1 (scram20_inst/_n0148<0>)
     LUT3:I0->O            2   0.313   0.588  scram20_inst/Mxor__n0003_Result1 (scram20_inst/_n0146<0>)
     LUT3:I0->O            1   0.313   0.000  scram20_inst/Mxor__n0001_Result1 (scram20_inst/_n0001)
     FDCE:D                    0.234          scram20_inst/N_6
    ----------------------------------------
    Total                      7.085ns (2.799ns logic, 4.286ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 202 / 202
-------------------------------------------------------------------------
Offset:              3.243ns (Levels of Logic = 2)
  Source:            enable_i (PAD)
  Destination:       scram20_inst/N_6 (FF)
  Destination Clock: clk_i rising

  Data Path: enable_i to scram20_inst/N_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   0.919   0.838  enable_i_IBUF (enable_i_IBUF)
     BUF:I->O             61   0.313   0.838  enable_i_IBUF_2 (enable_i_IBUF_2)
     FDCE:CE                   0.335          scram20_inst/dout_8
    ----------------------------------------
    Total                      3.243ns (1.567ns logic, 1.676ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            scram20_inst/dout_19 (FF)
  Destination:       data_o<19> (PAD)
  Source Clock:      clk_i rising

  Data Path: scram20_inst/dout_19 to data_o<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.374   0.390  scram20_inst/dout_19 (scram20_inst/dout_19)
     OBUF:I->O                 2.851          data_o_19_OBUF (data_o<19>)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
CPU : 26.16 / 28.81 s | Elapsed : 27.00 / 27.00 s
 
--> 

Total memory usage is 150232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

