<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="implementacion.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="implementacion.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="implementacion.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="implementacion.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="implementacion.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="implementacion.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="implementacion.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="implementacion.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="implementacion.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="implementacion.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="implementacion.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="implementacion.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="implementacion.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="implementacion.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="implementacion.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="implementacion.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="implementacion.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="implementacion.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="implementacion.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="implementacion.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="implementacion.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="implementacion.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="implementacion.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="implementacion.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="implementacion_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="implementacion_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="implementacion_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="implementacion_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="implementacion_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="implementacion_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="implementacion_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="implementacion_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="implementacion_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="implementacion_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="implementacion_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="implementacion_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="implementacion_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="implementacion_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="implementacion_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="implementacion_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="implementacion_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="implementacion_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="implementacion_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490311621" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490311621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490312251" xil_pn:in_ck="6284510353396531961" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490312251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/divisor_frecuencia_10hz/divisor_frecuencia_10hz.vhd"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/pantalla_proyectoFinal/pantalla_proyectoFinal.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ControlUnit/Control_Unit.vhd"/>
      <outfile xil_pn:name="../MicroProcesador/MicroProcesador.vhd"/>
      <outfile xil_pn:name="../decoder_Ops_ALU/decoder_Ops_ALU.vhd"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../demux3_1/demux3_1.vhd"/>
      <outfile xil_pn:name="../demux3_1_8bits/demux3_18bits.vhd"/>
      <outfile xil_pn:name="../demux_ALU/demux_ALU.vhd"/>
      <outfile xil_pn:name="../modulo_Logico/modulo_Logico.vhd"/>
      <outfile xil_pn:name="../ram_16bits/ram_16bits.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="../registros_Control/registros_Control.vhd"/>
      <outfile xil_pn:name="../sumador/sumador.vhd"/>
      <outfile xil_pn:name="implementacion.vhd"/>
      <outfile xil_pn:name="implementacion_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490311676" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-671866028016700598" xil_pn:start_ts="1490311676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490311676" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2324790240730214348" xil_pn:start_ts="1490311676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490311621" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3255223546496536384" xil_pn:start_ts="1490311621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490312251" xil_pn:in_ck="6284510353396531961" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490312251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/divisor_frecuencia_10hz/divisor_frecuencia_10hz.vhd"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/pantalla_proyectoFinal/pantalla_proyectoFinal.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ControlUnit/Control_Unit.vhd"/>
      <outfile xil_pn:name="../MicroProcesador/MicroProcesador.vhd"/>
      <outfile xil_pn:name="../decoder_Ops_ALU/decoder_Ops_ALU.vhd"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../demux3_1/demux3_1.vhd"/>
      <outfile xil_pn:name="../demux3_1_8bits/demux3_18bits.vhd"/>
      <outfile xil_pn:name="../demux_ALU/demux_ALU.vhd"/>
      <outfile xil_pn:name="../modulo_Logico/modulo_Logico.vhd"/>
      <outfile xil_pn:name="../ram_16bits/ram_16bits.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="../registros_Control/registros_Control.vhd"/>
      <outfile xil_pn:name="../sumador/sumador.vhd"/>
      <outfile xil_pn:name="implementacion.vhd"/>
      <outfile xil_pn:name="implementacion_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490312255" xil_pn:in_ck="6284510353396531961" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2949491997252072310" xil_pn:start_ts="1490312251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="implementacion_test_beh.prj"/>
      <outfile xil_pn:name="implementacion_test_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490312255" xil_pn:in_ck="-7170683853003287773" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5254227966813685277" xil_pn:start_ts="1490312255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="implementacion_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5248358204088885242" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3255223546496536384" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2030050633803281336" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490310722" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1326152571134528182" xil_pn:start_ts="1490310722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490318256" xil_pn:in_ck="-5435624390506624811" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6254349700819420899" xil_pn:start_ts="1490318131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="implementacion.lso"/>
      <outfile xil_pn:name="implementacion.ngc"/>
      <outfile xil_pn:name="implementacion.ngr"/>
      <outfile xil_pn:name="implementacion.prj"/>
      <outfile xil_pn:name="implementacion.stx"/>
      <outfile xil_pn:name="implementacion.syr"/>
      <outfile xil_pn:name="implementacion.xst"/>
      <outfile xil_pn:name="implementacion_test_beh.prj"/>
      <outfile xil_pn:name="implementacion_vhdl.prj"/>
      <outfile xil_pn:name="implementacion_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490311573" xil_pn:in_ck="672805187377899653" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4723883586127616787" xil_pn:start_ts="1490311573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490318266" xil_pn:in_ck="-5643803291209124704" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3003756549430072147" xil_pn:start_ts="1490318261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="implementacion.bld"/>
      <outfile xil_pn:name="implementacion.ngd"/>
      <outfile xil_pn:name="implementacion_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490318270" xil_pn:in_ck="6626864022012956737" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1490318266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="implementacion.pcf"/>
      <outfile xil_pn:name="implementacion_map.map"/>
      <outfile xil_pn:name="implementacion_map.mrp"/>
      <outfile xil_pn:name="implementacion_map.ncd"/>
      <outfile xil_pn:name="implementacion_map.ngm"/>
      <outfile xil_pn:name="implementacion_map.xrpt"/>
      <outfile xil_pn:name="implementacion_summary.xml"/>
      <outfile xil_pn:name="implementacion_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490318283" xil_pn:in_ck="-1001553195445461606" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490318270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="implementacion.ncd"/>
      <outfile xil_pn:name="implementacion.pad"/>
      <outfile xil_pn:name="implementacion.par"/>
      <outfile xil_pn:name="implementacion.ptwx"/>
      <outfile xil_pn:name="implementacion.unroutes"/>
      <outfile xil_pn:name="implementacion.xpi"/>
      <outfile xil_pn:name="implementacion_pad.csv"/>
      <outfile xil_pn:name="implementacion_pad.txt"/>
      <outfile xil_pn:name="implementacion_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490318291" xil_pn:in_ck="-6427539946525250120" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1490318283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="implementacion.bgn"/>
      <outfile xil_pn:name="implementacion.bit"/>
      <outfile xil_pn:name="implementacion.drc"/>
      <outfile xil_pn:name="implementacion.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490316854" xil_pn:in_ck="-6427539946525262974" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1490316853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1490318283" xil_pn:in_ck="-8234486910570802883" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490318280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="implementacion.twr"/>
      <outfile xil_pn:name="implementacion.twx"/>
    </transform>
  </transforms>

</generated_project>
