<!-- generated by the src2html.pl tool from code2ebook:
  https://github.com/agentzh/code2ebook
-->

<html>
 <head>
  <title>include/linux/fdreg.h - linux-0.11-ebook</title>
  <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
  <style>
body {
    text-align: left;
    text-align-last: left;
}

code {
    font-family: consolas, monospace;
}

span.Constant {
    color: DarkGreen;
}

span.Special {
    color: #c06000;
}

span.Comment {
    color: DarkRed;
    font-style: italic;
}

span.Identifier {
    color: DarkCyan;
}

span.PreProc {
    color: DarkMagenta;
}

span.Statement, span.Type, span.Keyword, span.Repeat, span.Conditional,
    span.Operator, span.Exception
{
    color: DarkBlue;
}

span.Todo {
    color: DarkRed;
    background-color: Gold;
    font-style: italic;
}

span.Underlined {
    text-decoration: underline;
}

span.linkable {
    font-weight: bold;
}

code ol {
    counter-reset: item;
    list-style-type: none;
    margin-left: 0;
    padding-left: 0;
    list-style-position: inside;
}

code li {
    display: block;
}

code li:before {
    content: counter(item) "  ";
    counter-increment: item;
    color: #999;
    padding-right: 0.5em;
    padding-left: 0.4em;
    list-style-position: inside;
    text-align: right
}

  </style>
 </head>
 <body>
  <h3>include/linux/fdreg.h - linux-0.11-ebook</h3>
   <a href="../index.html"> Table of Contents </a>
 <h4>Macros defined</h4>
 <ul>
<li><a href="#L68">DMA_READ</a></li>
<li><a href="#L69">DMA_WRITE</a></li>
<li><a href="#L17">FD_DATA</a></li>
<li><a href="#L20">FD_DCR</a></li>
<li><a href="#L19">FD_DIR</a></li>
<li><a href="#L18">FD_DOR</a></li>
<li><a href="#L62">FD_READ</a></li>
<li><a href="#L60">FD_RECALIBRATE</a></li>
<li><a href="#L61">FD_SEEK</a></li>
<li><a href="#L64">FD_SENSEI</a></li>
<li><a href="#L65">FD_SPECIFY</a></li>
<li><a href="#L16">FD_STATUS</a></li>
<li><a href="#L63">FD_WRITE</a></li>
<li><a href="#L30">ST0_DS</a></li>
<li><a href="#L33">ST0_ECE</a></li>
<li><a href="#L31">ST0_HA</a></li>
<li><a href="#L35">ST0_INTR</a></li>
<li><a href="#L32">ST0_NR</a></li>
<li><a href="#L34">ST0_SE</a></li>
<li><a href="#L42">ST1_CRC</a></li>
<li><a href="#L43">ST1_EOC</a></li>
<li><a href="#L38">ST1_MAM</a></li>
<li><a href="#L40">ST1_ND</a></li>
<li><a href="#L41">ST1_OR</a></li>
<li><a href="#L39">ST1_WP</a></li>
<li><a href="#L47">ST2_BC</a></li>
<li><a href="#L52">ST2_CM</a></li>
<li><a href="#L51">ST2_CRC</a></li>
<li><a href="#L46">ST2_MAM</a></li>
<li><a href="#L49">ST2_SEH</a></li>
<li><a href="#L48">ST2_SNS</a></li>
<li><a href="#L50">ST2_WC</a></li>
<li><a href="#L55">ST3_HA</a></li>
<li><a href="#L56">ST3_TZ</a></li>
<li><a href="#L57">ST3_WP</a></li>
<li><a href="#L24">STATUS_BUSY</a></li>
<li><a href="#L23">STATUS_BUSYMASK</a></li>
<li><a href="#L26">STATUS_DIR</a></li>
<li><a href="#L25">STATUS_DMA</a></li>
<li><a href="#L27">STATUS_READY</a></li>
<li><a href="#L7">_FDREG_H</a></li>
</ul>
 <h4>Source code</h4>

  <code><ol><li><span class="Comment">/*<br/></li>
<li></span><span class="Comment"> * This <a href="fs.h.html#L116" title="include/linux/fs.h:116">file</a> contains some defines for the <a href="../../kernel/blk_drv/floppy.c.html#L114" title="kernel/blk_drv/floppy.c:114">floppy</a> disk controller.<br/></li>
<li></span><span class="Comment"> * Various sources. Mostly &quot;IBM Microcomputers: A Programmers<br/></li>
<li></span><span class="Comment"> * Handbook&quot;, Sanches and Canton.<br/></li>
<li></span><span class="Comment"> */<br/></li>
<li></span><span class="PreProc">#ifndef <a href="#L7" title="include/linux/fdreg.h:7">_FDREG_H</a><br/></li>
<li><a id="L7">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">_FDREG_H</span><br/></li>
<li></span><br/></li>
<li><span class="Type"><a href="../../lib/string.c.html#L11" title="lib/string.c:11">extern</a></span> <span class="Type">int</span> <a href="../../kernel/sched.c.html#L206" title="kernel/sched.c:206">ticks_to_floppy_on</a>(<span class="Type">unsigned</span> <span class="Type">int</span> nr);<br/></li>
<li><span class="Type"><a href="../../lib/string.c.html#L11" title="lib/string.c:11">extern</a></span> <span class="Type">void</span> <a href="../../kernel/sched.c.html#L232" title="kernel/sched.c:232">floppy_on</a>(<span class="Type">unsigned</span> <span class="Type">int</span> nr);<br/></li>
<li><span class="Type"><a href="../../lib/string.c.html#L11" title="lib/string.c:11">extern</a></span> <span class="Type">void</span> <a href="../../kernel/sched.c.html#L240" title="kernel/sched.c:240">floppy_off</a>(<span class="Type">unsigned</span> <span class="Type">int</span> nr);<br/></li>
<li><span class="Type"><a href="../../lib/string.c.html#L11" title="lib/string.c:11">extern</a></span> <span class="Type">void</span> floppy_select(<span class="Type">unsigned</span> <span class="Type">int</span> nr);<br/></li>
<li><span class="Type"><a href="../../lib/string.c.html#L11" title="lib/string.c:11">extern</a></span> <span class="Type">void</span> <a href="../../kernel/blk_drv/floppy.c.html#L125" title="kernel/blk_drv/floppy.c:125">floppy_deselect</a>(<span class="Type">unsigned</span> <span class="Type">int</span> nr);<br/></li>
<li><br/></li>
<li><span class="Comment">/* Fd controller regs. S&amp;C, about page 340 */<br/></li>
<li><a id="L16">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_STATUS</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x3f4<br/></li>
<li><a id="L17">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_DATA</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x3f5<br/></li>
<li><a id="L18">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_DOR</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x3f2</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Digital Output Register */<br/></li>
<li><a id="L19">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_DIR</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x3f7</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Digital Input Register (read) */<br/></li>
<li><a id="L20">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_DCR</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x3f7</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Diskette Control Register (write)*/<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Bits of <a href="../../init/main.c.html#L104" title="init/main.c:104">main</a> status register */<br/></li>
<li><a id="L23">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">STATUS_BUSYMASK</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x0F</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* drive busy mask */<br/></li>
<li><a id="L24">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">STATUS_BUSY</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x10</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* FDC busy */<br/></li>
<li><a id="L25">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">STATUS_DMA</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x20</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* 0- DMA mode */<br/></li>
<li><a id="L26">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">STATUS_DIR</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x40</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* 0- cpu-&gt;fdc */<br/></li>
<li><a id="L27">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">STATUS_READY</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x80</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Data reg ready */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Bits of FD_ST0 */<br/></li>
<li><a id="L30">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_DS</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x03</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* drive select mask */<br/></li>
<li><a id="L31">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_HA</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x04</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Head (Address) */<br/></li>
<li><a id="L32">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_NR</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x08</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Not Ready */<br/></li>
<li><a id="L33">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_ECE</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x10</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Equipment chech error */<br/></li>
<li><a id="L34">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_SE</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x20</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Seek end */<br/></li>
<li><a id="L35">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST0_INTR</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0xC0</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Interrupt code mask */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Bits of FD_ST1 */<br/></li>
<li><a id="L38">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_MAM</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x01</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Missing Address Mark */<br/></li>
<li><a id="L39">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_WP</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x02</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Write Protect */<br/></li>
<li><a id="L40">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_ND</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x04</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* No Data - unreadable */<br/></li>
<li><a id="L41">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_OR</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x10</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* OverRun */<br/></li>
<li><a id="L42">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_CRC</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x20</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* CRC error in data or addr */<br/></li>
<li><a id="L43">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST1_EOC</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x80</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* End Of Cylinder */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Bits of FD_ST2 */<br/></li>
<li><a id="L46">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_MAM</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x01</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Missing Addess Mark (again) */<br/></li>
<li><a id="L47">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_BC</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x02</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Bad Cylinder */<br/></li>
<li><a id="L48">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_SNS</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x04</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Scan Not Satisfied */<br/></li>
<li><a id="L49">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_SEH</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x08</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Scan Equal Hit */<br/></li>
<li><a id="L50">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_WC</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x10</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Wrong Cylinder */<br/></li>
<li><a id="L51">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_CRC</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x20</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* CRC error in data field */<br/></li>
<li><a id="L52">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST2_CM</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x40</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Control Mark = deleted */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Bits of FD_ST3 */<br/></li>
<li><a id="L55">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST3_HA</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x04</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Head (Address) */<br/></li>
<li><a id="L56">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST3_TZ</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x10</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Track Zero signal (1=<a href="../../kernel/blk_drv/floppy.c.html#L118" title="kernel/blk_drv/floppy.c:118">track</a> 0) */<br/></li>
<li><a id="L57">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">ST3_WP</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x40</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Write Protect */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* Values for FD_COMMAND */<br/></li>
<li><a id="L60">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_RECALIBRATE</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x07</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* move to <a href="../../kernel/blk_drv/floppy.c.html#L118" title="kernel/blk_drv/floppy.c:118">track</a> 0 */<br/></li>
<li><a id="L61">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_SEEK</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x0F</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* <a href="../../kernel/blk_drv/floppy.c.html#L46" title="kernel/blk_drv/floppy.c:46">seek</a> <a href="../../kernel/blk_drv/floppy.c.html#L118" title="kernel/blk_drv/floppy.c:118">track</a> */<br/></li>
<li><a id="L62">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_READ</span>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0xE6</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* read with MT, MFM, SKip deleted */<br/></li>
<li><a id="L63">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_WRITE</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0xC5</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* write with MT, MFM */<br/></li>
<li><a id="L64">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_SENSEI</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x08</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* Sense Interrupt Status */<br/></li>
<li><a id="L65">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">FD_SPECIFY</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x03</span><span class="PreProc">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Comment">/* specify HUT etc */<br/></li>
<li></span><br/></li>
<li><span class="Comment">/* DMA commands */<br/></li>
<li><a id="L68">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">DMA_READ</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x46<br/></li>
<li><a id="L69">&#x200c;</a></span><span class="PreProc">#define <span class="linkable">DMA_WRITE</span>&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="Constant">0x4A<br/></li>
<li></span><br/></li>
<li><span class="PreProc">#endif<br/></li>
</ol></span></code>
 </body>
</html>
