{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649980362748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649980362749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 19:52:42 2022 " "Processing started: Thu Apr 14 19:52:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649980362749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980362749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComboLock -c ComboLock " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComboLock -c ComboLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980362749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649980363116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649980363116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combo.v 3 3 " "Found 3 design units, including 3 entities, in source file combo.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Found entity 1: combo" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649980370112 ""} { "Info" "ISGN_ENTITY_NAME" "2 open_closed " "Found entity 2: open_closed" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649980370112 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_flip_flop " "Found entity 3: t_flip_flop" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649980370112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mode combo.v(17) " "Verilog HDL Implicit Net warning at combo.v(17): created implicit net for \"mode\"" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649980370112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combo " "Elaborating entity \"combo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649980370144 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode combo.v(20) " "Verilog HDL Always Construct warning at combo.v(20): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649980370146 "|combo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW combo.v(21) " "Verilog HDL Always Construct warning at combo.v(21): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649980370146 "|combo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW combo.v(22) " "Verilog HDL Always Construct warning at combo.v(22): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649980370146 "|combo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "combination combo.v(22) " "Verilog HDL Always Construct warning at combo.v(22): variable \"combination\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649980370146 "|combo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "combination combo.v(23) " "Verilog HDL Always Construct warning at combo.v(23): variable \"combination\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combination combo.v(19) " "Verilog HDL Always Construct warning at combo.v(19): inferring latch(es) for variable \"combination\", which holds its previous value in one or more paths through the always construct" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[0\] combo.v(19) " "Inferred latch for \"combination\[0\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[1\] combo.v(19) " "Inferred latch for \"combination\[1\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[2\] combo.v(19) " "Inferred latch for \"combination\[2\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[3\] combo.v(19) " "Inferred latch for \"combination\[3\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[4\] combo.v(19) " "Inferred latch for \"combination\[4\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[5\] combo.v(19) " "Inferred latch for \"combination\[5\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[6\] combo.v(19) " "Inferred latch for \"combination\[6\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[7\] combo.v(19) " "Inferred latch for \"combination\[7\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370147 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[8\] combo.v(19) " "Inferred latch for \"combination\[8\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370148 "|combo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "combination\[9\] combo.v(19) " "Inferred latch for \"combination\[9\]\" at combo.v(19)" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980370148 "|combo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_closed open_closed:oc " "Elaborating entity \"open_closed\" for hierarchy \"open_closed:oc\"" {  } { { "combo.v" "oc" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649980370158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop t_flip_flop:tm " "Elaborating entity \"t_flip_flop\" for hierarchy \"t_flip_flop:tm\"" {  } { { "combo.v" "tm" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649980370167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649980370486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649980370503 "|combo|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649980370503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649980370555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649980370950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649980370950 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "combo.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/ComboLock/combo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649980370989 "|combo|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649980370989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649980370990 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649980370990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649980370990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649980370990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649980371011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 19:52:51 2022 " "Processing ended: Thu Apr 14 19:52:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649980371011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649980371011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649980371011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649980371011 ""}
