{
    "code": "module TopModule (\n    input logic clk,\n    input logic x,\n    input logic [2:0] y,\n    output logic Y0,\n    output logic z\n);\n    logic [2:0] next_state;\n    logic [2:0] current_state;\n\n    always @(posedge clk) begin\n        current_state <= next_state;\n    end\n\n    always @(*) begin\n        case (current_state)\n            3'b000: next_state = (x == 0) ? 3'b000 : 3'b001;\n            3'b001: next_state = (x == 0) ? 3'b001 : 3'b100;\n            3'b010: next_state = (x == 0) ? 3'b010 : 3'b001;\n            3'b011: next_state = (x == 0) ? 3'b001 : 3'b010;\n            3'b100: next_state = (x == 0) ? 3'b011 : 3'b100;\n            default: next_state = 3'b000;\n        endcase\n    end\n\n    assign Y0 = next_state[0];\n    assign z = (current_state == 3'b011) || (current_state == 3'b100);\n\nendmodule",
    "test_results": {
        "num_mismatch": 80,
        "passfail": "R"
    }
}