Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/testModule_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/testModule_beh.prj work.testModule work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier8x8.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier8x8.v" Line 38: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier8x8.v" Line 39: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier16x16.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier16x16.v" Line 38: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier16x16.v" Line 39: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/AdderSubtractor32bit.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/TemperatureCalculator.v" into library work
Analyzing Verilog file "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/testModule.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/TemperatureCalculator.v" Line 51: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier8x8.v" Line 38: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier8x8.v" Line 39: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier16x16.v" Line 38: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/Multiplier16x16.v" Line 39: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/TemperatureCalculator.v" Line 51: Size mismatch in connection of port <B>. Formal port size is 32-bit while actual signal size is 218-bit.
Completed static elaboration
Compiling module Multiplier8x8
Compiling module Multiplier16x16
Compiling module AdderSubtractor32x32
Compiling module TemperatureCalculator
Compiling module testModule
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Logic Circuits/Final Project/Module1/testModule_isim_beh.exe
Fuse Memory Usage: 28120 KB
Fuse CPU Usage: 499 ms
