   ---------------------------------------------------------------------------------------------------------------------------------------------------  
    From                         To                           ArcType                      Sense                      Reason                     View   
   ---------------------------------------------------------------------------------------------------------------------------------------------------  
   LIF_neuron_inst/r_acc_V_reg[3]/RN   LIF_neuron_inst/r_acc_V_reg[3]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[3]/RN   LIF_neuron_inst/r_acc_V_reg[3]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[4]/RN   LIF_neuron_inst/r_acc_V_reg[4]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[4]/RN   LIF_neuron_inst/r_acc_V_reg[4]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[2]/RN   LIF_neuron_inst/r_acc_V_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[2]/RN   LIF_neuron_inst/r_acc_V_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[1]/RN   LIF_neuron_inst/r_acc_V_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[1]/RN   LIF_neuron_inst/r_acc_V_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[0]/RN   LIF_neuron_inst/r_acc_V_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_acc_V_reg[0]/RN   LIF_neuron_inst/r_acc_V_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_spike_reg/RN   LIF_neuron_inst/r_spike_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_spike_reg/RN   LIF_neuron_inst/r_spike_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[0]/RN   LIF_neuron_inst/r_refrac_reg[0]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[0]/RN   LIF_neuron_inst/r_refrac_reg[0]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[1]/RN   LIF_neuron_inst/r_refrac_reg[1]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[1]/RN   LIF_neuron_inst/r_refrac_reg[1]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[2]/RN   LIF_neuron_inst/r_refrac_reg[2]/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_refrac_reg[2]/RN   LIF_neuron_inst/r_refrac_reg[2]/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_leak_en_reg/RN   LIF_neuron_inst/r_leak_en_reg/QN   preset                       negative_unate             timing_enable_preset_clear_arcs = false   ana_1
   LIF_neuron_inst/r_leak_en_reg/RN   LIF_neuron_inst/r_leak_en_reg/Q   clear                        positive_unate             timing_enable_preset_clear_arcs = false   ana_1
   iopads_inst/pv5/I            iopads_inst/pv5/PAD          combinational                positive_unate             constant disabled          ana_1
   iopads_inst/pv5/PAD          o_V[5]                       -                            -                          constant disabled          ana_1
   ----------------------------------------------------------------------------------------------------------------------------------------------
