// Seed: 1416468186
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  always_latch @(1'd0 or posedge id_7) begin
    id_6 = id_6;
  end
  uwire id_8, id_9, id_10;
  wor id_11;
  id_12 :
  assert property (@(posedge id_8) 1)
  else $display(id_7, id_11, id_3 * id_6 - 1);
  reg id_13 = id_13, id_14, id_15;
  wire id_16;
  always #1 id_14 <= 1;
  wire id_17;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output wand id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  wor  id_8 = id_3;
  wire id_9;
  assign id_8 = 1;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10
  );
  tri id_12 = 1'b0;
endmodule
