Analysis & Elaboration report for 333
Sun May 15 19:00:17 2022
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun May 15 19:00:17 2022       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; 333                                         ;
; Top-level Entity Name              ; FinalCPU                                    ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; FinalCPU           ; 333                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun May 15 19:00:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 333 -c 333 --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file tb_finalcpu.v
    Info (12023): Found entity 1: tb_FinalCPU
Info (12021): Found 1 design units, including 1 entities, in source file signext.v
    Info (12023): Found entity 1: signext
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF
Info (12021): Found 1 design units, including 1 entities, in source file mux32b.v
    Info (12023): Found entity 1: mux32b
Info (12021): Found 1 design units, including 1 entities, in source file mux5b.v
    Info (12023): Found entity 1: mux5b
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: M3to1
Info (12021): Found 1 design units, including 1 entities, in source file mux_ctrl.v
    Info (12023): Found entity 1: ctrl_MUX
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file im.v
    Info (12023): Found entity 1: IM
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file hazard_dect_u.v
    Info (12023): Found entity 1: detect
Info (12021): Found 1 design units, including 1 entities, in source file forward.v
    Info (12023): Found entity 1: foward
Info (12021): Found 1 design units, including 1 entities, in source file finalcpu.v
    Info (12023): Found entity 1: FinalCPU
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file alu_ctrl.v
    Info (12023): Found entity 1: ALU_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Warning (10236): Verilog HDL Implicit Net warning at FinalCPU.v(131): created implicit net for "regdst"
Warning (10236): Verilog HDL Implicit Net warning at FinalCPU.v(198): created implicit net for "MemtoReg_MW"
Info (12127): Elaborating entity "FinalCPU" for the top level hierarchy
Info (12128): Elaborating entity "IM" for hierarchy "IM:Instr_Memory"
Warning (10858): Verilog HDL warning at IM.v(21): object InstrMem used but never assigned
Warning (10030): Net "InstrMem" at IM.v(21) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:u_IF_ID"
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(12): variable "IF_ID_Write" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(14): variable "instr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at IF_ID.v(18): variable "IF_ID" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at IF_ID.v(9): inferring latch(es) for variable "IF_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at IF_ID.v(9): inferring latch(es) for variable "instrr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "instrr[0]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[1]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[2]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[3]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[4]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[5]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[6]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[7]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[8]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[9]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[10]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[11]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[12]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[13]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[14]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[15]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[16]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[17]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[18]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[19]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[20]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[21]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[22]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[23]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[24]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[25]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[26]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[27]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[28]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[29]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[30]" at IF_ID.v(18)
Info (10041): Inferred latch for "instrr[31]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[0]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[1]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[2]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[3]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[4]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[5]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[6]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[7]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[8]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[9]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[10]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[11]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[12]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[13]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[14]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[15]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[16]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[17]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[18]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[19]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[20]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[21]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[22]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[23]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[24]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[25]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[26]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[27]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[28]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[29]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[30]" at IF_ID.v(18)
Info (10041): Inferred latch for "IF_ID[31]" at IF_ID.v(18)
Info (12128): Elaborating entity "detect" for hierarchy "detect:u_detect"
Info (12128): Elaborating entity "ctrl_MUX" for hierarchy "ctrl_MUX:u_ctrl_MUX"
Info (12128): Elaborating entity "signext" for hierarchy "signext:u_signext"
Info (12128): Elaborating entity "control" for hierarchy "control:u_control"
Warning (10240): Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable "regdst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable "ALUsrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "MemtoReg" at control.v(23)
Info (10041): Inferred latch for "ALUsrc" at control.v(23)
Info (10041): Inferred latch for "regdst" at control.v(23)
Info (12128): Elaborating entity "mux5b" for hierarchy "mux5b:u1_mux5b"
Info (12128): Elaborating entity "mux32b" for hierarchy "mux32b:u0_mux32b"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:u_ALU"
Info (12128): Elaborating entity "M3to1" for hierarchy "M3to1:A_M3to1"
Warning (10270): Verilog HDL Case Statement warning at MUX3.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUX3.v(11): inferring latch(es) for variable "out3", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out3[0]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[1]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[2]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[3]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[4]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[5]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[6]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[7]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[8]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[9]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[10]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[11]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[12]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[13]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[14]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[15]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[16]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[17]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[18]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[19]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[20]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[21]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[22]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[23]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[24]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[25]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[26]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[27]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[28]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[29]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[30]" at MUX3.v(11)
Info (10041): Inferred latch for "out3[31]" at MUX3.v(11)
Info (12128): Elaborating entity "foward" for hierarchy "foward:u_foward"
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:u_EX_MEM"
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(36): variable "write_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(37): variable "MemtoReg_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(39): variable "MemRead_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(40): variable "MemWrite_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(42): variable "Rt_data_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(43): variable "Addr_IE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(44): variable "ALUResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(49): variable "WB_write" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(50): variable "WB_MemtoReg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(52): variable "M_MemRead" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(53): variable "M_MemWrite" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(55): variable "D_Rt_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(56): variable "D_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at EX_MEM.v(57): variable "D_ALUResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "WB_write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "WB_MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "M_MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "M_MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "D_Rt_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "D_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "D_ALUResult", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "write_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "MemtoReg_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "MemRead_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "MemWrite_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "Rt_data_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "Addr_EM", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable "ALUResult_EM", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUResult_EM[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[5]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[6]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[7]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[8]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[9]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[10]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[11]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[12]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[13]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[14]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[15]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[16]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[17]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[18]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[19]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[20]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[21]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[22]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[23]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[24]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[25]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[26]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[27]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[28]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[29]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[30]" at EX_MEM.v(49)
Info (10041): Inferred latch for "ALUResult_EM[31]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Addr_EM[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Addr_EM[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Addr_EM[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Addr_EM[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Addr_EM[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[5]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[6]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[7]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[8]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[9]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[10]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[11]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[12]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[13]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[14]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[15]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[16]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[17]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[18]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[19]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[20]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[21]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[22]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[23]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[24]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[25]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[26]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[27]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[28]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[29]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[30]" at EX_MEM.v(49)
Info (10041): Inferred latch for "Rt_data_EM[31]" at EX_MEM.v(49)
Info (10041): Inferred latch for "MemWrite_EM" at EX_MEM.v(49)
Info (10041): Inferred latch for "MemRead_EM" at EX_MEM.v(49)
Info (10041): Inferred latch for "MemtoReg_EM" at EX_MEM.v(49)
Info (10041): Inferred latch for "write_EM" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[5]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[6]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[7]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[8]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[9]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[10]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[11]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[12]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[13]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[14]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[15]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[16]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[17]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[18]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[19]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[20]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[21]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[22]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[23]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[24]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[25]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[26]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[27]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[28]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[29]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[30]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_ALUResult[31]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_addr[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_addr[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_addr[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_addr[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_addr[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[0]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[1]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[2]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[3]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[4]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[5]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[6]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[7]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[8]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[9]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[10]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[11]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[12]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[13]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[14]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[15]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[16]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[17]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[18]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[19]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[20]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[21]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[22]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[23]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[24]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[25]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[26]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[27]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[28]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[29]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[30]" at EX_MEM.v(49)
Info (10041): Inferred latch for "D_Rt_data[31]" at EX_MEM.v(49)
Info (10041): Inferred latch for "M_MemWrite" at EX_MEM.v(49)
Info (10041): Inferred latch for "M_MemRead" at EX_MEM.v(49)
Info (10041): Inferred latch for "WB_MemtoReg" at EX_MEM.v(49)
Info (10041): Inferred latch for "WB_write" at EX_MEM.v(49)
Info (12128): Elaborating entity "RF" for hierarchy "RF:Register_File"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:u_ID_EX"
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(61): variable "write" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(62): variable "MemtoReg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(64): variable "MemRead" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(65): variable "MemWrite" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(67): variable "regdst_s" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(68): variable "ALUsrc_s" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(69): variable "ALUop_s" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(71): variable "Rs_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(72): variable "Rt_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(73): variable "Rd_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(74): variable "Rt_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(75): variable "Rs_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(76): variable "extended" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(81): variable "WB_write" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(82): variable "WB_MemtoReg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(84): variable "M_MemRead" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(85): variable "M_MemWrite" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(87): variable "EX_Regdst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(88): variable "EX_ALUsrc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(89): variable "EX_ALUop" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(91): variable "D_Rs_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(92): variable "D_Rt_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(93): variable "D_Rd_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(94): variable "D_Rt_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(95): variable "D_Rs_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ID_EX.v(96): variable "D_imm" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "WB_write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "WB_MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "M_MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "M_MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "EX_Regdst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "EX_ALUsrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "EX_ALUop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_Rs_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_Rt_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_Rd_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_Rt_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_Rs_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "D_imm", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "write_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "MemtoReg_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "MemRead_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "MemWrite_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "regdst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "ALUsrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "Rs_data_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "Rt_data_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "Rd_addr_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "Rt_addr_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "Rs_addr_IE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable "imm_v", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "imm_v[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "imm_v[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_addr_IE[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_addr_IE[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_addr_IE[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_addr_IE[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_addr_IE[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_addr_IE[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_addr_IE[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_addr_IE[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_addr_IE[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_addr_IE[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rd_addr_IE[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rd_addr_IE[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rd_addr_IE[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rd_addr_IE[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rd_addr_IE[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rt_data_IE[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "Rs_data_IE[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "ALUop[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "ALUop[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "ALUsrc" at ID_EX.v(81)
Info (10041): Inferred latch for "regdst" at ID_EX.v(81)
Info (10041): Inferred latch for "MemWrite_IE" at ID_EX.v(81)
Info (10041): Inferred latch for "MemRead_IE" at ID_EX.v(81)
Info (10041): Inferred latch for "MemtoReg_IE" at ID_EX.v(81)
Info (10041): Inferred latch for "write_IE" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_imm[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_addr[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_addr[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_addr[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_addr[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_addr[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_addr[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_addr[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_addr[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_addr[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_addr[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rd_addr[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rd_addr[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rd_addr[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rd_addr[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rd_addr[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rt_data[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[2]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[3]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[4]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[5]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[6]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[7]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[8]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[9]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[10]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[11]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[12]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[13]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[14]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[15]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[16]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[17]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[18]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[19]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[20]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[21]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[22]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[23]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[24]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[25]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[26]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[27]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[28]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[29]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[30]" at ID_EX.v(81)
Info (10041): Inferred latch for "D_Rs_data[31]" at ID_EX.v(81)
Info (10041): Inferred latch for "EX_ALUop[0]" at ID_EX.v(81)
Info (10041): Inferred latch for "EX_ALUop[1]" at ID_EX.v(81)
Info (10041): Inferred latch for "EX_ALUsrc" at ID_EX.v(81)
Info (10041): Inferred latch for "EX_Regdst" at ID_EX.v(81)
Info (10041): Inferred latch for "M_MemWrite" at ID_EX.v(81)
Info (10041): Inferred latch for "M_MemRead" at ID_EX.v(81)
Info (10041): Inferred latch for "WB_MemtoReg" at ID_EX.v(81)
Info (10041): Inferred latch for "WB_write" at ID_EX.v(81)
Info (12128): Elaborating entity "ALU_ctrl" for hierarchy "ALU_ctrl:u_ALU_ctrl"
Info (12128): Elaborating entity "adder" for hierarchy "adder:u_adder"
Info (12128): Elaborating entity "DM" for hierarchy "DM:Data_Memory"
Warning (10036): Verilog HDL or VHDL warning at DM.v(22): object "m_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DM.v(23): object "m_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DM.v(24): object "m_3" assigned a value but never read
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:u_MEM_WB"
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(28): variable "write_EM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(29): variable "MemtoReg_EM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(31): variable "Mrdata" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(32): variable "Addr_EM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(33): variable "ALUResult_EM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(38): variable "WB_write" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(39): variable "WB_MemtoReg" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(41): variable "D_Mrdata" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(42): variable "D_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MEM_WB.v(43): variable "D_ALUResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "WB_write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "WB_MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "D_Mrdata", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "D_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "D_ALUResult", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "write_MW", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "MemtoReg_MW", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "Mrdata_MW", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "Rd_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable "ALUResult_MW", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUResult_MW[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[5]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[6]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[7]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[8]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[9]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[10]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[11]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[12]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[13]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[14]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[15]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[16]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[17]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[18]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[19]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[20]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[21]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[22]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[23]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[24]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[25]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[26]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[27]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[28]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[29]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[30]" at MEM_WB.v(38)
Info (10041): Inferred latch for "ALUResult_MW[31]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Rd_addr[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Rd_addr[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Rd_addr[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Rd_addr[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Rd_addr[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[5]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[6]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[7]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[8]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[9]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[10]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[11]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[12]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[13]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[14]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[15]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[16]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[17]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[18]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[19]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[20]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[21]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[22]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[23]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[24]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[25]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[26]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[27]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[28]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[29]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[30]" at MEM_WB.v(38)
Info (10041): Inferred latch for "Mrdata_MW[31]" at MEM_WB.v(38)
Info (10041): Inferred latch for "MemtoReg_MW" at MEM_WB.v(38)
Info (10041): Inferred latch for "write_MW" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[5]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[6]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[7]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[8]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[9]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[10]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[11]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[12]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[13]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[14]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[15]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[16]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[17]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[18]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[19]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[20]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[21]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[22]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[23]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[24]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[25]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[26]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[27]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[28]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[29]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[30]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_ALUResult[31]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_addr[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_addr[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_addr[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_addr[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_addr[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[0]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[1]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[2]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[3]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[4]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[5]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[6]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[7]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[8]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[9]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[10]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[11]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[12]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[13]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[14]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[15]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[16]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[17]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[18]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[19]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[20]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[21]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[22]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[23]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[24]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[25]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[26]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[27]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[28]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[29]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[30]" at MEM_WB.v(38)
Info (10041): Inferred latch for "D_Mrdata[31]" at MEM_WB.v(38)
Info (10041): Inferred latch for "WB_MemtoReg" at MEM_WB.v(38)
Info (10041): Inferred latch for "WB_write" at MEM_WB.v(38)
Info (144001): Generated suppressed messages file F:/Templates1/Templates/Part_3/output_files/333.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 4591 megabytes
    Info: Processing ended: Sun May 15 19:00:17 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in F:/Templates1/Templates/Part_3/output_files/333.map.smsg.


