#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n4116.in[2] (.names)                                           0.100     0.983
n_n4116.out[0] (.names)                                          0.235     1.218
n_n3595.in[1] (.names)                                           0.487     1.704
n_n3595.out[0] (.names)                                          0.235     1.939
n_n4039.in[3] (.names)                                           0.100     2.039
n_n4039.out[0] (.names)                                          0.235     2.274
n_n4038.in[2] (.names)                                           0.458     2.732
n_n4038.out[0] (.names)                                          0.235     2.967
[899].in[1] (.names)                                             0.481     3.449
[899].out[0] (.names)                                            0.235     3.684
n_n3785.in[2] (.names)                                           0.341     4.025
n_n3785.out[0] (.names)                                          0.235     4.260
[2060].in[1] (.names)                                            0.441     4.701
[2060].out[0] (.names)                                           0.235     4.936
[6290].in[1] (.names)                                            0.100     5.036
[6290].out[0] (.names)                                           0.235     5.271
[1492].in[3] (.names)                                            0.341     5.612
[1492].out[0] (.names)                                           0.235     5.847
n_n3199.in[1] (.names)                                           0.341     6.188
n_n3199.out[0] (.names)                                          0.235     6.423
n_n3709.D[0] (.latch)                                            0.000     6.423
data arrival time                                                          6.423

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.447


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n4116.in[2] (.names)                                           0.100     0.983
n_n4116.out[0] (.names)                                          0.235     1.218
n_n3595.in[1] (.names)                                           0.487     1.704
n_n3595.out[0] (.names)                                          0.235     1.939
n_n4039.in[3] (.names)                                           0.100     2.039
n_n4039.out[0] (.names)                                          0.235     2.274
n_n4038.in[2] (.names)                                           0.458     2.732
n_n4038.out[0] (.names)                                          0.235     2.967
[899].in[1] (.names)                                             0.481     3.449
[899].out[0] (.names)                                            0.235     3.684
n_n3785.in[2] (.names)                                           0.341     4.025
n_n3785.out[0] (.names)                                          0.235     4.260
[2060].in[1] (.names)                                            0.441     4.701
[2060].out[0] (.names)                                           0.235     4.936
[6290].in[1] (.names)                                            0.100     5.036
[6290].out[0] (.names)                                           0.235     5.271
[6386].in[3] (.names)                                            0.313     5.584
[6386].out[0] (.names)                                           0.235     5.819
n_n132.in[2] (.names)                                            0.340     6.159
n_n132.out[0] (.names)                                           0.235     6.394
n_n4093.D[0] (.latch)                                            0.000     6.394
data arrival time                                                          6.394

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.417


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[947].in[0] (.names)                                             0.459     5.447
[947].out[0] (.names)                                            0.235     5.682
[1280].in[1] (.names)                                            0.100     5.782
[1280].out[0] (.names)                                           0.235     6.017
n_n3184.in[1] (.names)                                           0.100     6.117
n_n3184.out[0] (.names)                                          0.235     6.352
n_n3766.D[0] (.latch)                                            0.000     6.352
data arrival time                                                          6.352

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.375


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[947].in[0] (.names)                                             0.459     5.447
[947].out[0] (.names)                                            0.235     5.682
[1042].in[0] (.names)                                            0.100     5.782
[1042].out[0] (.names)                                           0.235     6.017
n_n3009.in[1] (.names)                                           0.100     6.117
n_n3009.out[0] (.names)                                          0.235     6.352
n_n4275.D[0] (.latch)                                            0.000     6.352
data arrival time                                                          6.352

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.375


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[982].in[0] (.names)                                             0.459     5.447
[982].out[0] (.names)                                            0.235     5.682
[1538].in[1] (.names)                                            0.100     5.782
[1538].out[0] (.names)                                           0.235     6.017
n_n3466.in[3] (.names)                                           0.100     6.117
n_n3466.out[0] (.names)                                          0.235     6.352
n_n3483.D[0] (.latch)                                            0.000     6.352
data arrival time                                                          6.352

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.375


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n4116.in[2] (.names)                                           0.100     0.983
n_n4116.out[0] (.names)                                          0.235     1.218
n_n3595.in[1] (.names)                                           0.487     1.704
n_n3595.out[0] (.names)                                          0.235     1.939
n_n4039.in[3] (.names)                                           0.100     2.039
n_n4039.out[0] (.names)                                          0.235     2.274
n_n4038.in[2] (.names)                                           0.458     2.732
n_n4038.out[0] (.names)                                          0.235     2.967
[899].in[1] (.names)                                             0.481     3.449
[899].out[0] (.names)                                            0.235     3.684
n_n3785.in[2] (.names)                                           0.341     4.025
n_n3785.out[0] (.names)                                          0.235     4.260
[2060].in[1] (.names)                                            0.441     4.701
[2060].out[0] (.names)                                           0.235     4.936
[6290].in[1] (.names)                                            0.100     5.036
[6290].out[0] (.names)                                           0.235     5.271
[1063].in[3] (.names)                                            0.100     5.371
[1063].out[0] (.names)                                           0.235     5.606
[6376].in[2] (.names)                                            0.100     5.706
[6376].out[0] (.names)                                           0.235     5.941
n_n128.in[1] (.names)                                            0.100     6.041
n_n128.out[0] (.names)                                           0.235     6.276
n_n3831.D[0] (.latch)                                            0.000     6.276
data arrival time                                                          6.276

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.299


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[947].in[0] (.names)                                             0.459     5.447
[947].out[0] (.names)                                            0.235     5.682
n_n3217.in[3] (.names)                                           0.315     5.996
n_n3217.out[0] (.names)                                          0.235     6.231
n_n3724.D[0] (.latch)                                            0.000     6.231
data arrival time                                                          6.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.255


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[947].in[0] (.names)                                             0.459     5.447
[947].out[0] (.names)                                            0.235     5.682
n_n3026.in[1] (.names)                                           0.315     5.996
n_n3026.out[0] (.names)                                          0.235     6.231
n_n4227.D[0] (.latch)                                            0.000     6.231
data arrival time                                                          6.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.255


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n4116.in[2] (.names)                                           0.100     0.983
n_n4116.out[0] (.names)                                          0.235     1.218
n_n3595.in[1] (.names)                                           0.487     1.704
n_n3595.out[0] (.names)                                          0.235     1.939
n_n4039.in[3] (.names)                                           0.100     2.039
n_n4039.out[0] (.names)                                          0.235     2.274
n_n4038.in[2] (.names)                                           0.458     2.732
n_n4038.out[0] (.names)                                          0.235     2.967
[899].in[1] (.names)                                             0.481     3.449
[899].out[0] (.names)                                            0.235     3.684
n_n3785.in[2] (.names)                                           0.341     4.025
n_n3785.out[0] (.names)                                          0.235     4.260
[2060].in[1] (.names)                                            0.441     4.701
[2060].out[0] (.names)                                           0.235     4.936
[6290].in[1] (.names)                                            0.100     5.036
[6290].out[0] (.names)                                           0.235     5.271
[1971].in[3] (.names)                                            0.341     5.612
[1971].out[0] (.names)                                           0.235     5.847
n_n124.in[2] (.names)                                            0.100     5.947
n_n124.out[0] (.names)                                           0.235     6.182
n_n3707.D[0] (.latch)                                            0.000     6.182
data arrival time                                                          6.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.206


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[1771].in[3] (.names)                                            0.487     5.476
[1771].out[0] (.names)                                           0.235     5.711
n_n3235.in[0] (.names)                                           0.100     5.811
n_n3235.out[0] (.names)                                          0.235     6.046
n_n3995.D[0] (.latch)                                            0.000     6.046
data arrival time                                                          6.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.070


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[2240].in[3] (.names)                                            0.487     5.476
[2240].out[0] (.names)                                           0.235     5.711
n_n3725.in[0] (.names)                                           0.100     5.811
n_n3725.out[0] (.names)                                          0.235     6.046
n_n3726.D[0] (.latch)                                            0.000     6.046
data arrival time                                                          6.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.070


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[2262].in[2] (.names)                                            0.487     5.476
[2262].out[0] (.names)                                           0.235     5.711
n_n3444.in[1] (.names)                                           0.100     5.811
n_n3444.out[0] (.names)                                          0.235     6.046
n_n3574.D[0] (.latch)                                            0.000     6.046
data arrival time                                                          6.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.070


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[1069].in[2] (.names)                                            0.483     5.473
[1069].out[0] (.names)                                           0.235     5.708
n_n3592.in[1] (.names)                                           0.100     5.808
n_n3592.out[0] (.names)                                          0.235     6.043
n_n3959.D[0] (.latch)                                            0.000     6.043
data arrival time                                                          6.043

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.043
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.066


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[1752].in[2] (.names)                                            0.459     5.447
[1752].out[0] (.names)                                           0.235     5.682
n_n3987.in[0] (.names)                                           0.100     5.782
n_n3987.out[0] (.names)                                          0.235     6.017
n_n3988.D[0] (.latch)                                            0.000     6.017
data arrival time                                                          6.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[982].in[0] (.names)                                             0.459     5.447
[982].out[0] (.names)                                            0.235     5.682
n_n3907.in[2] (.names)                                           0.100     5.782
n_n3907.out[0] (.names)                                          0.235     6.017
n_n4334.D[0] (.latch)                                            0.000     6.017
data arrival time                                                          6.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[946].in[1] (.names)                                             0.459     5.447
[946].out[0] (.names)                                            0.235     5.682
n_n3813.in[2] (.names)                                           0.100     5.782
n_n3813.out[0] (.names)                                          0.235     6.017
n_n3814.D[0] (.latch)                                            0.000     6.017
data arrival time                                                          6.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[982].in[0] (.names)                                             0.459     5.447
[982].out[0] (.names)                                            0.235     5.682
n_n4011.in[1] (.names)                                           0.100     5.782
n_n4011.out[0] (.names)                                          0.235     6.017
n_n4012.D[0] (.latch)                                            0.000     6.017
data arrival time                                                          6.017

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.040


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[1391].in[3] (.names)                                            0.432     5.421
[1391].out[0] (.names)                                           0.235     5.656
n_n3817.in[0] (.names)                                           0.100     5.756
n_n3817.out[0] (.names)                                          0.235     5.991
n_n3818.D[0] (.latch)                                            0.000     5.991
data arrival time                                                          5.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.015


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[6255].in[0] (.names)                                            0.100     4.754
[6255].out[0] (.names)                                           0.235     4.989
[1165].in[3] (.names)                                            0.432     5.421
[1165].out[0] (.names)                                           0.235     5.656
n_n3292.in[0] (.names)                                           0.100     5.756
n_n3292.out[0] (.names)                                          0.235     5.991
n_n4080.D[0] (.latch)                                            0.000     5.991
data arrival time                                                          5.991

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.015


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
n_n3832.in[1] (.names)                                           0.342     4.752
n_n3832.out[0] (.names)                                          0.235     4.987
[1925].in[2] (.names)                                            0.311     5.298
[1925].out[0] (.names)                                           0.235     5.533
n_n3913.in[0] (.names)                                           0.100     5.633
n_n3913.out[0] (.names)                                          0.235     5.868
n_n4040.D[0] (.latch)                                            0.000     5.868
data arrival time                                                          5.868

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.868
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.891


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n4116.in[2] (.names)                                           0.100     0.983
n_n4116.out[0] (.names)                                          0.235     1.218
n_n3595.in[1] (.names)                                           0.487     1.704
n_n3595.out[0] (.names)                                          0.235     1.939
n_n4039.in[3] (.names)                                           0.100     2.039
n_n4039.out[0] (.names)                                          0.235     2.274
n_n4038.in[2] (.names)                                           0.458     2.732
n_n4038.out[0] (.names)                                          0.235     2.967
[899].in[1] (.names)                                             0.481     3.449
[899].out[0] (.names)                                            0.235     3.684
n_n3785.in[2] (.names)                                           0.341     4.025
n_n3785.out[0] (.names)                                          0.235     4.260
[2060].in[1] (.names)                                            0.441     4.701
[2060].out[0] (.names)                                           0.235     4.936
[6290].in[1] (.names)                                            0.100     5.036
[6290].out[0] (.names)                                           0.235     5.271
n_n3377.in[3] (.names)                                           0.343     5.614
n_n3377.out[0] (.names)                                          0.235     5.849
n_n3198.D[0] (.latch)                                            0.000     5.849
data arrival time                                                          5.849

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.849
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.873


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[1015].in[3] (.names)                                            0.580     4.419
[1015].out[0] (.names)                                           0.235     4.654
[1208].in[0] (.names)                                            0.314     4.968
[1208].out[0] (.names)                                           0.235     5.203
n_n3140.in[3] (.names)                                           0.100     5.303
n_n3140.out[0] (.names)                                          0.235     5.538
n_n4026.D[0] (.latch)                                            0.000     5.538
data arrival time                                                          5.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.562


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
[2264].in[3] (.names)                                            0.336     4.175
[2264].out[0] (.names)                                           0.235     4.410
[936].in[1] (.names)                                             0.461     4.871
[936].out[0] (.names)                                            0.235     5.106
n_n3070.in[3] (.names)                                           0.100     5.206
n_n3070.out[0] (.names)                                          0.235     5.441
n_n3851.D[0] (.latch)                                            0.000     5.441
data arrival time                                                          5.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.465


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
[1022].in[2] (.names)                                            0.100     4.632
[1022].out[0] (.names)                                           0.235     4.867
n_n129.in[3] (.names)                                            0.331     5.198
n_n129.out[0] (.names)                                           0.235     5.433
n_n3833.D[0] (.latch)                                            0.000     5.433
data arrival time                                                          5.433

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.457


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3563.in[2] (.names)                                           0.100     3.604
n_n3563.out[0] (.names)                                          0.235     3.839
n_n3788.in[2] (.names)                                           0.100     3.939
n_n3788.out[0] (.names)                                          0.235     4.174
nak3_17.in[1] (.names)                                           0.336     4.510
nak3_17.out[0] (.names)                                          0.235     4.745
n_n127.in[2] (.names)                                            0.338     5.083
n_n127.out[0] (.names)                                           0.235     5.318
nsr3_17.D[0] (.latch)                                            0.000     5.318
data arrival time                                                          5.318

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.341


#Path 26
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[1260].in[2] (.names)                                            0.487     4.679
[1260].out[0] (.names)                                           0.235     4.914
n_n4094.in[1] (.names)                                           0.100     5.014
n_n4094.out[0] (.names)                                          0.235     5.249
n_n4095.D[0] (.latch)                                            0.000     5.249
data arrival time                                                          5.249

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.273


#Path 27
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[1613].in[2] (.names)                                            0.480     4.672
[1613].out[0] (.names)                                           0.235     4.907
n_n4121.in[1] (.names)                                           0.100     5.007
n_n4121.out[0] (.names)                                          0.235     5.242
n_n4122.D[0] (.latch)                                            0.000     5.242
data arrival time                                                          5.242

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.266


#Path 28
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[1648].in[2] (.names)                                            0.480     4.672
[1648].out[0] (.names)                                           0.235     4.907
n_n3972.in[1] (.names)                                           0.100     5.007
n_n3972.out[0] (.names)                                          0.235     5.242
n_n4145.D[0] (.latch)                                            0.000     5.242
data arrival time                                                          5.242

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.242
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.266


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3206.in[1] (.names)                                           0.437     4.969
n_n3206.out[0] (.names)                                          0.235     5.204
n_n3207.D[0] (.latch)                                            0.000     5.204
data arrival time                                                          5.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.228


#Path 30
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3512.in[1] (.names)                                           0.437     4.969
n_n3512.out[0] (.names)                                          0.235     5.204
n_n3514.D[0] (.latch)                                            0.000     5.204
data arrival time                                                          5.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.228


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3582.in[1] (.names)                                           0.437     4.969
n_n3582.out[0] (.names)                                          0.235     5.204
n_n3583.D[0] (.latch)                                            0.000     5.204
data arrival time                                                          5.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.228


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
[1041].in[2] (.names)                                            0.100     4.632
[1041].out[0] (.names)                                           0.235     4.867
n_n3866.in[2] (.names)                                           0.100     4.967
n_n3866.out[0] (.names)                                          0.235     5.202
n_n4067.D[0] (.latch)                                            0.000     5.202
data arrival time                                                          5.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.226


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3964.in[1] (.names)                                           0.431     4.963
n_n3964.out[0] (.names)                                          0.235     5.198
n_n3966.D[0] (.latch)                                            0.000     5.198
data arrival time                                                          5.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3375.in[1] (.names)                                           0.431     4.963
n_n3375.out[0] (.names)                                          0.235     5.198
n_n3376.D[0] (.latch)                                            0.000     5.198
data arrival time                                                          5.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n4276.in[1] (.names)                                           0.431     4.963
n_n4276.out[0] (.names)                                          0.235     5.198
n_n4279.D[0] (.latch)                                            0.000     5.198
data arrival time                                                          5.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3852.in[2] (.names)                                           0.100     3.604
n_n3852.out[0] (.names)                                          0.235     3.839
n_n3830.in[2] (.names)                                           0.458     4.297
n_n3830.out[0] (.names)                                          0.235     4.532
n_n3821.in[1] (.names)                                           0.431     4.963
n_n3821.out[0] (.names)                                          0.235     5.198
n_n3823.D[0] (.latch)                                            0.000     5.198
data arrival time                                                          5.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 37
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[914].in[2] (.names)                                             0.100     4.292
[914].out[0] (.names)                                            0.235     4.527
[1885].in[3] (.names)                                            0.100     4.627
[1885].out[0] (.names)                                           0.235     4.862
n_n3241.in[1] (.names)                                           0.100     4.962
n_n3241.out[0] (.names)                                          0.235     5.197
n_n3242.D[0] (.latch)                                            0.000     5.197
data arrival time                                                          5.197

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.197
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 38
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[914].in[2] (.names)                                             0.100     4.292
[914].out[0] (.names)                                            0.235     4.527
[1708].in[3] (.names)                                            0.100     4.627
[1708].out[0] (.names)                                           0.235     4.862
n_n3271.in[1] (.names)                                           0.100     4.962
n_n3271.out[0] (.names)                                          0.235     5.197
n_n4233.D[0] (.latch)                                            0.000     5.197
data arrival time                                                          5.197

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.197
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 39
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
[1898].in[0] (.names)                                            0.339     3.957
[1898].out[0] (.names)                                           0.235     4.192
[914].in[2] (.names)                                             0.100     4.292
[914].out[0] (.names)                                            0.235     4.527
[1213].in[3] (.names)                                            0.100     4.627
[1213].out[0] (.names)                                           0.235     4.862
n_n3526.in[1] (.names)                                           0.100     4.962
n_n3526.out[0] (.names)                                          0.235     5.197
n_n3841.D[0] (.latch)                                            0.000     5.197
data arrival time                                                          5.197

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.197
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.221


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
[1079].in[3] (.names)                                            0.100     0.983
[1079].out[0] (.names)                                           0.235     1.218
n_n4256.in[1] (.names)                                           0.331     1.549
n_n4256.out[0] (.names)                                          0.235     1.784
n_n4254.in[1] (.names)                                           0.480     2.264
n_n4254.out[0] (.names)                                          0.235     2.499
[901].in[3] (.names)                                             0.100     2.599
[901].out[0] (.names)                                            0.235     2.834
n_n3240.in[2] (.names)                                           0.100     2.934
n_n3240.out[0] (.names)                                          0.235     3.169
[905].in[2] (.names)                                             0.100     3.269
[905].out[0] (.names)                                            0.235     3.504
n_n3563.in[2] (.names)                                           0.100     3.604
n_n3563.out[0] (.names)                                          0.235     3.839
[6252].in[3] (.names)                                            0.341     4.180
[6252].out[0] (.names)                                           0.235     4.415
n_n4140.in[3] (.names)                                           0.490     4.905
n_n4140.out[0] (.names)                                          0.235     5.140
n_n4142.D[0] (.latch)                                            0.000     5.140
data arrival time                                                          5.140

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.140
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.164


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n4158.in[0] (.names)                                           0.339     3.957
n_n4158.out[0] (.names)                                          0.235     4.192
n_n3459.in[1] (.names)                                           0.631     4.823
n_n3459.out[0] (.names)                                          0.235     5.058
n_n3898.D[0] (.latch)                                            0.000     5.058
data arrival time                                                          5.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.082


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
[1552].in[2] (.names)                                            0.481     3.764
[1552].out[0] (.names)                                           0.235     3.999
n_n4228.in[1] (.names)                                           0.436     4.435
n_n4228.out[0] (.names)                                          0.235     4.670
n_n4229.D[0] (.latch)                                            0.000     4.670
data arrival time                                                          4.670

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.694


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n4158.in[0] (.names)                                           0.339     3.957
n_n4158.out[0] (.names)                                          0.235     4.192
n_n4156.in[1] (.names)                                           0.100     4.292
n_n4156.out[0] (.names)                                          0.235     4.527
n_n4157.D[0] (.latch)                                            0.000     4.527
data arrival time                                                          4.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.551


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n4158.in[0] (.names)                                           0.339     3.957
n_n4158.out[0] (.names)                                          0.235     4.192
n_n3302.in[1] (.names)                                           0.100     4.292
n_n3302.out[0] (.names)                                          0.235     4.527
n_n4288.D[0] (.latch)                                            0.000     4.527
data arrival time                                                          4.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.551


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n3147.in[1] (.names)                                           0.602     4.220
n_n3147.out[0] (.names)                                          0.235     4.455
n_n3458.D[0] (.latch)                                            0.000     4.455
data arrival time                                                          4.455

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.478


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
[1509].in[2] (.names)                                            0.481     3.764
[1509].out[0] (.names)                                           0.235     3.999
n_n3308.in[1] (.names)                                           0.100     4.099
n_n3308.out[0] (.names)                                          0.235     4.334
n_n4351.D[0] (.latch)                                            0.000     4.334
data arrival time                                                          4.334

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.358


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
[1487].in[2] (.names)                                            0.481     3.764
[1487].out[0] (.names)                                           0.235     3.999
n_n3058.in[1] (.names)                                           0.100     4.099
n_n3058.out[0] (.names)                                          0.235     4.334
n_n3085.D[0] (.latch)                                            0.000     4.334
data arrival time                                                          4.334

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.334
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.358


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n3226.in[1] (.names)                                           0.460     4.078
n_n3226.out[0] (.names)                                          0.235     4.313
n_n3916.D[0] (.latch)                                            0.000     4.313
data arrival time                                                          4.313

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.336


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6281].in[1] (.names)                                            0.631     1.877
[6281].out[0] (.names)                                           0.235     2.112
[1088].in[2] (.names)                                            0.602     2.713
[1088].out[0] (.names)                                           0.235     2.948
[2049].in[2] (.names)                                            0.100     3.048
[2049].out[0] (.names)                                           0.235     3.283
n_n4345.in[2] (.names)                                           0.100     3.383
n_n4345.out[0] (.names)                                          0.235     3.618
n_n4073.in[1] (.names)                                           0.100     3.718
n_n4073.out[0] (.names)                                          0.235     3.953
n_n4074.D[0] (.latch)                                            0.000     3.953
data arrival time                                                          3.953

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.977


#Path 50
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.489     1.734
[6275].out[0] (.names)                                           0.235     1.969
n_n3362.in[3] (.names)                                           0.336     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.466     3.006
n_n4015.out[0] (.names)                                          0.235     3.241
n_n3518.in[0] (.names)                                           0.340     3.581
n_n3518.out[0] (.names)                                          0.235     3.816
n_n4316.D[0] (.latch)                                            0.000     3.816
data arrival time                                                          3.816

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.816
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.840


#Path 51
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n3923.in[2] (.names)                                           0.100     0.983
n_n3923.out[0] (.names)                                          0.235     1.218
n_n4267.in[2] (.names)                                           0.100     1.318
n_n4267.out[0] (.names)                                          0.235     1.553
n_n4034.in[3] (.names)                                           0.100     1.653
n_n4034.out[0] (.names)                                          0.235     1.888
n_n4259.in[2] (.names)                                           0.477     2.364
n_n4259.out[0] (.names)                                          0.235     2.599
[1078].in[2] (.names)                                            0.100     2.699
[1078].out[0] (.names)                                           0.235     2.934
n_n3110.in[2] (.names)                                           0.483     3.418
n_n3110.out[0] (.names)                                          0.235     3.653
n_n3111.D[0] (.latch)                                            0.000     3.653
data arrival time                                                          3.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.676


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.489     1.734
[6275].out[0] (.names)                                           0.235     1.969
n_n3362.in[3] (.names)                                           0.336     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.466     3.006
n_n4015.out[0] (.names)                                          0.235     3.241
n_n3148.in[0] (.names)                                           0.100     3.341
n_n3148.out[0] (.names)                                          0.235     3.576
n_n3495.D[0] (.latch)                                            0.000     3.576
data arrival time                                                          3.576

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.576
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.599


#Path 53
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6275].in[1] (.names)                                            0.489     1.734
[6275].out[0] (.names)                                           0.235     1.969
n_n3362.in[3] (.names)                                           0.336     2.305
n_n3362.out[0] (.names)                                          0.235     2.540
n_n4015.in[1] (.names)                                           0.466     3.006
n_n4015.out[0] (.names)                                          0.235     3.241
n_n3017.in[1] (.names)                                           0.100     3.341
n_n3017.out[0] (.names)                                          0.235     3.576
n_n3657.D[0] (.latch)                                            0.000     3.576
data arrival time                                                          3.576

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.576
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.599


#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.363     0.530
n_n3900.out[0] (.names)                                          0.235     0.765
n_n3899.in[2] (.names)                                           0.100     0.865
n_n3899.out[0] (.names)                                          0.235     1.100
n_n3870.in[2] (.names)                                           0.100     1.200
n_n3870.out[0] (.names)                                          0.235     1.435
n_n3869.in[2] (.names)                                           0.481     1.916
n_n3869.out[0] (.names)                                          0.235     2.151
n_n3205.in[2] (.names)                                           0.100     2.251
n_n3205.out[0] (.names)                                          0.235     2.486
[1062].in[3] (.names)                                            0.100     2.586
[1062].out[0] (.names)                                           0.235     2.821
n_n3585.in[3] (.names)                                           0.341     3.162
n_n3585.out[0] (.names)                                          0.235     3.397
n_n4324.D[0] (.latch)                                            0.000     3.397
data arrival time                                                          3.397

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.397
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.421


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
[1128].in[1] (.names)                                            0.312     2.423
[1128].out[0] (.names)                                           0.235     2.658
n_n3168.in[2] (.names)                                           0.483     3.142
n_n3168.out[0] (.names)                                          0.235     3.377
n_n4222.D[0] (.latch)                                            0.000     3.377
data arrival time                                                          3.377

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.400


#Path 56
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n3923.in[2] (.names)                                           0.100     0.983
n_n3923.out[0] (.names)                                          0.235     1.218
n_n4267.in[2] (.names)                                           0.100     1.318
n_n4267.out[0] (.names)                                          0.235     1.553
n_n4034.in[3] (.names)                                           0.100     1.653
n_n4034.out[0] (.names)                                          0.235     1.888
[1075].in[3] (.names)                                            0.100     1.988
[1075].out[0] (.names)                                           0.235     2.223
n_n3236.in[2] (.names)                                           0.630     2.853
n_n3236.out[0] (.names)                                          0.235     3.088
n_n3237.D[0] (.latch)                                            0.000     3.088
data arrival time                                                          3.088

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.111


#Path 57
Startpoint: n_n3557.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
n_n3557.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[916].in[2] (.names)                                             0.631     0.798
[916].out[0] (.names)                                            0.235     1.033
[1363].in[1] (.names)                                            0.606     1.639
[1363].out[0] (.names)                                           0.235     1.874
[1362].in[3] (.names)                                            0.100     1.974
[1362].out[0] (.names)                                           0.235     2.209
n_n3552.in[3] (.names)                                           0.613     2.822
n_n3552.out[0] (.names)                                          0.235     3.057
n_n3934.D[0] (.latch)                                            0.000     3.057
data arrival time                                                          3.057

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[934].in[1] (.names)                                             0.100     1.922
[934].out[0] (.names)                                            0.235     2.157
n_n3166.in[2] (.names)                                           0.625     2.781
n_n3166.out[0] (.names)                                          0.235     3.016
n_n3475.D[0] (.latch)                                            0.000     3.016
data arrival time                                                          3.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.040


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[934].in[1] (.names)                                             0.100     1.922
[934].out[0] (.names)                                            0.235     2.157
n_n3382.in[2] (.names)                                           0.625     2.781
n_n3382.out[0] (.names)                                          0.235     3.016
n_n4366.D[0] (.latch)                                            0.000     3.016
data arrival time                                                          3.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.040


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
[1128].in[1] (.names)                                            0.312     2.423
[1128].out[0] (.names)                                           0.235     2.658
n_n3309.in[2] (.names)                                           0.100     2.758
n_n3309.out[0] (.names)                                          0.235     2.993
n_n4392.D[0] (.latch)                                            0.000     2.993
data arrival time                                                          2.993

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.017


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
[1128].in[1] (.names)                                            0.312     2.423
[1128].out[0] (.names)                                           0.235     2.658
n_n3059.in[2] (.names)                                           0.100     2.758
n_n3059.out[0] (.names)                                          0.235     2.993
n_n3099.D[0] (.latch)                                            0.000     2.993
data arrival time                                                          2.993

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.017


#Path 62
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.338     2.160
[1006].out[0] (.names)                                           0.235     2.395
n_n3680.in[0] (.names)                                           0.339     2.734
n_n3680.out[0] (.names)                                          0.235     2.969
n_n3845.D[0] (.latch)                                            0.000     2.969
data arrival time                                                          2.969

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.992


#Path 63
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.338     2.160
[1006].out[0] (.names)                                           0.235     2.395
n_n3579.in[0] (.names)                                           0.338     2.733
n_n3579.out[0] (.names)                                          0.235     2.968
n_n3955.D[0] (.latch)                                            0.000     2.968
data arrival time                                                          2.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 64
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.338     2.160
[1006].out[0] (.names)                                           0.235     2.395
n_n3693.in[0] (.names)                                           0.338     2.733
n_n3693.out[0] (.names)                                          0.235     2.968
n_n4099.D[0] (.latch)                                            0.000     2.968
data arrival time                                                          2.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.338     2.160
[1006].out[0] (.names)                                           0.235     2.395
n_n121.in[0] (.names)                                            0.338     2.733
n_n121.out[0] (.names)                                           0.235     2.968
n_n3954.D[0] (.latch)                                            0.000     2.968
data arrival time                                                          2.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 66
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
[1006].in[1] (.names)                                            0.338     2.160
[1006].out[0] (.names)                                           0.235     2.395
n_n4028.in[0] (.names)                                           0.338     2.733
n_n4028.out[0] (.names)                                          0.235     2.968
n_n4029.D[0] (.latch)                                            0.000     2.968
data arrival time                                                          2.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.991


#Path 67
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.509     0.675
[984].out[0] (.names)                                            0.235     0.910
n_n4357.in[3] (.names)                                           0.317     1.227
n_n4357.out[0] (.names)                                          0.235     1.462
[6349].in[1] (.names)                                            0.340     1.802
[6349].out[0] (.names)                                           0.235     2.037
[1477].in[2] (.names)                                            0.310     2.347
[1477].out[0] (.names)                                           0.235     2.582
n_n130.in[1] (.names)                                            0.100     2.682
n_n130.out[0] (.names)                                           0.235     2.917
n_n4045.D[0] (.latch)                                            0.000     2.917
data arrival time                                                          2.917

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.917
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.940


#Path 68
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n4046.in[2] (.names)                                           0.852     2.674
n_n4046.out[0] (.names)                                          0.235     2.909
n_n4047.D[0] (.latch)                                            0.000     2.909
data arrival time                                                          2.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.933


#Path 69
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n3632.in[2] (.names)                                           0.852     2.674
n_n3632.out[0] (.names)                                          0.235     2.909
n_n3769.D[0] (.latch)                                            0.000     2.909
data arrival time                                                          2.909

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.933


#Path 70
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6380].in[3] (.names)                                            0.487     2.308
[6380].out[0] (.names)                                           0.235     2.543
n_n3104.in[3] (.names)                                           0.100     2.643
n_n3104.out[0] (.names)                                          0.235     2.878
n_n3865.D[0] (.latch)                                            0.000     2.878
data arrival time                                                          2.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.902


#Path 71
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6337].in[1] (.names)                                            0.487     2.308
[6337].out[0] (.names)                                           0.235     2.543
n_n3540.in[3] (.names)                                           0.100     2.643
n_n3540.out[0] (.names)                                          0.235     2.878
n_n4052.D[0] (.latch)                                            0.000     2.878
data arrival time                                                          2.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.902


#Path 72
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[1008].in[2] (.names)                                            0.341     1.587
[1008].out[0] (.names)                                           0.235     1.822
[6300].in[3] (.names)                                            0.487     2.308
[6300].out[0] (.names)                                           0.235     2.543
n_n3296.in[3] (.names)                                           0.100     2.643
n_n3296.out[0] (.names)                                          0.235     2.878
n_n4381.D[0] (.latch)                                            0.000     2.878
data arrival time                                                          2.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.902


#Path 73
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
n_n3519.in[2] (.names)                                           0.458     2.570
n_n3519.out[0] (.names)                                          0.235     2.805
n_n3976.D[0] (.latch)                                            0.000     2.805
data arrival time                                                          2.805

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.828


#Path 74
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
n_n3607.in[2] (.names)                                           0.457     2.569
n_n3607.out[0] (.names)                                          0.235     2.804
n_n3608.D[0] (.latch)                                            0.000     2.804
data arrival time                                                          2.804

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.827


#Path 75
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n3974.in[1] (.names)                                           0.631     1.877
n_n3974.out[0] (.names)                                          0.235     2.112
n_n3018.in[2] (.names)                                           0.457     2.569
n_n3018.out[0] (.names)                                          0.235     2.804
n_n3688.D[0] (.latch)                                            0.000     2.804
data arrival time                                                          2.804

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.827


#Path 76
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n3289.in[2] (.names)                                           0.730     2.552
n_n3289.out[0] (.names)                                          0.235     2.787
n_n3901.D[0] (.latch)                                            0.000     2.787
data arrival time                                                          2.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.810


#Path 77
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.636     1.224
[1155].out[0] (.names)                                           0.235     1.459
[1776].in[2] (.names)                                            0.338     1.797
[1776].out[0] (.names)                                           0.235     2.032
n_n3508.in[2] (.names)                                           0.489     2.521
n_n3508.out[0] (.names)                                          0.235     2.756
n_n3919.D[0] (.latch)                                            0.000     2.756
data arrival time                                                          2.756

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.779


#Path 78
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.509     0.675
[984].out[0] (.names)                                            0.235     0.910
n_n4357.in[3] (.names)                                           0.317     1.227
n_n4357.out[0] (.names)                                          0.235     1.462
[6349].in[1] (.names)                                            0.340     1.802
[6349].out[0] (.names)                                           0.235     2.037
n_n3355.in[3] (.names)                                           0.454     2.491
n_n3355.out[0] (.names)                                          0.235     2.726
n_n3557.D[0] (.latch)                                            0.000     2.726
data arrival time                                                          2.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.750


#Path 79
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.509     0.675
[984].out[0] (.names)                                            0.235     0.910
n_n4357.in[3] (.names)                                           0.317     1.227
n_n4357.out[0] (.names)                                          0.235     1.462
[6349].in[1] (.names)                                            0.340     1.802
[6349].out[0] (.names)                                           0.235     2.037
[1068].in[3] (.names)                                            0.100     2.137
[1068].out[0] (.names)                                           0.235     2.372
n_n3473.in[2] (.names)                                           0.100     2.472
n_n3473.out[0] (.names)                                          0.235     2.707
n_n4056.D[0] (.latch)                                            0.000     2.707
data arrival time                                                          2.707

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.731


#Path 80
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.509     0.675
[984].out[0] (.names)                                            0.235     0.910
n_n4357.in[3] (.names)                                           0.317     1.227
n_n4357.out[0] (.names)                                          0.235     1.462
[6349].in[1] (.names)                                            0.340     1.802
[6349].out[0] (.names)                                           0.235     2.037
[1565].in[3] (.names)                                            0.100     2.137
[1565].out[0] (.names)                                           0.235     2.372
n_n131.in[0] (.names)                                            0.100     2.472
n_n131.out[0] (.names)                                           0.235     2.707
n_n4057.D[0] (.latch)                                            0.000     2.707
data arrival time                                                          2.707

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.731


#Path 81
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
n_n4126.in[1] (.names)                                           0.341     1.587
n_n4126.out[0] (.names)                                          0.235     1.822
n_n4124.in[2] (.names)                                           0.633     2.455
n_n4124.out[0] (.names)                                          0.235     2.690
n_n4125.D[0] (.latch)                                            0.000     2.690
data arrival time                                                          2.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 82
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.636     1.224
[1155].out[0] (.names)                                           0.235     1.459
[2141].in[2] (.names)                                            0.582     2.041
[2141].out[0] (.names)                                           0.235     2.276
n_n3510.in[2] (.names)                                           0.100     2.376
n_n3510.out[0] (.names)                                          0.235     2.611
n_n3511.D[0] (.latch)                                            0.000     2.611
data arrival time                                                          2.611

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.635


#Path 83
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.636     1.224
[1155].out[0] (.names)                                           0.235     1.459
[1780].in[2] (.names)                                            0.582     2.041
[1780].out[0] (.names)                                           0.235     2.276
n_n3837.in[2] (.names)                                           0.100     2.376
n_n3837.out[0] (.names)                                          0.235     2.611
n_n3886.D[0] (.latch)                                            0.000     2.611
data arrival time                                                          2.611

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.635


#Path 84
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n3923.in[2] (.names)                                           0.100     0.983
n_n3923.out[0] (.names)                                          0.235     1.218
n_n4267.in[2] (.names)                                           0.100     1.318
n_n4267.out[0] (.names)                                          0.235     1.553
[1076].in[3] (.names)                                            0.100     1.653
[1076].out[0] (.names)                                           0.235     1.888
n_n3406.in[2] (.names)                                           0.488     2.375
n_n3406.out[0] (.names)                                          0.235     2.610
n_n3408.D[0] (.latch)                                            0.000     2.610
data arrival time                                                          2.610

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.634


#Path 85
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.636     1.224
[1155].out[0] (.names)                                           0.235     1.459
[2023].in[2] (.names)                                            0.338     1.797
[2023].out[0] (.names)                                           0.235     2.032
n_n3181.in[2] (.names)                                           0.338     2.370
n_n3181.out[0] (.names)                                          0.235     2.605
n_n3858.D[0] (.latch)                                            0.000     2.605
data arrival time                                                          2.605

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.605
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.628


#Path 86
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4367.in[2] (.names)                                           0.100     1.010
n_n4367.out[0] (.names)                                          0.235     1.245
[6361].in[2] (.names)                                            0.341     1.587
[6361].out[0] (.names)                                           0.235     1.822
n_n3684.in[3] (.names)                                           0.340     2.162
n_n3684.out[0] (.names)                                          0.235     2.397
n_n3658.D[0] (.latch)                                            0.000     2.397
data arrival time                                                          2.397

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.397
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.420


#Path 87
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[1155].in[0] (.names)                                            0.636     1.224
[1155].out[0] (.names)                                           0.235     1.459
[1329].in[2] (.names)                                            0.338     1.797
[1329].out[0] (.names)                                           0.235     2.032
n_n3045.in[2] (.names)                                           0.100     2.132
n_n3045.out[0] (.names)                                          0.235     2.367
n_n3208.D[0] (.latch)                                            0.000     2.367
data arrival time                                                          2.367

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.367
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.390


#Path 88
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[994].in[0] (.names)                                             0.756     1.344
[994].out[0] (.names)                                            0.235     1.579
n_n4293.in[1] (.names)                                           0.533     2.112
n_n4293.out[0] (.names)                                          0.235     2.347
n_n4294.D[0] (.latch)                                            0.000     2.347
data arrival time                                                          2.347

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.371


#Path 89
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[994].in[0] (.names)                                             0.756     1.344
[994].out[0] (.names)                                            0.235     1.579
n_n3258.in[1] (.names)                                           0.533     2.112
n_n3258.out[0] (.names)                                          0.235     2.347
n_n3259.D[0] (.latch)                                            0.000     2.347
data arrival time                                                          2.347

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3259.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.371


#Path 90
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.353     0.353
pready_0_0_.out[0] (.names)                                      0.235     0.588
[994].in[0] (.names)                                             0.756     1.344
[994].out[0] (.names)                                            0.235     1.579
n_n3877.in[1] (.names)                                           0.533     2.112
n_n3877.out[0] (.names)                                          0.235     2.347
n_n3878.D[0] (.latch)                                            0.000     2.347
data arrival time                                                          2.347

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.371


#Path 91
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.471     0.471
nrq1_3.out[0] (.names)                                           0.235     0.706
[1201].in[3] (.names)                                            0.627     1.333
[1201].out[0] (.names)                                           0.235     1.568
n_n3275.in[2] (.names)                                           0.482     2.050
n_n3275.out[0] (.names)                                          0.235     2.285
n_n3277.D[0] (.latch)                                            0.000     2.285
data arrival time                                                          2.285

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3277.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.309


#Path 92
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.509     0.675
[6265].out[0] (.names)                                           0.235     0.910
n_n4335.in[0] (.names)                                           0.469     1.379
n_n4335.out[0] (.names)                                          0.235     1.614
[1016].in[2] (.names)                                            0.100     1.714
[1016].out[0] (.names)                                           0.235     1.949
n_n3399.in[1] (.names)                                           0.100     2.049
n_n3399.out[0] (.names)                                          0.235     2.284
n_n3604.D[0] (.latch)                                            0.000     2.284
data arrival time                                                          2.284

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3604.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.284
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.308


#Path 93
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.657     0.823
[894].out[0] (.names)                                            0.235     1.058
n_n4245.in[1] (.names)                                           0.953     2.011
n_n4245.out[0] (.names)                                          0.235     2.246
n_n4247.D[0] (.latch)                                            0.000     2.246
data arrival time                                                          2.246

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4247.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.269


#Path 94
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.471     0.471
nrq1_3.out[0] (.names)                                           0.235     0.706
[1833].in[2] (.names)                                            0.623     1.330
[1833].out[0] (.names)                                           0.235     1.565
n_n3353.in[3] (.names)                                           0.433     1.997
n_n3353.out[0] (.names)                                          0.235     2.232
n_n3354.D[0] (.latch)                                            0.000     2.232
data arrival time                                                          2.232

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.232
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.256


#Path 95
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.481     0.648
n_n4155.out[0] (.names)                                          0.235     0.883
n_n3923.in[2] (.names)                                           0.100     0.983
n_n3923.out[0] (.names)                                          0.235     1.218
[1096].in[3] (.names)                                            0.100     1.318
[1096].out[0] (.names)                                           0.235     1.553
n_n3791.in[2] (.names)                                           0.442     1.995
n_n3791.out[0] (.names)                                          0.235     2.230
n_n3793.D[0] (.latch)                                            0.000     2.230
data arrival time                                                          2.230

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.230
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.253


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[2162].in[0] (.names)                                            1.143     1.143
[2162].out[0] (.names)                                           0.235     1.378
n_n4348.in[2] (.names)                                           0.613     1.991
n_n4348.out[0] (.names)                                          0.235     2.226
n_n4349.D[0] (.latch)                                            0.000     2.226
data arrival time                                                          2.226

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.226
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.250


#Path 97
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.657     0.823
[894].out[0] (.names)                                            0.235     1.058
n_n3735.in[1] (.names)                                           0.932     1.990
n_n3735.out[0] (.names)                                          0.235     2.225
n_n3736.D[0] (.latch)                                            0.000     2.225
data arrival time                                                          2.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3736.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.249


#Path 98
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3113.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.657     0.823
[894].out[0] (.names)                                            0.235     1.058
n_n3112.in[1] (.names)                                           0.932     1.990
n_n3112.out[0] (.names)                                          0.235     2.225
n_n3113.D[0] (.latch)                                            0.000     2.225
data arrival time                                                          2.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3113.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.249


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4337.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[1812].in[0] (.names)                                            1.143     1.143
[1812].out[0] (.names)                                           0.235     1.378
n_n3216.in[2] (.names)                                           0.602     1.980
n_n3216.out[0] (.names)                                          0.235     2.215
n_n4337.D[0] (.latch)                                            0.000     2.215
data arrival time                                                          2.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.238


#Path 100
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.471     0.471
nrq1_3.out[0] (.names)                                           0.235     0.706
[1265].in[3] (.names)                                            0.933     1.639
[1265].out[0] (.names)                                           0.235     1.874
n_n4165.in[2] (.names)                                           0.100     1.974
n_n4165.out[0] (.names)                                          0.235     2.209
n_n4166.D[0] (.latch)                                            0.000     2.209
data arrival time                                                          2.209

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4166.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.209
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.233


#End of timing report
