{
  "design": {
    "design_info": {
      "boundary_crc": "0x4E9CCF4E38AE671C",
      "device": "xc7a100tcsg324-1",
      "name": "neorv32_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "neorv32_vivado_ip_0": "",
      "clk_wiz_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "neorv32_system_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gpio_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "uart_rx": {
        "direction": "I"
      },
      "uart_tx": {
        "direction": "O"
      }
    },
    "components": {
      "neorv32_vivado_ip_0": {
        "vlnv": "NEORV32:user:neorv32_vivado_ip:1.0",
        "ip_revision": "1",
        "xci_name": "neorv32_system_neorv32_vivado_ip_0_0",
        "xci_path": "ip/neorv32_system_neorv32_vivado_ip_0_0/neorv32_system_neorv32_vivado_ip_0_0.xci",
        "inst_hier_path": "neorv32_vivado_ip_0",
        "parameters": {
          "IO_CLINT_EN": {
            "value": "true"
          },
          "IO_GPIO_EN": {
            "value": "true"
          },
          "IO_GPIO_IN_NUM": {
            "value": "8"
          },
          "IO_GPIO_OUT_NUM": {
            "value": "8"
          },
          "IO_UART0_EN": {
            "value": "true"
          },
          "MEM_INT_DMEM_EN": {
            "value": "true"
          },
          "MEM_INT_DMEM_SIZE": {
            "value": "65536"
          },
          "MEM_INT_IMEM_EN": {
            "value": "true"
          },
          "MEM_INT_IMEM_SIZE": {
            "value": "65536"
          },
          "OCD_EN": {
            "value": "false"
          },
          "RISCV_ISA_C": {
            "value": "true"
          },
          "RISCV_ISA_E": {
            "value": "false"
          },
          "RISCV_ISA_M": {
            "value": "true"
          },
          "RISCV_ISA_Zicntr": {
            "value": "true"
          },
          "XBUS_EN": {
            "value": "true"
          },
          "XBUS_REGSTAGE_EN": {
            "value": "false"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "neorv32_system_clk_wiz_0_0",
        "xci_path": "ip/neorv32_system_clk_wiz_0_0/neorv32_system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "neorv32_system_axi_bram_ctrl_0_0",
        "xci_path": "ip/neorv32_system_axi_bram_ctrl_0_0/neorv32_system_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "neorv32_system_blk_mem_gen_0_0",
        "xci_path": "ip/neorv32_system_blk_mem_gen_0_0/neorv32_system_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "neorv32_vivado_ip_0_m_axi": {
        "interface_ports": [
          "neorv32_vivado_ip_0/m_axi",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "neorv32_vivado_ip_0/clk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "neorv32_vivado_ip_0/resetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "neorv32_vivado_ip_0/gpio_i"
        ]
      },
      "neorv32_vivado_ip_0_uart0_txd_o": {
        "ports": [
          "neorv32_vivado_ip_0/uart0_txd_o",
          "uart_tx"
        ]
      },
      "neorv32_vivado_ip_1_gpio_o": {
        "ports": [
          "neorv32_vivado_ip_0/gpio_o",
          "gpio_o"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "clk_wiz_0/resetn"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "uart_rx_1": {
        "ports": [
          "uart_rx",
          "neorv32_vivado_ip_0/uart0_rxd_i"
        ]
      }
    },
    "addressing": {
      "/neorv32_vivado_ip_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xF0000000",
                "range": "1K"
              }
            }
          }
        }
      }
    }
  }
}