{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 00:19:10 2022 " "Info: Processing started: Thu May 19 00:19:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_8_advanced -c counter_with_set_8_advanced --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_8_advanced -c counter_with_set_8_advanced --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register 74163:inst1\|f74163:sub\|122 register 74163:inst1\|f74163:sub\|122 316.06 MHz 3.164 ns Internal " "Info: Clock \"CP\" has Internal fmax of 316.06 MHz between source register \"74163:inst1\|f74163:sub\|122\" and destination register \"74163:inst1\|f74163:sub\|122\" (period= 3.164 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns + Longest register register " "Info: + Longest register to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|122 1 REG LCFF_X10_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.651 ns) 1.749 ns 74163:inst1\|f74163:sub\|120 2 COMB LCCOMB_X10_Y3_N16 1 " "Info: 2: + IC(1.098 ns) + CELL(0.651 ns) = 1.749 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|120'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.370 ns) 2.792 ns 74163:inst1\|f74163:sub\|126~106 3 COMB LCCOMB_X10_Y2_N2 1 " "Info: 3: + IC(0.673 ns) + CELL(0.370 ns) = 2.792 ns; Loc. = LCCOMB_X10_Y2_N2; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|126~106'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 608 672 560 "126" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.900 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.900 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 38.93 % ) " "Info: Total cell delay = 1.129 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 61.07 % ) " "Info: Total interconnect delay = 1.771 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { 74163:inst1|f74163:sub|122 {} 74163:inst1|f74163:sub|120 {} 74163:inst1|f74163:sub|126~106 {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 1.098ns 0.673ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 4.382 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.319 ns) 2.051 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.582 ns) + CELL(0.319 ns) = 2.051 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { CP inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 2.788 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 4.382 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 4.382 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 48.72 % ) " "Info: Total cell delay = 2.135 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.247 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 4.382 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.319 ns) 2.051 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.582 ns) + CELL(0.319 ns) = 2.051 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { CP inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 2.788 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 4.382 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 4.382 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 48.72 % ) " "Info: Total cell delay = 2.135 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.247 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { 74163:inst1|f74163:sub|122 {} 74163:inst1|f74163:sub|120 {} 74163:inst1|f74163:sub|126~106 {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 1.098ns 0.673ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register 74163:inst1\|f74163:sub\|122 register 74163:inst1\|f74163:sub\|122 316.06 MHz 3.164 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 316.06 MHz between source register \"74163:inst1\|f74163:sub\|122\" and destination register \"74163:inst1\|f74163:sub\|122\" (period= 3.164 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns + Longest register register " "Info: + Longest register to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|122 1 REG LCFF_X10_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.651 ns) 1.749 ns 74163:inst1\|f74163:sub\|120 2 COMB LCCOMB_X10_Y3_N16 1 " "Info: 2: + IC(1.098 ns) + CELL(0.651 ns) = 1.749 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|120'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.370 ns) 2.792 ns 74163:inst1\|f74163:sub\|126~106 3 COMB LCCOMB_X10_Y2_N2 1 " "Info: 3: + IC(0.673 ns) + CELL(0.370 ns) = 2.792 ns; Loc. = LCCOMB_X10_Y2_N2; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|126~106'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 608 672 560 "126" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.900 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.900 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 38.93 % ) " "Info: Total cell delay = 1.129 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 61.07 % ) " "Info: Total interconnect delay = 1.771 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { 74163:inst1|f74163:sub|122 {} 74163:inst1|f74163:sub|120 {} 74163:inst1|f74163:sub|126~106 {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 1.098ns 0.673ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 6.579 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 9; CLK Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.624 ns) 4.248 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.630 ns) + CELL(0.624 ns) = 4.248 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { CLR inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.985 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.579 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 34.72 % ) " "Info: Total cell delay = 2.284 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 65.28 % ) " "Info: Total interconnect delay = 4.295 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 6.579 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 9; CLK Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.624 ns) 4.248 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.630 ns) + CELL(0.624 ns) = 4.248 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { CLR inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.985 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.579 ns 74163:inst1\|f74163:sub\|122 4 REG LCFF_X10_Y2_N3 4 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X10_Y2_N3; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 34.72 % ) " "Info: Total cell delay = 2.284 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 65.28 % ) " "Info: Total interconnect delay = 4.295 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { 74163:inst1|f74163:sub|122 74163:inst1|f74163:sub|120 74163:inst1|f74163:sub|126~106 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { 74163:inst1|f74163:sub|122 {} 74163:inst1|f74163:sub|120 {} 74163:inst1|f74163:sub|126~106 {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 1.098ns 0.673ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74163:inst1\|f74163:sub\|111 I1 CP 4.429 ns register " "Info: tsu for register \"74163:inst1\|f74163:sub\|111\" (data pin = \"I1\", clock pin = \"CP\") is 4.429 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.851 ns + Longest pin register " "Info: + Longest pin to register delay is 8.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 560 128 296 576 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.143 ns) + CELL(0.616 ns) 8.743 ns 74163:inst1\|f74163:sub\|115~52 2 COMB LCCOMB_X10_Y2_N12 1 " "Info: 2: + IC(7.143 ns) + CELL(0.616 ns) = 8.743 ns; Loc. = LCCOMB_X10_Y2_N12; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|115~52'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.759 ns" { I1 74163:inst1|f74163:sub|115~52 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 608 672 360 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.851 ns 74163:inst1\|f74163:sub\|111 3 REG LCFF_X10_Y2_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.851 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 19.30 % ) " "Info: Total cell delay = 1.708 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.143 ns ( 80.70 % ) " "Info: Total interconnect delay = 7.143 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.851 ns" { I1 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.851 ns" { I1 {} I1~combout {} 74163:inst1|f74163:sub|115~52 {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 7.143ns 0.000ns } { 0.000ns 0.984ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 4.382 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.319 ns) 2.051 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(0.582 ns) + CELL(0.319 ns) = 2.051 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { CP inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 2.788 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 2.788 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 4.382 ns 74163:inst1\|f74163:sub\|111 4 REG LCFF_X10_Y2_N13 5 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 4.382 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 48.72 % ) " "Info: Total cell delay = 2.135 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.247 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.851 ns" { I1 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.851 ns" { I1 {} I1~combout {} 74163:inst1|f74163:sub|115~52 {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 7.143ns 0.000ns } { 0.000ns 0.984ns 0.616ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { CP inst3 inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 0.582ns 0.737ns 0.928ns } { 0.000ns 1.150ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR O0 74163:inst1\|f74163:sub\|34 12.597 ns register " "Info: tco from clock \"CLR\" to destination pin \"O0\" through register \"74163:inst1\|f74163:sub\|34\" is 12.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 6.579 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 9; CLK Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.624 ns) 4.248 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.630 ns) + CELL(0.624 ns) = 4.248 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { CLR inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.985 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.579 ns 74163:inst1\|f74163:sub\|34 4 REG LCFF_X10_Y2_N15 6 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X10_Y2_N15; Fanout = 6; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 34.72 % ) " "Info: Total cell delay = 2.284 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 65.28 % ) " "Info: Total interconnect delay = 4.295 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.714 ns + Longest register pin " "Info: + Longest register to pin delay is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|34 1 REG LCFF_X10_Y2_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N15; Fanout = 6; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(3.096 ns) 5.714 ns O0 2 PIN PIN_34 0 " "Info: 2: + IC(2.618 ns) + CELL(3.096 ns) = 5.714 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'O0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { 74163:inst1|f74163:sub|34 O0 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 560 744 920 576 "O0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 54.18 % ) " "Info: Total cell delay = 3.096 ns ( 54.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 45.82 % ) " "Info: Total interconnect delay = 2.618 ns ( 45.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { 74163:inst1|f74163:sub|34 O0 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { 74163:inst1|f74163:sub|34 {} O0 {} } { 0.000ns 2.618ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { 74163:inst1|f74163:sub|34 O0 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { 74163:inst1|f74163:sub|34 {} O0 {} } { 0.000ns 2.618ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74163:inst1\|f74163:sub\|111 CLR CLR -0.409 ns register " "Info: th for register \"74163:inst1\|f74163:sub\|111\" (data pin = \"CLR\", clock pin = \"CLR\") is -0.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 6.579 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 9; CLK Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.624 ns) 4.248 ns inst3 2 COMB LCCOMB_X33_Y10_N16 1 " "Info: 2: + IC(2.630 ns) + CELL(0.624 ns) = 4.248 ns; Loc. = LCCOMB_X33_Y10_N16; Fanout = 1; COMB Node = 'inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { CLR inst3 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 4.985 ns inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.737 ns) + CELL(0.000 ns) = 4.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 296 200 264 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.579 ns 74163:inst1\|f74163:sub\|111 4 REG LCFF_X10_Y2_N13 5 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 34.72 % ) " "Info: Total cell delay = 2.284 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 65.28 % ) " "Info: Total interconnect delay = 4.295 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.294 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLR 1 CLK PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 9; CLK Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.822 ns) + CELL(0.370 ns) 7.186 ns 74163:inst1\|f74163:sub\|115~52 2 COMB LCCOMB_X10_Y2_N12 1 " "Info: 2: + IC(5.822 ns) + CELL(0.370 ns) = 7.186 ns; Loc. = LCCOMB_X10_Y2_N12; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|115~52'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CLR 74163:inst1|f74163:sub|115~52 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 608 672 360 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.294 ns 74163:inst1\|f74163:sub\|111 3 REG LCFF_X10_Y2_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.294 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 20.18 % ) " "Info: Total cell delay = 1.472 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.822 ns ( 79.82 % ) " "Info: Total interconnect delay = 5.822 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { CLR 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { CLR {} CLR~combout {} 74163:inst1|f74163:sub|115~52 {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 5.822ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.579 ns" { CLR inst3 inst3~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.579 ns" { CLR {} CLR~combout {} inst3 {} inst3~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 2.630ns 0.737ns 0.928ns } { 0.000ns 0.994ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { CLR 74163:inst1|f74163:sub|115~52 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { CLR {} CLR~combout {} 74163:inst1|f74163:sub|115~52 {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 5.822ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 00:19:11 2022 " "Info: Processing ended: Thu May 19 00:19:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
