
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549847 heartbeat IPC: 3.92181 cumulative IPC: 3.92181 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242358 heartbeat IPC: 3.714 cumulative IPC: 3.81508 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005888 heartbeat IPC: 3.61856 cumulative IPC: 3.74724 (Simulation time: 0 hr 1 min 45 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005888 (Simulation time: 0 hr 1 min 45 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58496539 heartbeat IPC: 0.198056 cumulative IPC: 0.198056 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 108504998 heartbeat IPC: 0.199966 cumulative IPC: 0.199007 (Simulation time: 0 hr 3 min 53 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 157005142 heartbeat IPC: 0.206185 cumulative IPC: 0.201343 (Simulation time: 0 hr 4 min 59 sec) 
Finished CPU 0 instructions: 30000004 cycles: 148999255 cumulative IPC: 0.201343 (Simulation time: 0 hr 4 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.201343 instructions: 30000004 cycles: 148999255
cpu0_DTLB TOTAL     ACCESS:    7971822  HIT:    6394085  MISS:    1577737
cpu0_DTLB LOAD      ACCESS:    7865311  HIT:    6287574  MISS:    1577737
cpu0_DTLB RFO       ACCESS:     106511  HIT:     106511  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.75691 cycles
cpu0_ITLB TOTAL     ACCESS:    3232177  HIT:    3232177  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3232177  HIT:    3232177  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577737  HIT:    1575399  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 227.586 cycles
cpu0_L1D TOTAL     ACCESS:    6563806  HIT:    4176785  MISS:    2387021
cpu0_L1D LOAD      ACCESS:    6454536  HIT:    4069694  MISS:    2384842
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        159  MISS:       2179
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 94.5691 cycles
cpu0_L2C TOTAL     ACCESS:    2474980  HIT:     819041  MISS:    1655939
cpu0_L2C LOAD      ACCESS:    2384842  HIT:     729041  MISS:    1655801
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2179  HIT:       2060  MISS:        119
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 120.128 cycles
LLC TOTAL     ACCESS:    1743620  HIT:     890161  MISS:     853459
LLC LOAD      ACCESS:    1655801  HIT:     848507  MISS:     807294
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87700  HIT:      41654  MISS:      46046
LLC TRANSLATION ACCESS:        119  HIT:          0  MISS:        119
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 192.335 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      49114  ROW_BUFFER_MISS:     758229
 DBUS AVG_CONGESTED_CYCLE:    3.85632
 WQ ROW_BUFFER_HIT:      28205  ROW_BUFFER_MISS:      17937  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.641
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

