IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.44        Core1: 16.81        
Core2: 27.27        Core3: 32.54        
Core4: 17.16        Core5: 17.00        
Core6: 38.93        Core7: 19.96        
Core8: 18.50        Core9: 40.45        
Core10: 42.46        Core11: 20.00        
Core12: 18.47        Core13: 27.11        
Core14: 19.32        Core15: 18.81        
Core16: 36.74        Core17: 29.35        
Core18: 20.34        Core19: 20.43        
Core20: 25.60        Core21: 18.32        
Core22: 18.50        Core23: 21.87        
Core24: 27.92        Core25: 18.43        
Core26: 17.61        Core27: 22.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.83
Socket1: 19.09
DDR read Latency(ns)
Socket0: 652.42
Socket1: 626.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.64        Core1: 15.58        
Core2: 26.56        Core3: 32.81        
Core4: 18.52        Core5: 17.44        
Core6: 36.58        Core7: 19.81        
Core8: 18.39        Core9: 40.53        
Core10: 46.42        Core11: 19.93        
Core12: 18.07        Core13: 27.25        
Core14: 19.45        Core15: 18.98        
Core16: 36.64        Core17: 30.12        
Core18: 20.15        Core19: 20.53        
Core20: 25.48        Core21: 18.54        
Core22: 18.37        Core23: 21.90        
Core24: 28.13        Core25: 18.47        
Core26: 17.43        Core27: 22.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 19.00
DDR read Latency(ns)
Socket0: 664.92
Socket1: 617.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.69        Core1: 15.09        
Core2: 25.77        Core3: 32.44        
Core4: 20.73        Core5: 16.12        
Core6: 27.72        Core7: 20.34        
Core8: 17.95        Core9: 40.96        
Core10: 34.89        Core11: 20.18        
Core12: 17.87        Core13: 27.09        
Core14: 18.91        Core15: 19.23        
Core16: 35.73        Core17: 29.49        
Core18: 19.59        Core19: 20.68        
Core20: 25.63        Core21: 18.72        
Core22: 17.69        Core23: 21.27        
Core24: 28.21        Core25: 18.97        
Core26: 16.94        Core27: 22.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.90
DDR read Latency(ns)
Socket0: 671.74
Socket1: 598.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.15        Core1: 15.44        
Core2: 26.53        Core3: 32.37        
Core4: 20.38        Core5: 16.11        
Core6: 34.47        Core7: 20.41        
Core8: 18.22        Core9: 40.17        
Core10: 42.35        Core11: 20.27        
Core12: 18.00        Core13: 27.04        
Core14: 18.92        Core15: 19.13        
Core16: 36.03        Core17: 29.81        
Core18: 19.87        Core19: 20.65        
Core20: 25.55        Core21: 18.71        
Core22: 18.10        Core23: 21.95        
Core24: 28.35        Core25: 18.81        
Core26: 17.10        Core27: 21.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 18.95
DDR read Latency(ns)
Socket0: 666.71
Socket1: 603.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.43        Core1: 15.15        
Core2: 26.91        Core3: 32.38        
Core4: 20.22        Core5: 16.16        
Core6: 38.38        Core7: 20.25        
Core8: 18.08        Core9: 40.43        
Core10: 50.39        Core11: 20.49        
Core12: 18.21        Core13: 27.28        
Core14: 18.93        Core15: 19.20        
Core16: 35.38        Core17: 30.18        
Core18: 19.84        Core19: 20.77        
Core20: 25.70        Core21: 18.86        
Core22: 17.88        Core23: 21.18        
Core24: 28.12        Core25: 18.85        
Core26: 16.97        Core27: 22.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 18.96
DDR read Latency(ns)
Socket0: 667.53
Socket1: 600.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.94        Core1: 15.35        
Core2: 26.66        Core3: 32.67        
Core4: 19.91        Core5: 16.28        
Core6: 33.95        Core7: 20.35        
Core8: 18.11        Core9: 40.03        
Core10: 45.52        Core11: 20.20        
Core12: 17.68        Core13: 27.19        
Core14: 19.00        Core15: 19.25        
Core16: 35.81        Core17: 30.10        
Core18: 20.10        Core19: 20.72        
Core20: 26.17        Core21: 18.53        
Core22: 18.00        Core23: 21.44        
Core24: 28.24        Core25: 18.59        
Core26: 17.11        Core27: 22.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 18.92
DDR read Latency(ns)
Socket0: 670.53
Socket1: 608.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.19        Core1: 17.45        
Core2: 27.52        Core3: 31.44        
Core4: 18.59        Core5: 18.16        
Core6: 25.45        Core7: 19.80        
Core8: 18.83        Core9: 26.63        
Core10: 40.01        Core11: 19.70        
Core12: 18.14        Core13: 28.49        
Core14: 19.43        Core15: 17.90        
Core16: 34.63        Core17: 26.24        
Core18: 19.06        Core19: 20.17        
Core20: 25.70        Core21: 18.25        
Core22: 18.67        Core23: 20.12        
Core24: 33.11        Core25: 18.59        
Core26: 17.61        Core27: 23.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 19.10
DDR read Latency(ns)
Socket0: 665.87
Socket1: 624.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.31        Core1: 17.78        
Core2: 27.45        Core3: 31.99        
Core4: 18.27        Core5: 17.47        
Core6: 25.58        Core7: 19.40        
Core8: 18.51        Core9: 26.41        
Core10: 37.76        Core11: 20.02        
Core12: 18.09        Core13: 29.17        
Core14: 19.47        Core15: 17.99        
Core16: 30.85        Core17: 26.34        
Core18: 19.07        Core19: 20.33        
Core20: 25.20        Core21: 18.64        
Core22: 18.75        Core23: 22.65        
Core24: 34.61        Core25: 18.26        
Core26: 17.36        Core27: 24.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 19.11
DDR read Latency(ns)
Socket0: 661.59
Socket1: 629.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.25        Core1: 17.64        
Core2: 26.96        Core3: 31.70        
Core4: 17.16        Core5: 18.05        
Core6: 25.66        Core7: 19.06        
Core8: 18.75        Core9: 26.28        
Core10: 39.28        Core11: 19.95        
Core12: 18.40        Core13: 29.37        
Core14: 19.48        Core15: 17.79        
Core16: 28.76        Core17: 26.39        
Core18: 19.31        Core19: 20.01        
Core20: 24.09        Core21: 18.74        
Core22: 18.80        Core23: 22.52        
Core24: 28.38        Core25: 18.37        
Core26: 17.59        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.09
DDR read Latency(ns)
Socket0: 648.74
Socket1: 634.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.73        Core1: 17.08        
Core2: 27.34        Core3: 31.55        
Core4: 17.80        Core5: 18.40        
Core6: 25.69        Core7: 19.78        
Core8: 18.46        Core9: 26.42        
Core10: 39.40        Core11: 20.55        
Core12: 18.48        Core13: 29.58        
Core14: 19.43        Core15: 17.85        
Core16: 33.38        Core17: 26.28        
Core18: 18.94        Core19: 20.04        
Core20: 24.78        Core21: 18.56        
Core22: 18.78        Core23: 22.51        
Core24: 31.97        Core25: 18.41        
Core26: 17.62        Core27: 23.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 19.18
DDR read Latency(ns)
Socket0: 657.39
Socket1: 625.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.02        Core1: 17.92        
Core2: 27.00        Core3: 31.47        
Core4: 18.24        Core5: 17.39        
Core6: 25.59        Core7: 19.04        
Core8: 18.72        Core9: 26.63        
Core10: 37.39        Core11: 20.10        
Core12: 17.82        Core13: 29.49        
Core14: 19.30        Core15: 18.02        
Core16: 34.06        Core17: 26.13        
Core18: 19.26        Core19: 20.29        
Core20: 25.39        Core21: 18.30        
Core22: 18.63        Core23: 22.13        
Core24: 33.98        Core25: 18.47        
Core26: 17.66        Core27: 23.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 19.05
DDR read Latency(ns)
Socket0: 674.03
Socket1: 629.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.66        Core1: 17.86        
Core2: 27.31        Core3: 31.23        
Core4: 17.99        Core5: 18.09        
Core6: 25.46        Core7: 19.04        
Core8: 18.64        Core9: 26.43        
Core10: 39.26        Core11: 19.96        
Core12: 17.88        Core13: 29.56        
Core14: 19.39        Core15: 17.77        
Core16: 32.19        Core17: 26.20        
Core18: 19.21        Core19: 20.10        
Core20: 25.61        Core21: 18.16        
Core22: 18.76        Core23: 22.18        
Core24: 35.20        Core25: 18.17        
Core26: 17.68        Core27: 23.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 19.02
DDR read Latency(ns)
Socket0: 671.14
Socket1: 634.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.87        Core1: 17.71        
Core2: 31.59        Core3: 31.81        
Core4: 18.45        Core5: 17.19        
Core6: 36.92        Core7: 19.44        
Core8: 18.83        Core9: 39.95        
Core10: 38.97        Core11: 19.99        
Core12: 18.15        Core13: 39.87        
Core14: 19.54        Core15: 19.43        
Core16: 38.10        Core17: 29.56        
Core18: 20.58        Core19: 20.14        
Core20: 28.94        Core21: 18.16        
Core22: 17.64        Core23: 23.49        
Core24: 26.54        Core25: 17.89        
Core26: 17.53        Core27: 24.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 19.03
DDR read Latency(ns)
Socket0: 661.49
Socket1: 646.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.99        Core1: 17.14        
Core2: 30.75        Core3: 31.85        
Core4: 18.14        Core5: 17.58        
Core6: 36.93        Core7: 19.52        
Core8: 18.84        Core9: 36.83        
Core10: 38.58        Core11: 20.07        
Core12: 18.11        Core13: 40.27        
Core14: 20.07        Core15: 19.53        
Core16: 41.06        Core17: 30.32        
Core18: 20.63        Core19: 20.15        
Core20: 30.72        Core21: 18.17        
Core22: 17.51        Core23: 22.85        
Core24: 27.06        Core25: 17.98        
Core26: 17.04        Core27: 24.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.04
DDR read Latency(ns)
Socket0: 667.35
Socket1: 646.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 17.98        
Core2: 32.30        Core3: 31.72        
Core4: 18.48        Core5: 17.37        
Core6: 38.20        Core7: 19.24        
Core8: 19.23        Core9: 37.30        
Core10: 36.43        Core11: 19.96        
Core12: 18.29        Core13: 39.10        
Core14: 20.38        Core15: 19.67        
Core16: 34.77        Core17: 29.29        
Core18: 21.06        Core19: 20.25        
Core20: 28.48        Core21: 18.18        
Core22: 17.74        Core23: 23.93        
Core24: 24.86        Core25: 17.78        
Core26: 17.39        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 19.10
DDR read Latency(ns)
Socket0: 651.13
Socket1: 652.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.83        Core1: 17.59        
Core2: 31.22        Core3: 31.20        
Core4: 18.71        Core5: 17.16        
Core6: 38.26        Core7: 19.46        
Core8: 19.03        Core9: 38.32        
Core10: 40.31        Core11: 19.92        
Core12: 18.09        Core13: 37.40        
Core14: 20.13        Core15: 19.51        
Core16: 34.04        Core17: 29.21        
Core18: 20.79        Core19: 20.11        
Core20: 32.15        Core21: 18.30        
Core22: 17.56        Core23: 22.01        
Core24: 26.47        Core25: 18.25        
Core26: 17.50        Core27: 24.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.81
Socket1: 19.06
DDR read Latency(ns)
Socket0: 661.98
Socket1: 647.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 17.82        
Core2: 31.43        Core3: 32.14        
Core4: 18.51        Core5: 17.03        
Core6: 35.83        Core7: 19.57        
Core8: 18.73        Core9: 38.43        
Core10: 37.77        Core11: 19.73        
Core12: 18.13        Core13: 41.14        
Core14: 19.94        Core15: 19.34        
Core16: 38.81        Core17: 30.73        
Core18: 20.31        Core19: 20.06        
Core20: 29.68        Core21: 18.30        
Core22: 17.32        Core23: 22.17        
Core24: 26.77        Core25: 18.02        
Core26: 17.42        Core27: 24.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.01
DDR read Latency(ns)
Socket0: 670.71
Socket1: 642.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 17.64        
Core2: 32.13        Core3: 32.12        
Core4: 18.80        Core5: 16.82        
Core6: 35.08        Core7: 19.45        
Core8: 18.94        Core9: 38.48        
Core10: 36.81        Core11: 20.09        
Core12: 17.99        Core13: 36.66        
Core14: 20.09        Core15: 19.81        
Core16: 32.65        Core17: 29.64        
Core18: 20.77        Core19: 20.37        
Core20: 32.24        Core21: 17.91        
Core22: 17.41        Core23: 23.38        
Core24: 27.04        Core25: 17.91        
Core26: 17.69        Core27: 23.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 19.01
DDR read Latency(ns)
Socket0: 664.07
Socket1: 640.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 17.08        
Core2: 32.52        Core3: 30.63        
Core4: 17.72        Core5: 18.37        
Core6: 36.70        Core7: 18.95        
Core8: 18.05        Core9: 25.96        
Core10: 25.99        Core11: 20.30        
Core12: 18.47        Core13: 26.78        
Core14: 19.84        Core15: 18.78        
Core16: 40.12        Core17: 38.13        
Core18: 18.53        Core19: 19.84        
Core20: 33.21        Core21: 18.72        
Core22: 18.41        Core23: 21.85        
Core24: 36.27        Core25: 19.18        
Core26: 19.56        Core27: 22.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 19.09
DDR read Latency(ns)
Socket0: 611.85
Socket1: 640.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.58        Core1: 15.18        
Core2: 31.38        Core3: 30.76        
Core4: 20.60        Core5: 16.75        
Core6: 29.51        Core7: 19.09        
Core8: 17.16        Core9: 26.33        
Core10: 26.05        Core11: 21.47        
Core12: 18.17        Core13: 26.99        
Core14: 19.07        Core15: 19.49        
Core16: 31.80        Core17: 44.50        
Core18: 17.94        Core19: 20.52        
Core20: 23.39        Core21: 19.56        
Core22: 17.58        Core23: 22.16        
Core24: 35.94        Core25: 19.89        
Core26: 17.93        Core27: 21.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 19.00
DDR read Latency(ns)
Socket0: 640.04
Socket1: 604.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.11        Core1: 16.25        
Core2: 33.53        Core3: 30.03        
Core4: 18.65        Core5: 18.14        
Core6: 37.36        Core7: 18.98        
Core8: 17.94        Core9: 26.28        
Core10: 26.09        Core11: 20.58        
Core12: 18.49        Core13: 26.36        
Core14: 19.61        Core15: 19.18        
Core16: 32.49        Core17: 37.35        
Core18: 18.93        Core19: 19.65        
Core20: 28.80        Core21: 18.86        
Core22: 18.46        Core23: 20.74        
Core24: 36.41        Core25: 19.36        
Core26: 18.87        Core27: 20.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 19.01
DDR read Latency(ns)
Socket0: 620.14
Socket1: 638.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.54        Core1: 16.41        
Core2: 34.54        Core3: 30.58        
Core4: 18.31        Core5: 18.00        
Core6: 36.72        Core7: 18.70        
Core8: 17.67        Core9: 26.25        
Core10: 25.93        Core11: 20.48        
Core12: 17.96        Core13: 26.97        
Core14: 19.29        Core15: 19.19        
Core16: 29.91        Core17: 43.77        
Core18: 18.84        Core19: 19.78        
Core20: 27.47        Core21: 18.96        
Core22: 18.25        Core23: 21.96        
Core24: 36.23        Core25: 19.46        
Core26: 18.52        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 19.02
DDR read Latency(ns)
Socket0: 642.50
Socket1: 636.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 17.97        
Core2: 32.56        Core3: 30.81        
Core4: 18.49        Core5: 16.97        
Core6: 33.23        Core7: 18.88        
Core8: 18.25        Core9: 26.18        
Core10: 25.90        Core11: 20.39        
Core12: 18.56        Core13: 26.98        
Core14: 19.45        Core15: 19.36        
Core16: 32.32        Core17: 38.05        
Core18: 18.89        Core19: 19.87        
Core20: 26.53        Core21: 19.18        
Core22: 18.30        Core23: 22.14        
Core24: 35.91        Core25: 19.60        
Core26: 18.66        Core27: 20.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.85
Socket1: 19.16
DDR read Latency(ns)
Socket0: 621.79
Socket1: 626.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.81        Core1: 16.65        
Core2: 32.41        Core3: 30.96        
Core4: 19.77        Core5: 16.74        
Core6: 30.36        Core7: 19.11        
Core8: 17.68        Core9: 26.34        
Core10: 25.71        Core11: 20.80        
Core12: 18.24        Core13: 26.93        
Core14: 18.94        Core15: 19.61        
Core16: 33.18        Core17: 34.33        
Core18: 18.47        Core19: 20.17        
Core20: 26.78        Core21: 19.01        
Core22: 17.84        Core23: 22.29        
Core24: 35.94        Core25: 19.91        
Core26: 18.29        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 19.10
DDR read Latency(ns)
Socket0: 638.17
Socket1: 615.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.14        Core1: 16.07        
Core2: 21.57        Core3: 33.45        
Core4: 17.49        Core5: 18.73        
Core6: 38.44        Core7: 19.87        
Core8: 18.92        Core9: 30.52        
Core10: 43.02        Core11: 20.06        
Core12: 18.60        Core13: 43.26        
Core14: 19.44        Core15: 20.78        
Core16: 36.27        Core17: 39.30        
Core18: 19.92        Core19: 20.27        
Core20: 32.68        Core21: 19.06        
Core22: 18.22        Core23: 21.97        
Core24: 40.21        Core25: 19.78        
Core26: 17.93        Core27: 22.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 19.55
DDR read Latency(ns)
Socket0: 645.15
Socket1: 605.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.81        Core1: 16.23        
Core2: 21.07        Core3: 32.87        
Core4: 17.54        Core5: 18.83        
Core6: 39.86        Core7: 19.86        
Core8: 18.75        Core9: 30.39        
Core10: 40.02        Core11: 20.20        
Core12: 18.91        Core13: 37.48        
Core14: 19.37        Core15: 20.74        
Core16: 35.86        Core17: 42.66        
Core18: 19.86        Core19: 20.70        
Core20: 32.28        Core21: 18.77        
Core22: 18.22        Core23: 21.52        
Core24: 39.76        Core25: 19.83        
Core26: 17.99        Core27: 20.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 19.60
DDR read Latency(ns)
Socket0: 638.20
Socket1: 608.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 16.13        
Core2: 22.17        Core3: 32.04        
Core4: 17.62        Core5: 18.61        
Core6: 30.61        Core7: 19.88        
Core8: 19.01        Core9: 30.47        
Core10: 41.44        Core11: 20.19        
Core12: 18.47        Core13: 31.98        
Core14: 19.41        Core15: 21.22        
Core16: 36.32        Core17: 41.45        
Core18: 20.02        Core19: 20.16        
Core20: 32.16        Core21: 18.88        
Core22: 18.13        Core23: 20.68        
Core24: 39.94        Core25: 19.68        
Core26: 17.83        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 19.54
DDR read Latency(ns)
Socket0: 652.68
Socket1: 607.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.04        Core1: 16.34        
Core2: 24.82        Core3: 32.22        
Core4: 17.34        Core5: 18.59        
Core6: 40.40        Core7: 19.56        
Core8: 19.35        Core9: 30.46        
Core10: 42.96        Core11: 19.82        
Core12: 18.09        Core13: 41.59        
Core14: 19.26        Core15: 20.87        
Core16: 36.27        Core17: 42.96        
Core18: 19.63        Core19: 20.30        
Core20: 31.94        Core21: 19.21        
Core22: 18.13        Core23: 20.90        
Core24: 39.61        Core25: 19.87        
Core26: 17.79        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 19.53
DDR read Latency(ns)
Socket0: 666.99
Socket1: 599.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.18        Core1: 16.25        
Core2: 23.47        Core3: 31.97        
Core4: 17.55        Core5: 18.50        
Core6: 39.12        Core7: 19.86        
Core8: 18.96        Core9: 30.41        
Core10: 47.20        Core11: 20.29        
Core12: 17.99        Core13: 37.49        
Core14: 19.23        Core15: 20.73        
Core16: 36.32        Core17: 44.99        
Core18: 19.91        Core19: 20.29        
Core20: 31.21        Core21: 18.90        
Core22: 18.25        Core23: 20.74        
Core24: 38.77        Core25: 19.85        
Core26: 17.82        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 19.53
DDR read Latency(ns)
Socket0: 669.76
Socket1: 602.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.31        Core1: 16.25        
Core2: 21.78        Core3: 32.27        
Core4: 17.33        Core5: 18.45        
Core6: 39.02        Core7: 20.13        
Core8: 18.62        Core9: 30.46        
Core10: 42.83        Core11: 20.21        
Core12: 18.59        Core13: 35.46        
Core14: 19.18        Core15: 20.75        
Core16: 36.23        Core17: 49.11        
Core18: 19.78        Core19: 20.16        
Core20: 32.07        Core21: 18.82        
Core22: 18.31        Core23: 20.92        
Core24: 39.01        Core25: 19.97        
Core26: 18.02        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 19.55
DDR read Latency(ns)
Socket0: 654.43
Socket1: 607.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.46        Core1: 17.70        
Core2: 30.56        Core3: 34.18        
Core4: 16.68        Core5: 18.68        
Core6: 39.05        Core7: 19.17        
Core8: 19.09        Core9: 25.71        
Core10: 33.15        Core11: 19.55        
Core12: 18.31        Core13: 37.90        
Core14: 19.24        Core15: 18.82        
Core16: 32.85        Core17: 42.68        
Core18: 19.81        Core19: 19.59        
Core20: 26.13        Core21: 18.27        
Core22: 19.23        Core23: 22.87        
Core24: 36.77        Core25: 18.45        
Core26: 17.99        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 19.00
DDR read Latency(ns)
Socket0: 645.01
Socket1: 647.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.85        Core1: 17.78        
Core2: 30.94        Core3: 34.49        
Core4: 16.91        Core5: 17.88        
Core6: 41.94        Core7: 19.24        
Core8: 18.59        Core9: 25.98        
Core10: 34.80        Core11: 19.71        
Core12: 18.19        Core13: 40.02        
Core14: 19.31        Core15: 18.98        
Core16: 30.36        Core17: 43.16        
Core18: 19.85        Core19: 19.46        
Core20: 26.44        Core21: 18.60        
Core22: 18.92        Core23: 22.99        
Core24: 36.44        Core25: 18.59        
Core26: 17.66        Core27: 20.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 18.99
DDR read Latency(ns)
Socket0: 659.41
Socket1: 644.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.33        Core1: 17.86        
Core2: 30.18        Core3: 33.58        
Core4: 16.32        Core5: 17.71        
Core6: 42.94        Core7: 19.40        
Core8: 19.10        Core9: 25.95        
Core10: 34.17        Core11: 19.65        
Core12: 18.21        Core13: 34.88        
Core14: 19.17        Core15: 18.85        
Core16: 30.64        Core17: 41.20        
Core18: 19.71        Core19: 19.47        
Core20: 25.10        Core21: 18.55        
Core22: 19.07        Core23: 23.00        
Core24: 35.91        Core25: 18.63        
Core26: 18.02        Core27: 19.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.99
DDR read Latency(ns)
Socket0: 652.78
Socket1: 644.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 18.56        
Core2: 29.10        Core3: 33.18        
Core4: 17.26        Core5: 17.98        
Core6: 39.55        Core7: 19.42        
Core8: 19.12        Core9: 25.68        
Core10: 32.28        Core11: 19.65        
Core12: 18.34        Core13: 43.87        
Core14: 19.77        Core15: 19.04        
Core16: 33.82        Core17: 40.43        
Core18: 19.79        Core19: 19.66        
Core20: 26.33        Core21: 18.22        
Core22: 18.96        Core23: 23.22        
Core24: 36.27        Core25: 18.43        
Core26: 18.00        Core27: 20.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 19.09
DDR read Latency(ns)
Socket0: 643.72
Socket1: 648.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.57        Core1: 17.79        
Core2: 28.19        Core3: 34.02        
Core4: 16.87        Core5: 16.77        
Core6: 41.48        Core7: 19.42        
Core8: 18.65        Core9: 26.04        
Core10: 33.92        Core11: 19.79        
Core12: 18.19        Core13: 42.11        
Core14: 19.51        Core15: 19.11        
Core16: 28.97        Core17: 43.07        
Core18: 19.83        Core19: 19.87        
Core20: 26.15        Core21: 18.47        
Core22: 18.74        Core23: 23.15        
Core24: 36.10        Core25: 18.71        
Core26: 17.85        Core27: 20.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 18.93
DDR read Latency(ns)
Socket0: 648.06
Socket1: 638.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.50        Core1: 16.90        
Core2: 29.20        Core3: 34.19        
Core4: 17.20        Core5: 17.91        
Core6: 40.94        Core7: 19.35        
Core8: 18.78        Core9: 26.27        
Core10: 36.75        Core11: 19.97        
Core12: 17.98        Core13: 38.29        
Core14: 19.20        Core15: 19.22        
Core16: 33.22        Core17: 40.84        
Core18: 19.70        Core19: 19.79        
Core20: 26.48        Core21: 18.75        
Core22: 18.61        Core23: 23.10        
Core24: 35.74        Core25: 18.77        
Core26: 17.84        Core27: 19.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 19.03
DDR read Latency(ns)
Socket0: 666.88
Socket1: 630.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 16.38        
Core2: 23.86        Core3: 34.12        
Core4: 19.80        Core5: 17.55        
Core6: 41.88        Core7: 20.16        
Core8: 17.83        Core9: 34.83        
Core10: 41.55        Core11: 19.44        
Core12: 20.19        Core13: 34.66        
Core14: 20.45        Core15: 19.40        
Core16: 35.41        Core17: 35.25        
Core18: 20.56        Core19: 19.46        
Core20: 30.72        Core21: 18.06        
Core22: 17.82        Core23: 20.95        
Core24: 27.62        Core25: 18.69        
Core26: 17.49        Core27: 20.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.86
DDR read Latency(ns)
Socket0: 624.67
Socket1: 611.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.55        Core1: 16.24        
Core2: 23.67        Core3: 33.82        
Core4: 19.57        Core5: 17.85        
Core6: 39.90        Core7: 19.03        
Core8: 17.99        Core9: 30.96        
Core10: 45.50        Core11: 19.67        
Core12: 20.51        Core13: 34.80        
Core14: 20.68        Core15: 19.40        
Core16: 35.50        Core17: 35.28        
Core18: 20.66        Core19: 19.60        
Core20: 29.79        Core21: 18.14        
Core22: 17.56        Core23: 20.53        
Core24: 27.44        Core25: 18.09        
Core26: 17.56        Core27: 21.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 18.73
DDR read Latency(ns)
Socket0: 619.09
Socket1: 620.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.21        Core1: 16.82        
Core2: 23.73        Core3: 33.63        
Core4: 19.52        Core5: 17.15        
Core6: 39.35        Core7: 19.98        
Core8: 17.87        Core9: 29.48        
Core10: 33.98        Core11: 19.48        
Core12: 20.24        Core13: 34.55        
Core14: 20.34        Core15: 19.36        
Core16: 35.21        Core17: 35.41        
Core18: 20.57        Core19: 19.47        
Core20: 31.05        Core21: 18.32        
Core22: 17.51        Core23: 20.49        
Core24: 26.77        Core25: 18.54        
Core26: 17.34        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.85
DDR read Latency(ns)
Socket0: 625.49
Socket1: 611.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.34        Core1: 17.21        
Core2: 23.80        Core3: 33.80        
Core4: 19.93        Core5: 16.91        
Core6: 42.01        Core7: 20.38        
Core8: 17.69        Core9: 31.36        
Core10: 46.05        Core11: 19.48        
Core12: 20.50        Core13: 34.60        
Core14: 20.15        Core15: 19.48        
Core16: 35.57        Core17: 35.59        
Core18: 20.22        Core19: 19.61        
Core20: 31.39        Core21: 18.16        
Core22: 17.22        Core23: 20.41        
Core24: 27.08        Core25: 18.73        
Core26: 16.97        Core27: 20.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.94
DDR read Latency(ns)
Socket0: 632.48
Socket1: 602.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 17.27        
Core2: 23.36        Core3: 34.11        
Core4: 19.82        Core5: 17.09        
Core6: 42.56        Core7: 19.51        
Core8: 17.66        Core9: 32.82        
Core10: 47.69        Core11: 19.68        
Core12: 20.26        Core13: 34.85        
Core14: 20.38        Core15: 19.53        
Core16: 35.52        Core17: 35.05        
Core18: 20.40        Core19: 19.67        
Core20: 30.95        Core21: 18.59        
Core22: 17.44        Core23: 20.22        
Core24: 27.14        Core25: 17.81        
Core26: 17.29        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.85
DDR read Latency(ns)
Socket0: 625.74
Socket1: 604.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.25        Core1: 17.36        
Core2: 23.47        Core3: 33.73        
Core4: 19.98        Core5: 17.30        
Core6: 42.03        Core7: 19.31        
Core8: 17.34        Core9: 30.19        
Core10: 44.04        Core11: 19.83        
Core12: 20.55        Core13: 34.29        
Core14: 20.16        Core15: 19.61        
Core16: 35.51        Core17: 34.95        
Core18: 20.31        Core19: 19.77        
Core20: 31.51        Core21: 17.87        
Core22: 17.69        Core23: 20.44        
Core24: 26.79        Core25: 18.27        
Core26: 17.37        Core27: 20.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 18.88
DDR read Latency(ns)
Socket0: 627.57
Socket1: 604.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 17.64        
Core2: 26.33        Core3: 35.29        
Core4: 19.26        Core5: 17.06        
Core6: 37.86        Core7: 19.32        
Core8: 18.47        Core9: 35.20        
Core10: 43.73        Core11: 20.47        
Core12: 18.28        Core13: 30.36        
Core14: 20.15        Core15: 20.42        
Core16: 35.81        Core17: 30.42        
Core18: 20.52        Core19: 20.80        
Core20: 29.90        Core21: 18.16        
Core22: 17.57        Core23: 22.91        
Core24: 28.22        Core25: 17.89        
Core26: 16.68        Core27: 21.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.10
DDR read Latency(ns)
Socket0: 665.73
Socket1: 641.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 16.88        
Core2: 26.26        Core3: 34.97        
Core4: 18.15        Core5: 18.59        
Core6: 38.04        Core7: 19.16        
Core8: 19.09        Core9: 38.33        
Core10: 44.34        Core11: 20.43        
Core12: 18.42        Core13: 32.71        
Core14: 20.58        Core15: 20.51        
Core16: 35.58        Core17: 30.74        
Core18: 20.88        Core19: 20.83        
Core20: 41.93        Core21: 18.09        
Core22: 17.61        Core23: 22.29        
Core24: 29.10        Core25: 17.85        
Core26: 16.78        Core27: 21.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 19.21
DDR read Latency(ns)
Socket0: 651.48
Socket1: 646.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.39        Core1: 17.52        
Core2: 25.02        Core3: 35.30        
Core4: 18.43        Core5: 17.86        
Core6: 39.77        Core7: 19.57        
Core8: 18.84        Core9: 46.97        
Core10: 31.15        Core11: 20.51        
Core12: 18.43        Core13: 31.99        
Core14: 19.67        Core15: 20.62        
Core16: 35.52        Core17: 30.59        
Core18: 20.51        Core19: 21.11        
Core20: 32.24        Core21: 18.50        
Core22: 17.56        Core23: 22.40        
Core24: 26.76        Core25: 18.18        
Core26: 16.40        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.37
DDR read Latency(ns)
Socket0: 655.87
Socket1: 631.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.97        Core1: 17.94        
Core2: 26.14        Core3: 33.50        
Core4: 16.96        Core5: 18.59        
Core6: 40.85        Core7: 19.17        
Core8: 19.30        Core9: 37.62        
Core10: 40.87        Core11: 20.15        
Core12: 18.66        Core13: 30.24        
Core14: 20.33        Core15: 20.29        
Core16: 35.22        Core17: 30.54        
Core18: 20.85        Core19: 20.61        
Core20: 33.07        Core21: 18.16        
Core22: 17.86        Core23: 21.77        
Core24: 28.72        Core25: 17.84        
Core26: 17.08        Core27: 20.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 19.28
DDR read Latency(ns)
Socket0: 629.45
Socket1: 649.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.61        Core1: 16.80        
Core2: 26.92        Core3: 35.33        
Core4: 17.99        Core5: 18.04        
Core6: 41.30        Core7: 19.62        
Core8: 19.12        Core9: 38.11        
Core10: 48.74        Core11: 20.43        
Core12: 18.56        Core13: 30.14        
Core14: 20.21        Core15: 20.72        
Core16: 35.87        Core17: 30.77        
Core18: 21.08        Core19: 21.10        
Core20: 43.24        Core21: 18.09        
Core22: 17.62        Core23: 22.88        
Core24: 27.84        Core25: 17.82        
Core26: 16.57        Core27: 20.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 19.21
DDR read Latency(ns)
Socket0: 653.11
Socket1: 648.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.36        Core1: 17.74        
Core2: 26.33        Core3: 34.26        
Core4: 18.21        Core5: 17.38        
Core6: 43.58        Core7: 19.65        
Core8: 18.78        Core9: 35.21        
Core10: 39.89        Core11: 20.37        
Core12: 18.56        Core13: 29.79        
Core14: 19.93        Core15: 20.67        
Core16: 35.42        Core17: 30.75        
Core18: 20.82        Core19: 20.99        
Core20: 40.45        Core21: 18.12        
Core22: 17.77        Core23: 22.41        
Core24: 28.93        Core25: 17.88        
Core26: 16.70        Core27: 21.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 19.22
DDR read Latency(ns)
Socket0: 650.86
Socket1: 639.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 15.26        
Core2: 23.53        Core3: 32.13        
Core4: 23.37        Core5: 15.09        
Core6: 40.00        Core7: 20.06        
Core8: 17.55        Core9: 37.02        
Core10: 37.53        Core11: 20.54        
Core12: 18.33        Core13: 29.62        
Core14: 18.53        Core15: 19.64        
Core16: 31.13        Core17: 26.78        
Core18: 18.70        Core19: 19.51        
Core20: 23.67        Core21: 19.15        
Core22: 17.05        Core23: 21.23        
Core24: 35.59        Core25: 19.18        
Core26: 16.11        Core27: 19.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 18.43
DDR read Latency(ns)
Socket0: 639.37
Socket1: 589.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.80        Core1: 16.87        
Core2: 28.21        Core3: 31.39        
Core4: 18.58        Core5: 17.14        
Core6: 40.77        Core7: 18.83        
Core8: 18.51        Core9: 35.52        
Core10: 41.44        Core11: 19.82        
Core12: 19.23        Core13: 27.38        
Core14: 19.98        Core15: 18.84        
Core16: 34.33        Core17: 26.39        
Core18: 20.09        Core19: 18.72        
Core20: 24.04        Core21: 18.29        
Core22: 18.37        Core23: 20.55        
Core24: 35.27        Core25: 18.34        
Core26: 18.00        Core27: 22.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 18.52
DDR read Latency(ns)
Socket0: 635.22
Socket1: 640.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 16.28        
Core2: 26.80        Core3: 31.19        
Core4: 18.85        Core5: 17.27        
Core6: 47.20        Core7: 19.06        
Core8: 18.52        Core9: 38.73        
Core10: 30.01        Core11: 19.88        
Core12: 19.03        Core13: 27.78        
Core14: 19.77        Core15: 18.79        
Core16: 35.41        Core17: 26.44        
Core18: 19.94        Core19: 18.76        
Core20: 24.23        Core21: 18.62        
Core22: 18.14        Core23: 20.18        
Core24: 35.23        Core25: 18.37        
Core26: 17.63        Core27: 22.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.52
DDR read Latency(ns)
Socket0: 633.37
Socket1: 635.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.11        Core1: 15.98        
Core2: 27.05        Core3: 31.36        
Core4: 18.68        Core5: 17.86        
Core6: 43.97        Core7: 19.43        
Core8: 18.42        Core9: 37.89        
Core10: 42.74        Core11: 19.31        
Core12: 19.12        Core13: 27.09        
Core14: 19.90        Core15: 18.84        
Core16: 28.17        Core17: 26.33        
Core18: 20.37        Core19: 18.84        
Core20: 25.19        Core21: 18.28        
Core22: 18.31        Core23: 20.07        
Core24: 31.56        Core25: 18.26        
Core26: 17.82        Core27: 21.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.49
DDR read Latency(ns)
Socket0: 630.90
Socket1: 638.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.01        Core1: 15.96        
Core2: 28.14        Core3: 31.95        
Core4: 20.00        Core5: 16.42        
Core6: 41.38        Core7: 19.53        
Core8: 18.20        Core9: 38.99        
Core10: 41.33        Core11: 19.99        
Core12: 19.08        Core13: 28.53        
Core14: 19.58        Core15: 19.01        
Core16: 36.71        Core17: 26.44        
Core18: 19.51        Core19: 19.21        
Core20: 25.22        Core21: 18.56        
Core22: 17.99        Core23: 20.15        
Core24: 31.87        Core25: 18.47        
Core26: 17.50        Core27: 22.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 18.48
DDR read Latency(ns)
Socket0: 633.06
Socket1: 631.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.51        Core1: 16.82        
Core2: 28.03        Core3: 31.63        
Core4: 18.79        Core5: 16.35        
Core6: 39.42        Core7: 19.03        
Core8: 18.42        Core9: 37.42        
Core10: 43.58        Core11: 19.72        
Core12: 19.08        Core13: 27.12        
Core14: 19.62        Core15: 18.86        
Core16: 33.18        Core17: 26.27        
Core18: 20.48        Core19: 18.83        
Core20: 25.04        Core21: 17.82        
Core22: 18.16        Core23: 20.93        
Core24: 35.29        Core25: 18.56        
Core26: 17.61        Core27: 21.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.39
DDR read Latency(ns)
Socket0: 635.10
Socket1: 629.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.53        Core1: 15.65        
Core2: 24.43        Core3: 36.56        
Core4: 15.74        Core5: 17.54        
Core6: 35.42        Core7: 19.08        
Core8: 19.08        Core9: 35.72        
Core10: 39.69        Core11: 20.02        
Core12: 18.27        Core13: 38.00        
Core14: 20.98        Core15: 18.64        
Core16: 37.54        Core17: 40.38        
Core18: 20.69        Core19: 19.74        
Core20: 41.06        Core21: 17.26        
Core22: 18.86        Core23: 21.96        
Core24: 24.22        Core25: 17.70        
Core26: 16.68        Core27: 25.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.62
DDR read Latency(ns)
Socket0: 644.63
Socket1: 619.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.40        Core1: 15.56        
Core2: 24.67        Core3: 36.16        
Core4: 15.66        Core5: 17.63        
Core6: 38.69        Core7: 19.01        
Core8: 19.42        Core9: 35.97        
Core10: 44.44        Core11: 19.96        
Core12: 18.25        Core13: 36.82        
Core14: 20.91        Core15: 18.88        
Core16: 37.04        Core17: 36.33        
Core18: 20.56        Core19: 19.77        
Core20: 41.18        Core21: 17.24        
Core22: 19.02        Core23: 21.73        
Core24: 24.37        Core25: 17.69        
Core26: 16.66        Core27: 25.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.63
DDR read Latency(ns)
Socket0: 645.11
Socket1: 625.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.23        Core1: 15.95        
Core2: 24.29        Core3: 34.20        
Core4: 15.87        Core5: 17.50        
Core6: 35.94        Core7: 19.04        
Core8: 18.96        Core9: 35.80        
Core10: 44.10        Core11: 20.06        
Core12: 18.38        Core13: 37.24        
Core14: 20.89        Core15: 18.70        
Core16: 37.03        Core17: 34.28        
Core18: 20.79        Core19: 19.69        
Core20: 30.22        Core21: 17.37        
Core22: 18.91        Core23: 21.65        
Core24: 24.11        Core25: 17.73        
Core26: 16.55        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 18.64
DDR read Latency(ns)
Socket0: 648.32
Socket1: 620.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.50        Core1: 16.68        
Core2: 24.23        Core3: 36.79        
Core4: 16.45        Core5: 16.72        
Core6: 31.61        Core7: 19.34        
Core8: 19.26        Core9: 35.63        
Core10: 41.73        Core11: 20.23        
Core12: 18.59        Core13: 42.38        
Core14: 20.78        Core15: 18.90        
Core16: 32.89        Core17: 41.09        
Core18: 20.84        Core19: 19.93        
Core20: 34.87        Core21: 17.18        
Core22: 18.85        Core23: 21.56        
Core24: 24.42        Core25: 17.63        
Core26: 16.22        Core27: 25.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 18.72
DDR read Latency(ns)
Socket0: 648.69
Socket1: 605.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.08        Core1: 16.10        
Core2: 24.53        Core3: 36.25        
Core4: 16.19        Core5: 17.41        
Core6: 34.57        Core7: 19.11        
Core8: 19.41        Core9: 35.73        
Core10: 40.26        Core11: 19.99        
Core12: 18.54        Core13: 42.17        
Core14: 20.59        Core15: 18.77        
Core16: 30.51        Core17: 38.32        
Core18: 20.68        Core19: 19.72        
Core20: 27.95        Core21: 17.33        
Core22: 18.95        Core23: 21.60        
Core24: 24.38        Core25: 17.52        
Core26: 16.61        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.99
Socket1: 18.67
DDR read Latency(ns)
Socket0: 641.52
Socket1: 619.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.76        Core1: 15.75        
Core2: 24.43        Core3: 36.47        
Core4: 16.08        Core5: 17.82        
Core6: 37.63        Core7: 19.05        
Core8: 19.32        Core9: 35.65        
Core10: 43.51        Core11: 19.89        
Core12: 18.41        Core13: 37.30        
Core14: 20.89        Core15: 18.65        
Core16: 35.46        Core17: 38.22        
Core18: 20.87        Core19: 19.75        
Core20: 35.56        Core21: 17.25        
Core22: 18.94        Core23: 21.73        
Core24: 24.35        Core25: 17.61        
Core26: 16.74        Core27: 25.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 18.65
DDR read Latency(ns)
Socket0: 641.09
Socket1: 627.02
