<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p336" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_336{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_336{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_336{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_336{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_336{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t6_336{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_336{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_336{left:69px;bottom:1013px;letter-spacing:-0.14px;}
#t9_336{left:69px;bottom:945px;letter-spacing:0.16px;}
#ta_336{left:150px;bottom:945px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tb_336{left:69px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_336{left:69px;bottom:903px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_336{left:731px;bottom:903px;letter-spacing:-0.14px;}
#te_336{left:69px;bottom:886px;letter-spacing:-0.21px;}
#tf_336{left:110px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_336{left:509px;bottom:886px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#th_336{left:712px;bottom:886px;}
#ti_336{left:718px;bottom:886px;letter-spacing:-0.2px;}
#tj_336{left:761px;bottom:886px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_336{left:69px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_336{left:69px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_336{left:69px;bottom:818px;}
#tn_336{left:95px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#to_336{left:69px;bottom:795px;}
#tp_336{left:95px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tq_336{left:69px;bottom:773px;}
#tr_336{left:95px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_336{left:794px;bottom:783px;}
#tt_336{left:69px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_336{left:69px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tv_336{left:458px;bottom:735px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tw_336{left:658px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_336{left:69px;bottom:718px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ty_336{left:233px;bottom:718px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tz_336{left:449px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_336{left:676px;bottom:725px;}
#t11_336{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_336{left:69px;bottom:635px;letter-spacing:0.13px;}
#t13_336{left:151px;bottom:635px;letter-spacing:0.16px;word-spacing:0.01px;}
#t14_336{left:69px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_336{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t16_336{left:69px;bottom:568px;}
#t17_336{left:95px;bottom:571px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_336{left:69px;bottom:545px;}
#t19_336{left:95px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1a_336{left:722px;bottom:555px;}
#t1b_336{left:69px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1c_336{left:666px;bottom:524px;}
#t1d_336{left:674px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1e_336{left:786px;bottom:524px;}
#t1f_336{left:789px;bottom:524px;letter-spacing:-0.06px;word-spacing:-0.32px;}
#t1g_336{left:69px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1h_336{left:309px;bottom:507px;}
#t1i_336{left:317px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_336{left:491px;bottom:507px;}
#t1k_336{left:499px;bottom:507px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1l_336{left:69px;bottom:481px;}
#t1m_336{left:95px;bottom:484px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t1n_336{left:196px;bottom:484px;}
#t1o_336{left:200px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1p_336{left:95px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_336{left:95px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1r_336{left:396px;bottom:444px;}
#t1s_336{left:410px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1t_336{left:95px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_336{left:69px;bottom:401px;}
#t1v_336{left:95px;bottom:405px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t1w_336{left:196px;bottom:405px;}
#t1x_336{left:200px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1y_336{left:95px;bottom:388px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1z_336{left:95px;bottom:371px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t20_336{left:95px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t21_336{left:95px;bottom:331px;letter-spacing:-0.16px;}
#t22_336{left:176px;bottom:331px;}
#t23_336{left:180px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t24_336{left:203px;bottom:331px;}
#t25_336{left:215px;bottom:331px;}
#t26_336{left:223px;bottom:331px;}
#t27_336{left:235px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t28_336{left:95px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t29_336{left:69px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2a_336{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t2b_336{left:69px;bottom:226px;letter-spacing:-0.16px;}
#t2c_336{left:91px;bottom:226px;letter-spacing:-0.12px;}
#t2d_336{left:69px;bottom:204px;letter-spacing:-0.16px;}
#t2e_336{left:91px;bottom:204px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t2f_336{left:91px;bottom:188px;letter-spacing:-0.12px;}
#t2g_336{left:91px;bottom:171px;letter-spacing:-0.13px;}
#t2h_336{left:69px;bottom:149px;letter-spacing:-0.13px;}
#t2i_336{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#t2j_336{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t2k_336{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_336{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_336{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_336{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_336{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_336{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_336{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_336{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_336{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s9_336{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.sa_336{font-size:14px;font-family:Symbol_144;color:#000;}
.sb_336{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts336" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg336Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg336" style="-webkit-user-select: none;"><object width="935" height="1210" data="336/336.svg" type="image/svg+xml" id="pdf336" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_336" class="t s1_336">13-20 </span><span id="t2_336" class="t s1_336">Vol. 1 </span>
<span id="t3_336" class="t s2_336">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_336" class="t s3_336">The MXCSR register and MXCSR_MASK are part of SSE state (see Section 13.5.2) and are thus associated with </span>
<span id="t5_336" class="t s3_336">RFBM[1]. However, the XSAVE instruction also saves these values when RFBM[2] = 1 (even if RFBM[1] = 0). </span>
<span id="t6_336" class="t s3_336">See Section 13.5 for specifics for each state component and for details regarding mode-specific operation and </span>
<span id="t7_336" class="t s3_336">operation determined by instruction prefixes. See Section 13.13 for details regarding faults caused by memory </span>
<span id="t8_336" class="t s3_336">accesses. </span>
<span id="t9_336" class="t s4_336">13.8 </span><span id="ta_336" class="t s4_336">OPERATION OF XRSTOR </span>
<span id="tb_336" class="t s3_336">The XRSTOR instruction takes a single memory operand, which is an XSAVE area. In addition, the register pair </span>
<span id="tc_336" class="t s3_336">EDX:EAX is an implicit operand used as a state-component bitmap (see Section 13.1) called the </span><span id="td_336" class="t s5_336">instruction </span>
<span id="te_336" class="t s5_336">mask</span><span id="tf_336" class="t s3_336">. The logical-AND of XCR0 and the instruction mask is the </span><span id="tg_336" class="t s5_336">requested-feature bitmap </span><span id="th_336" class="t s3_336">(</span><span id="ti_336" class="t s5_336">RFBM</span><span id="tj_336" class="t s3_336">) of the user </span>
<span id="tk_336" class="t s3_336">state components to be restored. </span>
<span id="tl_336" class="t s3_336">The following conditions cause execution of the XRSTOR instruction to generate a fault: </span>
<span id="tm_336" class="t s6_336">• </span><span id="tn_336" class="t s3_336">If the XSAVE feature set is not enabled (CR4.OSXSAVE = 0), an invalid-opcode exception (#UD) occurs. </span>
<span id="to_336" class="t s6_336">• </span><span id="tp_336" class="t s3_336">If CR0.TS[bit 3] is 1, a device-not-available exception (#NM) occurs. </span>
<span id="tq_336" class="t s6_336">• </span><span id="tr_336" class="t s3_336">If the address of the XSAVE area is not 64-byte aligned, a general-protection exception (#GP) occurs. </span>
<span id="ts_336" class="t s7_336">1 </span>
<span id="tt_336" class="t s3_336">After checking for these faults, the XRSTOR instruction reads the XCOMP_BV field in the XSAVE area’s XSAVE </span>
<span id="tu_336" class="t s3_336">header (see Section 13.4.2). If XCOMP_BV[63] = 0, the </span><span id="tv_336" class="t s5_336">standard form of XRSTOR </span><span id="tw_336" class="t s3_336">is executed (see Section </span>
<span id="tx_336" class="t s3_336">13.8.1); otherwise, the </span><span id="ty_336" class="t s5_336">compacted form of XRSTOR </span><span id="tz_336" class="t s3_336">is executed (see Section 13.8.2). </span>
<span id="t10_336" class="t s7_336">2 </span>
<span id="t11_336" class="t s3_336">See Section 13.2 for details of how to determine whether the compacted form of XRSTOR is supported. </span>
<span id="t12_336" class="t s8_336">13.8.1 </span><span id="t13_336" class="t s8_336">Standard Form of XRSTOR </span>
<span id="t14_336" class="t s3_336">The standard from of XRSTOR performs additional fault checking. Either of the following conditions causes a </span>
<span id="t15_336" class="t s3_336">general-protection exception (#GP): </span>
<span id="t16_336" class="t s6_336">• </span><span id="t17_336" class="t s3_336">The XSTATE_BV field of the XSAVE header sets a bit that is not set in XCR0. </span>
<span id="t18_336" class="t s6_336">• </span><span id="t19_336" class="t s3_336">Bytes 23:8 of the XSAVE header are not all 0 (this implies that all bits in XCOMP_BV are 0). </span>
<span id="t1a_336" class="t s7_336">3 </span>
<span id="t1b_336" class="t s3_336">If none of these conditions cause a fault, the processor updates each state component </span><span id="t1c_336" class="t s9_336">i </span><span id="t1d_336" class="t s3_336">for which RFBM[</span><span id="t1e_336" class="t s9_336">i</span><span id="t1f_336" class="t s3_336">] = 1. </span>
<span id="t1g_336" class="t s3_336">XRSTOR updates state component </span><span id="t1h_336" class="t s9_336">i </span><span id="t1i_336" class="t s3_336">based on the value of bit </span><span id="t1j_336" class="t s9_336">i </span><span id="t1k_336" class="t s3_336">in the XSTATE_BV field of the XSAVE header: </span>
<span id="t1l_336" class="t s6_336">• </span><span id="t1m_336" class="t s3_336">If XSTATE_BV[</span><span id="t1n_336" class="t s9_336">i</span><span id="t1o_336" class="t s3_336">] = 0, the state component is set to its initial configuration. Section 13.6 specifies the initial </span>
<span id="t1p_336" class="t s3_336">configuration of each state component. </span>
<span id="t1q_336" class="t s3_336">The initial configuration of state component </span><span id="t1r_336" class="t s3_336">1 </span><span id="t1s_336" class="t s3_336">pertains only to the XMM registers and not to MXCSR. See below </span>
<span id="t1t_336" class="t s3_336">for the treatment of MXCSR </span>
<span id="t1u_336" class="t s6_336">• </span><span id="t1v_336" class="t s3_336">If XSTATE_BV[</span><span id="t1w_336" class="t s9_336">i</span><span id="t1x_336" class="t s3_336">] = 1, the state component is loaded with data from the XSAVE area. See Section 13.5 for </span>
<span id="t1y_336" class="t s3_336">specifics for each state component and for details regarding mode-specific operation and operation determined </span>
<span id="t1z_336" class="t s3_336">by instruction prefixes. See Section 13.13 for details regarding faults caused by memory accesses. </span>
<span id="t20_336" class="t s3_336">State components 0 and 1 are located in the legacy region of the XSAVE area (see Section 13.4.1). Each state </span>
<span id="t21_336" class="t s3_336">component </span><span id="t22_336" class="t s9_336">i</span><span id="t23_336" class="t s3_336">, 2 </span><span id="t24_336" class="t sa_336">≤ </span><span id="t25_336" class="t s9_336">i </span><span id="t26_336" class="t sa_336">≤ </span><span id="t27_336" class="t s3_336">62, is located in the extended region; the standard form of XRSTOR uses the standard </span>
<span id="t28_336" class="t s3_336">format for the extended region (see Section 13.4.3). </span>
<span id="t29_336" class="t s3_336">The MXCSR register is part of state component 1, SSE state (see Section 13.5.2). However, the standard form of </span>
<span id="t2a_336" class="t s3_336">XRSTOR loads the MXCSR register from memory whenever the RFBM[1] (SSE) or RFBM[2] (AVX) is set, regardless </span>
<span id="t2b_336" class="t sb_336">1. </span><span id="t2c_336" class="t sb_336">If CR0.AM = 1, CPL = 3, and EFLAGS.AC =1, an alignment-check exception (#AC) may occur instead of #GP. </span>
<span id="t2d_336" class="t sb_336">2. </span><span id="t2e_336" class="t sb_336">If the processor does not support the compacted form of XRSTOR, it may execute the standard form of XRSTOR without first read- </span>
<span id="t2f_336" class="t sb_336">ing the XCOMP_BV field. A processor supports the compacted form of XRSTOR only if it enumerates </span>
<span id="t2g_336" class="t sb_336">CPUID.(EAX=0DH,ECX=1):EAX[1] as 1. </span>
<span id="t2h_336" class="t sb_336">3. </span><span id="t2i_336" class="t sb_336">Bytes 63:24 of the XSAVE header are also reserved. Software should ensure that bytes 63:16 of the XSAVE header are all 0 in any </span>
<span id="t2j_336" class="t sb_336">XSAVE area. (Bytes 15:8 should also be 0 if the XSAVE area is to be used on a processor that does not support the compaction </span>
<span id="t2k_336" class="t sb_336">extensions to the XSAVE feature set.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
