$date
	Sun Sep 24 22:04:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module divM_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 " clk_in $end
$var wire 1 ! clk_out $end
$var reg 2 # divcounter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#1
b1 #
1"
#2
0"
#3
1!
b10 #
1"
#4
0"
#5
b11 #
1"
#6
0"
#7
0!
b0 #
1"
#8
0"
#9
b1 #
1"
#10
0"
#11
1!
b10 #
1"
#12
0"
#13
b11 #
1"
#14
0"
#15
0!
b0 #
1"
#16
0"
#17
b1 #
1"
#18
0"
#19
1!
b10 #
1"
#20
0"
#21
b11 #
1"
#22
0"
#23
0!
b0 #
1"
#24
0"
#25
b1 #
1"
#26
0"
#27
1!
b10 #
1"
#28
0"
#29
b11 #
1"
#30
0"
