;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 599300
Time = 50.27
CyclesPerSecond = 11922

; Dispatch stage
Dispatch.Uop.nop = 441
Dispatch.Uop.move = 10516
Dispatch.Uop.add = 31385
Dispatch.Uop.sub = 37188
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92486
Dispatch.Uop.and = 10568
Dispatch.Uop.or = 494
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 10
Dispatch.Uop.shift = 1310
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52713
Dispatch.Uop.store = 36302
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6307
Dispatch.Uop.ret = 5889
Dispatch.Uop.jump = 2201
Dispatch.Uop.branch = 22678
Dispatch.Uop.ibranch = 1077
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171688
Dispatch.Logic = 15067
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89015
Dispatch.Ctrl = 38152
Dispatch.WndSwitch = 12196
Dispatch.Total = 314507
Dispatch.IPC = 0.5248
Dispatch.DutyCycle = 0.1312

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8865
Issue.Uop.add = 28700
Issue.Uop.sub = 33242
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83171
Issue.Uop.and = 9066
Issue.Uop.or = 391
Issue.Uop.xor = 2066
Issue.Uop.not = 3
Issue.Uop.shift = 1106
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46043
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5885
Issue.Uop.ret = 5476
Issue.Uop.jump = 2077
Issue.Uop.branch = 19416
Issue.Uop.ibranch = 984
Issue.Uop.syscall = 76
Issue.Integer = 154081
Issue.Logic = 12757
Issue.FloatingPoint = 62
Issue.Memory = 75816
Issue.Ctrl = 33838
Issue.WndSwitch = 11361
Issue.Total = 276989
Issue.IPC = 0.4622
Issue.DutyCycle = 0.1155

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25399
Commit.Uop.sub = 30822
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75577
Commit.Uop.and = 8721
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43941
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19140
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139673
Commit.Logic = 12125
Commit.FloatingPoint = 56
Commit.Memory = 73714
Commit.Ctrl = 32260
Commit.WndSwitch = 10744
Commit.Total = 258035
Commit.IPC = 0.4306
Commit.DutyCycle = 0.1076

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 32260
Commit.Squashed = 56472
Commit.Mispred = 4191
Commit.PredAcc = 0.8701


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 61942
fu.IntAdd.Denied = 185
fu.IntAdd.WaitingTime = 0.004617
fu.IntMult.Accesses = 99
fu.IntMult.Denied = 1
fu.IntMult.WaitingTime = 0.0101
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 83171
fu.EffAddr.Denied = 17543
fu.EffAddr.WaitingTime = 0.1984
fu.Logic.Accesses = 12757
fu.Logic.Denied = 158
fu.Logic.WaitingTime = 0.02383
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 175860
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 74595
Reuse Percentage = 42.42%
Trivial Instructions = 153
Trivial Percentage = 0.09%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     48825 |             sub |         55 |         55 |                x - x
     49241 |             sub |         12 |         12 |                x - x
     49242 |             sub |         46 |         46 |                x - x
     74955 |             sub |         51 |         51 |                x - x
     74956 |             sub |         23 |         23 |                x - x
     88557 |             sub |         45 |         45 |                x - x
    154146 |             sub |         18 |         18 |                x - x
    154147 |             sub |         21 |         21 |                x - x
    154460 |             sub |         43 |          0 |                x - 0
    155546 |             sub |         78 |         78 |                x - x
    155547 |             sub |         26 |         26 |                x - x
    155896 |             sub |         10 |         10 |                x - x
    155897 |             sub |          9 |          9 |                x - x
    157209 |             sub |         29 |         29 |                x - x
    157210 |             sub |         41 |         41 |                x - x
    157473 |             sub |         29 |          0 |                x - 0
    157478 |             sub |         56 |          0 |                x - 0
    157658 |             sub |          9 |          9 |                x - x
    157659 |             sub |         37 |         37 |                x - x
    158015 |             sub |         78 |         78 |                x - x
    158016 |             sub |         65 |         65 |                x - x
    161129 |             sub |         42 |         42 |                x - x
    161130 |             sub |          3 |          3 |                x - x
    161512 |             sub |         21 |         21 |                x - x
    161513 |             sub |         48 |         48 |                x - x
    161780 |             sub |         27 |         27 |                x - x
    161781 |             sub |         42 |         42 |                x - x
    162079 |             sub |         66 |         66 |                x - x
    162080 |             sub |         50 |         50 |                x - x
    163696 |             sub |         19 |         19 |                x - x
    163697 |             sub |         46 |         46 |                x - x
    164181 |             sub |         24 |         24 |                x - x
    164182 |             sub |         47 |         47 |                x - x
    164449 |             sub |         40 |         40 |                x - x
    164450 |             sub |         35 |         35 |                x - x
    164748 |             sub |         56 |         56 |                x - x
    164749 |             sub |         32 |         32 |                x - x
    165331 |             sub |         79 |         79 |                x - x
    165332 |             sub |         15 |         15 |                x - x
    167224 |             sub |         76 |          0 |                x - 0
    167305 |             sub |         76 |          0 |                x - 0
    167307 |             sub |         76 |         76 |                x - x
    167308 |             sub |         49 |         49 |                x - x
    167658 |             sub |         15 |         15 |                x - x
    167659 |             sub |         74 |         74 |                x - x
    167951 |             sub |          1 |          1 |                x - x
    167952 |             sub |         32 |         32 |                x - x
    168274 |             sub |         44 |         44 |                x - x
    168275 |             sub |         41 |         41 |                x - x
    168857 |             sub |         59 |         59 |                x - x
    168858 |             sub |         63 |         63 |                x - x
    169144 |             sub |         14 |         14 |                x - x
    169145 |             sub |          4 |          4 |                x - x
    169431 |             sub |         20 |         20 |                x - x
    169432 |             sub |          2 |          2 |                x - x
    169720 |             sub |         47 |         47 |                x - x
    169721 |             sub |          8 |          8 |                x - x
    171088 |             sub |         25 |         25 |                x - x
    171089 |             sub |         45 |         45 |                x - x
    171504 |             sub |         12 |         12 |                x - x
    171505 |             sub |         21 |         21 |                x - x
    171778 |             sub |         55 |         55 |                x - x
    171779 |             sub |         57 |         57 |                x - x
    172077 |             sub |          5 |          5 |                x - x
    172078 |             sub |          4 |          4 |                x - x
    172660 |             sub |         47 |         47 |                x - x
    172661 |             sub |         37 |         37 |                x - x
    172935 |             add |          3 |          0 |                x + 0
    172947 |             sub |         39 |         39 |                x - x
    173106 |             sub |         39 |         39 |                x - x
    173107 |             sub |         24 |         24 |                x - x
    173424 |             sub |         36 |         36 |                x - x
    173425 |             sub |         59 |         59 |                x - x
    173727 |             sub |         36 |         36 |                x - x
    173728 |             sub |          3 |          3 |                x - x
    173979 |             sub |         59 |         59 |                x - x
    173980 |             sub |         23 |         23 |                x - x
    175649 |             sub |         26 |          0 |                x - 0
    177233 |             sub |         29 |          0 |                x - 0
    180244 |             sub |         23 |          0 |                x - 0
    180583 |             sub |         27 |          0 |                x - 0
    182394 |             sub |         53 |          0 |                x - 0
    187024 |             sub |         54 |          0 |                x - 0
    187940 |             sub |          3 |          0 |                x - 0
    189800 |             sub |         39 |          0 |                x - 0
    190663 |             sub |         44 |          0 |                x - 0
    205113 |             add |         36 |          0 |                x + 0
    212251 |             add |         29 |          0 |                x + 0
    213883 |             sub |         29 |          0 |                x - 0
    214944 |             sub |         23 |          0 |                x - 0
    223056 |             sub |         54 |          0 |                x - 0
    223145 |             sub |         72 |          0 |                x - 0
    223200 |             sub |          7 |          0 |                x - 0
    223207 |             sub |          3 |          0 |                x - 0
    223214 |             sub |         41 |          0 |                x - 0
    223221 |             sub |         79 |          0 |                x - 0
    223228 |             sub |         49 |          0 |                x - 0
    223235 |             sub |         54 |          0 |                x - 0
    223949 |             sub |         55 |          0 |                x - 0
    225069 |             sub |         76 |          0 |                x - 0
    225138 |             sub |          9 |          0 |                x - 0
    225335 |             sub |         48 |          0 |                x - 0
    225404 |             sub |         31 |          0 |                x - 0
    227585 |             add |          6 |          0 |                x + 0
    233467 |             add |         47 |          0 |                x + 0
    239656 |             sub |         37 |          0 |                x - 0
    252345 |             sub |         28 |          0 |                x - 0
    266269 |             sub |         31 |          0 |                x - 0
    267118 |             sub |         57 |          0 |                x - 0
    269051 |             add |         19 |          0 |                x + 0
    271597 |             sub |         60 |          0 |                x - 0
    285382 |             sub |         29 |          0 |                x - 0
    287813 |             sub |         65 |          0 |                x - 0
    340246 |            mult |         41 |          0 |                x * 0
    365847 |             sub |         19 |          0 |                x - 0
    384090 |             sub |         49 |          0 |                x - 0
    384484 |             sub |         49 |          0 |                x - 0
    385153 |             add |         18 |          0 |                x + 0
    387221 |             sub |         21 |          0 |                x - 0
    393476 |             sub |         79 |          0 |                x - 0
    400363 |             sub |         37 |          0 |                x - 0
    404930 |             sub |         78 |          0 |                x - 0
    407296 |            mult |         40 |          1 |                x * 1
    420210 |             sub |         78 |          0 |                x - 0
    421576 |             add |          0 |          0 |                x + 0
    423494 |             sub |         41 |          0 |                x - 0
    433062 |             sub |         16 |          0 |                x - 0
    442325 |             sub |         33 |          0 |                x - 0
    442328 |             sub |         20 |          0 |                x - 0
    446110 |             sub |         13 |          0 |                x - 0
    448164 |            mult |         12 |          1 |                x * 1
    449510 |             sub |         59 |          0 |                x - 0
    450075 |             add |         19 |          0 |                x + 0
    454531 |             sub |         19 |          0 |                x - 0
    457881 |             add |         63 |          0 |                x + 0
    461217 |            mult |         42 |          0 |                x * 0
    462925 |             sub |         22 |          0 |                x - 0
    462928 |             sub |          9 |          0 |                x - 0
    463451 |             sub |         12 |          0 |                x - 0
    465175 |             sub |         43 |          0 |                x - 0
    468548 |             add |         17 |          0 |                x + 0
    476369 |             sub |          8 |          8 |                x - x
    476905 |             sub |         13 |          0 |                x - 0
    476905 |             sub |         13 |          0 |                x - 0
    486340 |             sub |         39 |          0 |                x - 0
    491223 |            mult |         37 |          1 |                x * 1
    491415 |             sub |         78 |          0 |                x - 0
    497526 |             sub |         10 |          0 |                x - 0
    502557 |             sub |         45 |          0 |                x - 0
    513530 |             sub |         41 |          0 |                x - 0
    538940 |             sub |         60 |          0 |                x - 0
    548802 |             sub |         54 |          0 |                x - 0
    548997 |             sub |         20 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 1072
Correct Predictions: 555
Confident Predictions: 0
Correct Confident Predictions: 555
Overall Accuracy: 51.7724%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 6061
Correct Predictions: 2507
Confident Predictions: 2423
Correct Confident Predictions: 1077
Overall Accuracy: 41.3628%
Confident Predictions Accuracy: 44.449%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 258035
Dispatch.Stall.spec = 56472
Dispatch.Stall.uop_queue = 1440126
Dispatch.Stall.rob = 623349
Dispatch.Stall.iq = 7210
Dispatch.Stall.lsq = 10549
Dispatch.Stall.rename = 892
Dispatch.Stall.ctx = 563

; Dispatch stage
Dispatch.Uop.nop = 441
Dispatch.Uop.move = 10516
Dispatch.Uop.add = 31385
Dispatch.Uop.sub = 37188
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92486
Dispatch.Uop.and = 10568
Dispatch.Uop.or = 494
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 10
Dispatch.Uop.shift = 1310
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52713
Dispatch.Uop.store = 36302
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6307
Dispatch.Uop.ret = 5889
Dispatch.Uop.jump = 2201
Dispatch.Uop.branch = 22678
Dispatch.Uop.ibranch = 1077
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171688
Dispatch.Logic = 15067
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89015
Dispatch.Ctrl = 38152
Dispatch.WndSwitch = 12196
Dispatch.Total = 314507
Dispatch.IPC = 0.5248
Dispatch.DutyCycle = 0.1312

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8865
Issue.Uop.add = 28700
Issue.Uop.sub = 33242
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83171
Issue.Uop.and = 9066
Issue.Uop.or = 391
Issue.Uop.xor = 2066
Issue.Uop.not = 3
Issue.Uop.shift = 1106
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46043
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5885
Issue.Uop.ret = 5476
Issue.Uop.jump = 2077
Issue.Uop.branch = 19416
Issue.Uop.ibranch = 984
Issue.Uop.syscall = 76
Issue.Integer = 154081
Issue.Logic = 12757
Issue.FloatingPoint = 62
Issue.Memory = 75816
Issue.Ctrl = 33838
Issue.WndSwitch = 11361
Issue.Total = 276989
Issue.IPC = 0.4622
Issue.DutyCycle = 0.1155

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25399
Commit.Uop.sub = 30822
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75577
Commit.Uop.and = 8721
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43941
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19140
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139673
Commit.Logic = 12125
Commit.FloatingPoint = 56
Commit.Memory = 73714
Commit.Ctrl = 32260
Commit.WndSwitch = 10744
Commit.Total = 258035
Commit.IPC = 0.4306
Commit.DutyCycle = 0.1076

; Committed branches
Commit.Branches = 32260
Commit.Squashed = 56472
Commit.Mispred = 4191
Commit.PredAcc = 0.8701

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 441
Dispatch.Uop.move = 10516
Dispatch.Uop.add = 31385
Dispatch.Uop.sub = 37188
Dispatch.Uop.mult = 106
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 92486
Dispatch.Uop.and = 10568
Dispatch.Uop.or = 494
Dispatch.Uop.xor = 2532
Dispatch.Uop.not = 10
Dispatch.Uop.shift = 1310
Dispatch.Uop.sign = 153
Dispatch.Uop.fmove = 33
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18
Dispatch.Uop.fpop = 16
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 52713
Dispatch.Uop.store = 36302
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 6307
Dispatch.Uop.ret = 5889
Dispatch.Uop.jump = 2201
Dispatch.Uop.branch = 22678
Dispatch.Uop.ibranch = 1077
Dispatch.Uop.syscall = 77
Dispatch.Integer = 171688
Dispatch.Logic = 15067
Dispatch.FloatingPoint = 67
Dispatch.Memory = 89015
Dispatch.Ctrl = 38152
Dispatch.WndSwitch = 12196
Dispatch.Total = 314507
Dispatch.IPC = 0.5248
Dispatch.DutyCycle = 0.1312

; Issue stage
Issue.Uop.nop = 359
Issue.Uop.move = 8865
Issue.Uop.add = 28700
Issue.Uop.sub = 33242
Issue.Uop.mult = 99
Issue.Uop.div = 4
Issue.Uop.effaddr = 83171
Issue.Uop.and = 9066
Issue.Uop.or = 391
Issue.Uop.xor = 2066
Issue.Uop.not = 3
Issue.Uop.shift = 1106
Issue.Uop.sign = 125
Issue.Uop.fmove = 30
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17
Issue.Uop.fpop = 15
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 46043
Issue.Uop.store = 29773
Issue.Uop.prefetch = 0
Issue.Uop.call = 5885
Issue.Uop.ret = 5476
Issue.Uop.jump = 2077
Issue.Uop.branch = 19416
Issue.Uop.ibranch = 984
Issue.Uop.syscall = 76
Issue.Integer = 154081
Issue.Logic = 12757
Issue.FloatingPoint = 62
Issue.Memory = 75816
Issue.Ctrl = 33838
Issue.WndSwitch = 11361
Issue.Total = 276989
Issue.IPC = 0.4622
Issue.DutyCycle = 0.1155

; Commit stage
Commit.Uop.nop = 132
Commit.Uop.move = 7772
Commit.Uop.add = 25399
Commit.Uop.sub = 30822
Commit.Uop.mult = 99
Commit.Uop.div = 4
Commit.Uop.effaddr = 75577
Commit.Uop.and = 8721
Commit.Uop.or = 374
Commit.Uop.xor = 1878
Commit.Uop.not = 3
Commit.Uop.shift = 1027
Commit.Uop.sign = 122
Commit.Uop.fmove = 28
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 14
Commit.Uop.fpop = 14
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 43941
Commit.Uop.store = 29773
Commit.Uop.prefetch = 0
Commit.Uop.call = 5376
Commit.Uop.ret = 5368
Commit.Uop.jump = 1711
Commit.Uop.branch = 19140
Commit.Uop.ibranch = 665
Commit.Uop.syscall = 75
Commit.Integer = 139673
Commit.Logic = 12125
Commit.FloatingPoint = 56
Commit.Memory = 73714
Commit.Ctrl = 32260
Commit.WndSwitch = 10744
Commit.Total = 258035
Commit.IPC = 0.4306
Commit.DutyCycle = 0.1076

; Committed branches
Commit.Branches = 32260
Commit.Squashed = 56472
Commit.Mispred = 4191
Commit.PredAcc = 0.8701

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 258035
ROB.Writes = 314507
IQ.Size = 40
IQ.Reads = 201173
IQ.Writes = 225492
LSQ.Size = 20
LSQ.Reads = 75816
LSQ.Writes = 89015
RF_Int.Size = 80
RF_Int.Reads = 313394
RF_Int.Writes = 209020
RF_Fp.Size = 40
RF_Fp.Reads = 15
RF_Fp.Writes = 15
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 358853
RAT.IntWrites = 219395
RAT.FpReads = 16
RAT.FpWrites = 17
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 39178
BTB.Writes = 32260

