Analysis & Synthesis report for vga_decoding
Thu May  4 11:17:23 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "color_module:color"
 11. Port Connectivity Checks: "chargenrom:chargenromb"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May  4 11:17:23 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; vga_decoding                                   ;
; Top-level Entity Name           ; vga_decoder                                    ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 23                                             ;
; Total pins                      ; 33                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_decoder        ; vga_decoding       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; vga_sync.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv       ;         ;
; vga_decoder.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv    ;         ;
; color_module.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv   ;         ;
; color_selector.sv                ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_selector.sv ;         ;
; chargenrom.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv     ;         ;
; charrom.txt                      ; yes             ; Auto-Found File              ; D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 130                                   ;
;                                             ;                                       ;
; Combinational ALUT usage for logic          ; 176                                   ;
;     -- 7 input functions                    ; 11                                    ;
;     -- 6 input functions                    ; 73                                    ;
;     -- 5 input functions                    ; 18                                    ;
;     -- 4 input functions                    ; 18                                    ;
;     -- <=3 input functions                  ; 56                                    ;
;                                             ;                                       ;
; Dedicated logic registers                   ; 23                                    ;
;                                             ;                                       ;
; I/O pins                                    ; 33                                    ;
;                                             ;                                       ;
; Total DSP Blocks                            ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; vga_sync:vga_sync_mod|v_count_temp[4] ;
; Maximum fan-out                             ; 52                                    ;
; Total fan-out                               ; 965                                   ;
; Average fan-out                             ; 3.64                                  ;
+---------------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+----------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Entity Name    ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+----------------+--------------+
; |vga_decoder                ; 176 (0)             ; 23 (0)                    ; 0                 ; 0          ; 33   ; 0            ; |vga_decoder                        ; vga_decoder    ; work         ;
;    |chargenrom:chargenromb| ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_decoder|chargenrom:chargenromb ; chargenrom     ; work         ;
;    |color_module:color|     ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_decoder|color_module:color     ; color_module   ; work         ;
;    |color_selector:color2|  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_decoder|color_selector:color2  ; color_selector ; work         ;
;    |vga_sync:vga_sync_mod|  ; 37 (37)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_decoder|vga_sync:vga_sync_mod  ; vga_sync       ; work         ;
+-----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 23    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_decoder|color_module:color|number[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "color_module:color"                 ;
+------------------------------+-------+----------+--------------+
; Port                         ; Type  ; Severity ; Details      ;
+------------------------------+-------+----------+--------------+
; matriz_entrada[0][0]         ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[0][1][31..5]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[0][1][3..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[0][1][4]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[0][2][31..3]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[0][2][1..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[0][2][2]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[0][3]         ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][0][31..4]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][0][2..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][0][3]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[1][1][31..6]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][1][4..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][1][5]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[1][2][31..9]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][2][7..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][2][8]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[1][3][31..11] ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][3][9..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[1][3][10]     ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[2][0][31..12] ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][0][10..0]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][0][11]     ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[2][1][31..3]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][1][1..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][1][2]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[2][2][31..5]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][2][3..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[2][2][4]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[2][3]         ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][0][31..6]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][0][4..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][0][5]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[3][1][31..4]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][1][2..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][1][3]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[3][2][31..9]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][2][7..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][2][8]      ; Input ; Info     ; Stuck at VCC ;
; matriz_entrada[3][3][31..3]  ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][3][1..0]   ; Input ; Info     ; Stuck at GND ;
; matriz_entrada[3][3][2]      ; Input ; Info     ; Stuck at VCC ;
+------------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chargenrom:chargenromb"                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ch    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ch[7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 23                          ;
;     CLR               ; 2                           ;
;     ENA CLR SCLR      ; 20                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 185                         ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 154                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 18                          ;
;         6 data inputs ; 73                          ;
; boundary_port         ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 7.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu May  4 11:17:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_decoding -c vga_decoding
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.sv
    Info (12023): Found entity 1: vga_sync File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_decoder.sv
    Info (12023): Found entity 1: vga_decoder File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_module.sv
    Info (12023): Found entity 1: color_module File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_decoder_tb.sv
    Info (12023): Found entity 1: vga_decoder_tb File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_selector.sv
    Info (12023): Found entity 1: color_selector File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv Line: 1
Info (12127): Elaborating entity "vga_decoder" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vga_decoder.sv(11): object "clk_out_copy" assigned a value but never read File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 11
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_entrada" into its bus
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:vga_sync_mod" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 31
Warning (10230): Verilog HDL assignment warning at vga_sync.sv(67): truncated value with size 32 to match size of target (10) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv Line: 67
Warning (10230): Verilog HDL assignment warning at vga_sync.sv(71): truncated value with size 32 to match size of target (10) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_sync.sv Line: 71
Info (12128): Elaborating entity "chargenrom" for hierarchy "chargenrom:chargenromb" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 34
Warning (10230): Verilog HDL assignment warning at charrom.txt(1): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1
Warning (10230): Verilog HDL assignment warning at charrom.txt(2): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2
Warning (10230): Verilog HDL assignment warning at charrom.txt(3): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 3
Warning (10230): Verilog HDL assignment warning at charrom.txt(4): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 4
Warning (10230): Verilog HDL assignment warning at charrom.txt(5): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 5
Warning (10230): Verilog HDL assignment warning at charrom.txt(6): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 6
Warning (10230): Verilog HDL assignment warning at charrom.txt(7): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 7
Warning (10230): Verilog HDL assignment warning at charrom.txt(8): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 8
Warning (10230): Verilog HDL assignment warning at charrom.txt(9): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 9
Warning (10230): Verilog HDL assignment warning at charrom.txt(10): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 10
Warning (10230): Verilog HDL assignment warning at charrom.txt(11): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 11
Warning (10230): Verilog HDL assignment warning at charrom.txt(12): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 12
Warning (10230): Verilog HDL assignment warning at charrom.txt(13): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 13
Warning (10230): Verilog HDL assignment warning at charrom.txt(14): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 14
Warning (10230): Verilog HDL assignment warning at charrom.txt(15): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 15
Warning (10230): Verilog HDL assignment warning at charrom.txt(16): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 16
Warning (10230): Verilog HDL assignment warning at charrom.txt(17): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 17
Warning (10230): Verilog HDL assignment warning at charrom.txt(18): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 18
Warning (10230): Verilog HDL assignment warning at charrom.txt(19): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 19
Warning (10230): Verilog HDL assignment warning at charrom.txt(20): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 20
Warning (10230): Verilog HDL assignment warning at charrom.txt(21): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 21
Warning (10230): Verilog HDL assignment warning at charrom.txt(22): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 22
Warning (10230): Verilog HDL assignment warning at charrom.txt(23): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 23
Warning (10230): Verilog HDL assignment warning at charrom.txt(24): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 24
Warning (10230): Verilog HDL assignment warning at charrom.txt(25): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 25
Warning (10230): Verilog HDL assignment warning at charrom.txt(26): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 26
Warning (10230): Verilog HDL assignment warning at charrom.txt(27): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 27
Warning (10230): Verilog HDL assignment warning at charrom.txt(28): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 28
Warning (10230): Verilog HDL assignment warning at charrom.txt(29): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 29
Warning (10230): Verilog HDL assignment warning at charrom.txt(30): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 30
Warning (10230): Verilog HDL assignment warning at charrom.txt(31): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 31
Warning (10230): Verilog HDL assignment warning at charrom.txt(32): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 32
Warning (10230): Verilog HDL assignment warning at charrom.txt(33): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 33
Warning (10230): Verilog HDL assignment warning at charrom.txt(34): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 34
Warning (10230): Verilog HDL assignment warning at charrom.txt(35): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 35
Warning (10230): Verilog HDL assignment warning at charrom.txt(36): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 36
Warning (10230): Verilog HDL assignment warning at charrom.txt(37): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 37
Warning (10230): Verilog HDL assignment warning at charrom.txt(38): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 38
Warning (10230): Verilog HDL assignment warning at charrom.txt(39): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 39
Warning (10230): Verilog HDL assignment warning at charrom.txt(40): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 40
Warning (10230): Verilog HDL assignment warning at charrom.txt(41): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 41
Warning (10230): Verilog HDL assignment warning at charrom.txt(42): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 42
Warning (10230): Verilog HDL assignment warning at charrom.txt(43): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 43
Warning (10230): Verilog HDL assignment warning at charrom.txt(44): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 44
Warning (10230): Verilog HDL assignment warning at charrom.txt(45): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 45
Warning (10230): Verilog HDL assignment warning at charrom.txt(46): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 46
Warning (10230): Verilog HDL assignment warning at charrom.txt(47): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 47
Warning (10230): Verilog HDL assignment warning at charrom.txt(48): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 48
Warning (10230): Verilog HDL assignment warning at charrom.txt(49): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 49
Warning (10230): Verilog HDL assignment warning at charrom.txt(50): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 50
Warning (10230): Verilog HDL assignment warning at charrom.txt(51): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 51
Warning (10230): Verilog HDL assignment warning at charrom.txt(52): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 52
Warning (10230): Verilog HDL assignment warning at charrom.txt(53): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 53
Warning (10230): Verilog HDL assignment warning at charrom.txt(54): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 54
Warning (10230): Verilog HDL assignment warning at charrom.txt(55): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 55
Warning (10230): Verilog HDL assignment warning at charrom.txt(56): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 56
Warning (10230): Verilog HDL assignment warning at charrom.txt(57): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 57
Warning (10230): Verilog HDL assignment warning at charrom.txt(58): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 58
Warning (10230): Verilog HDL assignment warning at charrom.txt(59): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 59
Warning (10230): Verilog HDL assignment warning at charrom.txt(60): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 60
Warning (10230): Verilog HDL assignment warning at charrom.txt(61): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 61
Warning (10230): Verilog HDL assignment warning at charrom.txt(62): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 62
Warning (10230): Verilog HDL assignment warning at charrom.txt(63): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 63
Warning (10230): Verilog HDL assignment warning at charrom.txt(64): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 64
Warning (10230): Verilog HDL assignment warning at charrom.txt(65): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 65
Warning (10230): Verilog HDL assignment warning at charrom.txt(66): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 66
Warning (10230): Verilog HDL assignment warning at charrom.txt(67): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 67
Warning (10230): Verilog HDL assignment warning at charrom.txt(68): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 68
Warning (10230): Verilog HDL assignment warning at charrom.txt(69): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 69
Warning (10230): Verilog HDL assignment warning at charrom.txt(70): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 70
Warning (10230): Verilog HDL assignment warning at charrom.txt(71): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 71
Warning (10230): Verilog HDL assignment warning at charrom.txt(72): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 72
Warning (10230): Verilog HDL assignment warning at charrom.txt(73): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 73
Warning (10230): Verilog HDL assignment warning at charrom.txt(74): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 74
Warning (10230): Verilog HDL assignment warning at charrom.txt(75): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 75
Warning (10230): Verilog HDL assignment warning at charrom.txt(76): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 76
Warning (10230): Verilog HDL assignment warning at charrom.txt(77): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 77
Warning (10230): Verilog HDL assignment warning at charrom.txt(78): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 78
Warning (10230): Verilog HDL assignment warning at charrom.txt(79): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 79
Warning (10230): Verilog HDL assignment warning at charrom.txt(80): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 80
Warning (10230): Verilog HDL assignment warning at charrom.txt(81): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 81
Warning (10230): Verilog HDL assignment warning at charrom.txt(82): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 82
Warning (10230): Verilog HDL assignment warning at charrom.txt(83): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 83
Warning (10230): Verilog HDL assignment warning at charrom.txt(84): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 84
Warning (10230): Verilog HDL assignment warning at charrom.txt(85): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 85
Warning (10230): Verilog HDL assignment warning at charrom.txt(86): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 86
Warning (10230): Verilog HDL assignment warning at charrom.txt(87): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 87
Warning (10230): Verilog HDL assignment warning at charrom.txt(88): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 88
Warning (10230): Verilog HDL assignment warning at charrom.txt(89): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 89
Warning (10230): Verilog HDL assignment warning at charrom.txt(90): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 90
Warning (10230): Verilog HDL assignment warning at charrom.txt(91): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 91
Warning (10230): Verilog HDL assignment warning at charrom.txt(92): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 92
Warning (10230): Verilog HDL assignment warning at charrom.txt(93): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 93
Warning (10230): Verilog HDL assignment warning at charrom.txt(94): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 94
Warning (10230): Verilog HDL assignment warning at charrom.txt(95): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 95
Warning (10230): Verilog HDL assignment warning at charrom.txt(96): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 96
Warning (10230): Verilog HDL assignment warning at charrom.txt(97): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 97
Warning (10230): Verilog HDL assignment warning at charrom.txt(98): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 98
Warning (10230): Verilog HDL assignment warning at charrom.txt(99): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 99
Warning (10230): Verilog HDL assignment warning at charrom.txt(100): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 100
Warning (10230): Verilog HDL assignment warning at charrom.txt(101): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 101
Warning (10230): Verilog HDL assignment warning at charrom.txt(102): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 102
Warning (10230): Verilog HDL assignment warning at charrom.txt(103): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 103
Warning (10230): Verilog HDL assignment warning at charrom.txt(104): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 104
Warning (10230): Verilog HDL assignment warning at charrom.txt(105): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 105
Warning (10230): Verilog HDL assignment warning at charrom.txt(106): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 106
Warning (10230): Verilog HDL assignment warning at charrom.txt(107): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 107
Warning (10230): Verilog HDL assignment warning at charrom.txt(108): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 108
Warning (10230): Verilog HDL assignment warning at charrom.txt(109): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 109
Warning (10230): Verilog HDL assignment warning at charrom.txt(110): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 110
Warning (10230): Verilog HDL assignment warning at charrom.txt(111): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 111
Warning (10230): Verilog HDL assignment warning at charrom.txt(112): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 112
Warning (10230): Verilog HDL assignment warning at charrom.txt(113): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 113
Warning (10230): Verilog HDL assignment warning at charrom.txt(114): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 114
Warning (10230): Verilog HDL assignment warning at charrom.txt(115): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 115
Warning (10230): Verilog HDL assignment warning at charrom.txt(116): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 116
Warning (10230): Verilog HDL assignment warning at charrom.txt(117): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 117
Warning (10230): Verilog HDL assignment warning at charrom.txt(118): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 118
Warning (10230): Verilog HDL assignment warning at charrom.txt(119): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 119
Warning (10230): Verilog HDL assignment warning at charrom.txt(120): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 120
Warning (10230): Verilog HDL assignment warning at charrom.txt(121): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 121
Warning (10230): Verilog HDL assignment warning at charrom.txt(122): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 122
Warning (10230): Verilog HDL assignment warning at charrom.txt(123): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 123
Warning (10230): Verilog HDL assignment warning at charrom.txt(124): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 124
Warning (10230): Verilog HDL assignment warning at charrom.txt(125): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 125
Warning (10230): Verilog HDL assignment warning at charrom.txt(126): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 126
Warning (10230): Verilog HDL assignment warning at charrom.txt(127): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 127
Warning (10230): Verilog HDL assignment warning at charrom.txt(128): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 128
Warning (10230): Verilog HDL assignment warning at charrom.txt(129): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 129
Warning (10230): Verilog HDL assignment warning at charrom.txt(130): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 130
Warning (10230): Verilog HDL assignment warning at charrom.txt(131): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 131
Warning (10230): Verilog HDL assignment warning at charrom.txt(132): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 132
Warning (10230): Verilog HDL assignment warning at charrom.txt(133): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 133
Warning (10230): Verilog HDL assignment warning at charrom.txt(134): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 134
Warning (10230): Verilog HDL assignment warning at charrom.txt(135): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 135
Warning (10230): Verilog HDL assignment warning at charrom.txt(136): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 136
Warning (10230): Verilog HDL assignment warning at charrom.txt(137): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 137
Warning (10230): Verilog HDL assignment warning at charrom.txt(138): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 138
Warning (10230): Verilog HDL assignment warning at charrom.txt(139): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 139
Warning (10230): Verilog HDL assignment warning at charrom.txt(140): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 140
Warning (10230): Verilog HDL assignment warning at charrom.txt(141): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 141
Warning (10230): Verilog HDL assignment warning at charrom.txt(142): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 142
Warning (10230): Verilog HDL assignment warning at charrom.txt(143): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 143
Warning (10230): Verilog HDL assignment warning at charrom.txt(144): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 144
Warning (10230): Verilog HDL assignment warning at charrom.txt(145): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 145
Warning (10230): Verilog HDL assignment warning at charrom.txt(146): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 146
Warning (10230): Verilog HDL assignment warning at charrom.txt(147): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 147
Warning (10230): Verilog HDL assignment warning at charrom.txt(148): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 148
Warning (10230): Verilog HDL assignment warning at charrom.txt(149): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 149
Warning (10230): Verilog HDL assignment warning at charrom.txt(150): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 150
Warning (10230): Verilog HDL assignment warning at charrom.txt(151): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 151
Warning (10230): Verilog HDL assignment warning at charrom.txt(152): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 152
Warning (10230): Verilog HDL assignment warning at charrom.txt(153): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 153
Warning (10230): Verilog HDL assignment warning at charrom.txt(154): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 154
Warning (10230): Verilog HDL assignment warning at charrom.txt(155): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 155
Warning (10230): Verilog HDL assignment warning at charrom.txt(156): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 156
Warning (10230): Verilog HDL assignment warning at charrom.txt(157): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 157
Warning (10230): Verilog HDL assignment warning at charrom.txt(158): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 158
Warning (10230): Verilog HDL assignment warning at charrom.txt(159): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 159
Warning (10230): Verilog HDL assignment warning at charrom.txt(160): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 160
Warning (10230): Verilog HDL assignment warning at charrom.txt(161): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 161
Warning (10230): Verilog HDL assignment warning at charrom.txt(162): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 162
Warning (10230): Verilog HDL assignment warning at charrom.txt(163): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 163
Warning (10230): Verilog HDL assignment warning at charrom.txt(164): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 164
Warning (10230): Verilog HDL assignment warning at charrom.txt(165): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 165
Warning (10230): Verilog HDL assignment warning at charrom.txt(166): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 166
Warning (10230): Verilog HDL assignment warning at charrom.txt(167): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 167
Warning (10230): Verilog HDL assignment warning at charrom.txt(168): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 168
Warning (10230): Verilog HDL assignment warning at charrom.txt(169): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 169
Warning (10230): Verilog HDL assignment warning at charrom.txt(170): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 170
Warning (10230): Verilog HDL assignment warning at charrom.txt(171): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 171
Warning (10230): Verilog HDL assignment warning at charrom.txt(172): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 172
Warning (10230): Verilog HDL assignment warning at charrom.txt(173): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 173
Warning (10230): Verilog HDL assignment warning at charrom.txt(174): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 174
Warning (10230): Verilog HDL assignment warning at charrom.txt(175): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 175
Warning (10230): Verilog HDL assignment warning at charrom.txt(176): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 176
Warning (10230): Verilog HDL assignment warning at charrom.txt(177): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 177
Warning (10230): Verilog HDL assignment warning at charrom.txt(178): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 178
Warning (10230): Verilog HDL assignment warning at charrom.txt(179): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 179
Warning (10230): Verilog HDL assignment warning at charrom.txt(180): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 180
Warning (10230): Verilog HDL assignment warning at charrom.txt(181): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 181
Warning (10230): Verilog HDL assignment warning at charrom.txt(182): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 182
Warning (10230): Verilog HDL assignment warning at charrom.txt(183): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 183
Warning (10230): Verilog HDL assignment warning at charrom.txt(184): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 184
Warning (10230): Verilog HDL assignment warning at charrom.txt(185): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 185
Warning (10230): Verilog HDL assignment warning at charrom.txt(186): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 186
Warning (10230): Verilog HDL assignment warning at charrom.txt(187): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 187
Warning (10230): Verilog HDL assignment warning at charrom.txt(188): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 188
Warning (10230): Verilog HDL assignment warning at charrom.txt(189): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 189
Warning (10230): Verilog HDL assignment warning at charrom.txt(190): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 190
Warning (10230): Verilog HDL assignment warning at charrom.txt(191): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 191
Warning (10230): Verilog HDL assignment warning at charrom.txt(192): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 192
Warning (10230): Verilog HDL assignment warning at charrom.txt(193): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 193
Warning (10230): Verilog HDL assignment warning at charrom.txt(194): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 194
Warning (10230): Verilog HDL assignment warning at charrom.txt(195): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 195
Warning (10230): Verilog HDL assignment warning at charrom.txt(196): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 196
Warning (10230): Verilog HDL assignment warning at charrom.txt(197): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 197
Warning (10230): Verilog HDL assignment warning at charrom.txt(198): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 198
Warning (10230): Verilog HDL assignment warning at charrom.txt(199): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 199
Warning (10230): Verilog HDL assignment warning at charrom.txt(200): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 200
Warning (10230): Verilog HDL assignment warning at charrom.txt(201): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 201
Warning (10230): Verilog HDL assignment warning at charrom.txt(202): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 202
Warning (10230): Verilog HDL assignment warning at charrom.txt(203): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 203
Warning (10230): Verilog HDL assignment warning at charrom.txt(204): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 204
Warning (10230): Verilog HDL assignment warning at charrom.txt(205): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 205
Warning (10230): Verilog HDL assignment warning at charrom.txt(206): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 206
Warning (10230): Verilog HDL assignment warning at charrom.txt(207): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 207
Warning (10230): Verilog HDL assignment warning at charrom.txt(208): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 208
Warning (10230): Verilog HDL assignment warning at charrom.txt(209): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 209
Warning (10230): Verilog HDL assignment warning at charrom.txt(210): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 210
Warning (10230): Verilog HDL assignment warning at charrom.txt(211): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 211
Warning (10230): Verilog HDL assignment warning at charrom.txt(212): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 212
Warning (10230): Verilog HDL assignment warning at charrom.txt(213): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 213
Warning (10230): Verilog HDL assignment warning at charrom.txt(214): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 214
Warning (10230): Verilog HDL assignment warning at charrom.txt(215): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 215
Warning (10230): Verilog HDL assignment warning at charrom.txt(216): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 216
Warning (10230): Verilog HDL assignment warning at charrom.txt(217): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 217
Warning (10230): Verilog HDL assignment warning at charrom.txt(218): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 218
Warning (10230): Verilog HDL assignment warning at charrom.txt(219): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 219
Warning (10230): Verilog HDL assignment warning at charrom.txt(220): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 220
Warning (10230): Verilog HDL assignment warning at charrom.txt(221): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 221
Warning (10230): Verilog HDL assignment warning at charrom.txt(222): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 222
Warning (10230): Verilog HDL assignment warning at charrom.txt(223): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 223
Warning (10230): Verilog HDL assignment warning at charrom.txt(224): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 224
Warning (10230): Verilog HDL assignment warning at charrom.txt(225): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 225
Warning (10230): Verilog HDL assignment warning at charrom.txt(226): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 226
Warning (10230): Verilog HDL assignment warning at charrom.txt(227): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 227
Warning (10230): Verilog HDL assignment warning at charrom.txt(228): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 228
Warning (10230): Verilog HDL assignment warning at charrom.txt(229): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 229
Warning (10230): Verilog HDL assignment warning at charrom.txt(230): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 230
Warning (10230): Verilog HDL assignment warning at charrom.txt(231): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 231
Warning (10230): Verilog HDL assignment warning at charrom.txt(232): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 232
Warning (10230): Verilog HDL assignment warning at charrom.txt(233): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 233
Warning (10230): Verilog HDL assignment warning at charrom.txt(234): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 234
Warning (10230): Verilog HDL assignment warning at charrom.txt(235): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 235
Warning (10230): Verilog HDL assignment warning at charrom.txt(236): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 236
Warning (10230): Verilog HDL assignment warning at charrom.txt(237): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 237
Warning (10230): Verilog HDL assignment warning at charrom.txt(238): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 238
Warning (10230): Verilog HDL assignment warning at charrom.txt(239): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 239
Warning (10230): Verilog HDL assignment warning at charrom.txt(240): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 240
Warning (10230): Verilog HDL assignment warning at charrom.txt(241): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 241
Warning (10230): Verilog HDL assignment warning at charrom.txt(242): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 242
Warning (10230): Verilog HDL assignment warning at charrom.txt(243): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 243
Warning (10230): Verilog HDL assignment warning at charrom.txt(244): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 244
Warning (10230): Verilog HDL assignment warning at charrom.txt(245): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 245
Warning (10230): Verilog HDL assignment warning at charrom.txt(246): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 246
Warning (10230): Verilog HDL assignment warning at charrom.txt(247): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 247
Warning (10230): Verilog HDL assignment warning at charrom.txt(248): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 248
Warning (10230): Verilog HDL assignment warning at charrom.txt(249): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 249
Warning (10230): Verilog HDL assignment warning at charrom.txt(250): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 250
Warning (10230): Verilog HDL assignment warning at charrom.txt(251): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 251
Warning (10230): Verilog HDL assignment warning at charrom.txt(252): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 252
Warning (10230): Verilog HDL assignment warning at charrom.txt(253): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 253
Warning (10230): Verilog HDL assignment warning at charrom.txt(254): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 254
Warning (10230): Verilog HDL assignment warning at charrom.txt(255): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 255
Warning (10230): Verilog HDL assignment warning at charrom.txt(256): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 256
Warning (10230): Verilog HDL assignment warning at charrom.txt(257): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 257
Warning (10230): Verilog HDL assignment warning at charrom.txt(258): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 258
Warning (10230): Verilog HDL assignment warning at charrom.txt(259): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 259
Warning (10230): Verilog HDL assignment warning at charrom.txt(260): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 260
Warning (10230): Verilog HDL assignment warning at charrom.txt(261): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 261
Warning (10230): Verilog HDL assignment warning at charrom.txt(262): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 262
Warning (10230): Verilog HDL assignment warning at charrom.txt(263): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 263
Warning (10230): Verilog HDL assignment warning at charrom.txt(264): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 264
Warning (10230): Verilog HDL assignment warning at charrom.txt(265): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 265
Warning (10230): Verilog HDL assignment warning at charrom.txt(266): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 266
Warning (10230): Verilog HDL assignment warning at charrom.txt(267): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 267
Warning (10230): Verilog HDL assignment warning at charrom.txt(268): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 268
Warning (10230): Verilog HDL assignment warning at charrom.txt(269): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 269
Warning (10230): Verilog HDL assignment warning at charrom.txt(270): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 270
Warning (10230): Verilog HDL assignment warning at charrom.txt(271): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 271
Warning (10230): Verilog HDL assignment warning at charrom.txt(272): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 272
Warning (10230): Verilog HDL assignment warning at charrom.txt(273): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 273
Warning (10230): Verilog HDL assignment warning at charrom.txt(274): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 274
Warning (10230): Verilog HDL assignment warning at charrom.txt(275): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 275
Warning (10230): Verilog HDL assignment warning at charrom.txt(276): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 276
Warning (10230): Verilog HDL assignment warning at charrom.txt(277): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 277
Warning (10230): Verilog HDL assignment warning at charrom.txt(278): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 278
Warning (10230): Verilog HDL assignment warning at charrom.txt(279): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 279
Warning (10230): Verilog HDL assignment warning at charrom.txt(280): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 280
Warning (10230): Verilog HDL assignment warning at charrom.txt(281): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 281
Warning (10230): Verilog HDL assignment warning at charrom.txt(282): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 282
Warning (10230): Verilog HDL assignment warning at charrom.txt(283): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 283
Warning (10230): Verilog HDL assignment warning at charrom.txt(284): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 284
Warning (10230): Verilog HDL assignment warning at charrom.txt(285): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 285
Warning (10230): Verilog HDL assignment warning at charrom.txt(286): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 286
Warning (10230): Verilog HDL assignment warning at charrom.txt(287): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 287
Warning (10230): Verilog HDL assignment warning at charrom.txt(288): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 288
Warning (10230): Verilog HDL assignment warning at charrom.txt(289): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 289
Warning (10230): Verilog HDL assignment warning at charrom.txt(290): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 290
Warning (10230): Verilog HDL assignment warning at charrom.txt(291): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 291
Warning (10230): Verilog HDL assignment warning at charrom.txt(292): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 292
Warning (10230): Verilog HDL assignment warning at charrom.txt(293): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 293
Warning (10230): Verilog HDL assignment warning at charrom.txt(294): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 294
Warning (10230): Verilog HDL assignment warning at charrom.txt(295): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 295
Warning (10230): Verilog HDL assignment warning at charrom.txt(296): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 296
Warning (10230): Verilog HDL assignment warning at charrom.txt(297): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 297
Warning (10230): Verilog HDL assignment warning at charrom.txt(298): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 298
Warning (10230): Verilog HDL assignment warning at charrom.txt(299): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 299
Warning (10230): Verilog HDL assignment warning at charrom.txt(300): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 300
Warning (10230): Verilog HDL assignment warning at charrom.txt(301): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 301
Warning (10230): Verilog HDL assignment warning at charrom.txt(302): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 302
Warning (10230): Verilog HDL assignment warning at charrom.txt(303): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 303
Warning (10230): Verilog HDL assignment warning at charrom.txt(304): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 304
Warning (10230): Verilog HDL assignment warning at charrom.txt(305): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 305
Warning (10230): Verilog HDL assignment warning at charrom.txt(306): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 306
Warning (10230): Verilog HDL assignment warning at charrom.txt(307): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 307
Warning (10230): Verilog HDL assignment warning at charrom.txt(308): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 308
Warning (10230): Verilog HDL assignment warning at charrom.txt(309): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 309
Warning (10230): Verilog HDL assignment warning at charrom.txt(310): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 310
Warning (10230): Verilog HDL assignment warning at charrom.txt(311): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 311
Warning (10230): Verilog HDL assignment warning at charrom.txt(312): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 312
Warning (10230): Verilog HDL assignment warning at charrom.txt(313): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 313
Warning (10230): Verilog HDL assignment warning at charrom.txt(314): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 314
Warning (10230): Verilog HDL assignment warning at charrom.txt(315): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 315
Warning (10230): Verilog HDL assignment warning at charrom.txt(316): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 316
Warning (10230): Verilog HDL assignment warning at charrom.txt(317): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 317
Warning (10230): Verilog HDL assignment warning at charrom.txt(318): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 318
Warning (10230): Verilog HDL assignment warning at charrom.txt(319): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 319
Warning (10230): Verilog HDL assignment warning at charrom.txt(320): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 320
Warning (10230): Verilog HDL assignment warning at charrom.txt(321): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 321
Warning (10230): Verilog HDL assignment warning at charrom.txt(322): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 322
Warning (10230): Verilog HDL assignment warning at charrom.txt(323): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 323
Warning (10230): Verilog HDL assignment warning at charrom.txt(324): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 324
Warning (10230): Verilog HDL assignment warning at charrom.txt(325): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 325
Warning (10230): Verilog HDL assignment warning at charrom.txt(326): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 326
Warning (10230): Verilog HDL assignment warning at charrom.txt(327): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 327
Warning (10230): Verilog HDL assignment warning at charrom.txt(328): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 328
Warning (10230): Verilog HDL assignment warning at charrom.txt(329): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 329
Warning (10230): Verilog HDL assignment warning at charrom.txt(330): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 330
Warning (10230): Verilog HDL assignment warning at charrom.txt(331): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 331
Warning (10230): Verilog HDL assignment warning at charrom.txt(332): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 332
Warning (10230): Verilog HDL assignment warning at charrom.txt(333): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 333
Warning (10230): Verilog HDL assignment warning at charrom.txt(334): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 334
Warning (10230): Verilog HDL assignment warning at charrom.txt(335): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 335
Warning (10230): Verilog HDL assignment warning at charrom.txt(336): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 336
Warning (10230): Verilog HDL assignment warning at charrom.txt(337): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 337
Warning (10230): Verilog HDL assignment warning at charrom.txt(338): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 338
Warning (10230): Verilog HDL assignment warning at charrom.txt(339): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 339
Warning (10230): Verilog HDL assignment warning at charrom.txt(340): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 340
Warning (10230): Verilog HDL assignment warning at charrom.txt(341): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 341
Warning (10230): Verilog HDL assignment warning at charrom.txt(342): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 342
Warning (10230): Verilog HDL assignment warning at charrom.txt(343): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 343
Warning (10230): Verilog HDL assignment warning at charrom.txt(344): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 344
Warning (10230): Verilog HDL assignment warning at charrom.txt(345): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 345
Warning (10230): Verilog HDL assignment warning at charrom.txt(346): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 346
Warning (10230): Verilog HDL assignment warning at charrom.txt(347): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 347
Warning (10230): Verilog HDL assignment warning at charrom.txt(348): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 348
Warning (10230): Verilog HDL assignment warning at charrom.txt(349): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 349
Warning (10230): Verilog HDL assignment warning at charrom.txt(350): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 350
Warning (10230): Verilog HDL assignment warning at charrom.txt(351): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 351
Warning (10230): Verilog HDL assignment warning at charrom.txt(352): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 352
Warning (10230): Verilog HDL assignment warning at charrom.txt(353): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 353
Warning (10230): Verilog HDL assignment warning at charrom.txt(354): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 354
Warning (10230): Verilog HDL assignment warning at charrom.txt(355): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 355
Warning (10230): Verilog HDL assignment warning at charrom.txt(356): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 356
Warning (10230): Verilog HDL assignment warning at charrom.txt(357): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 357
Warning (10230): Verilog HDL assignment warning at charrom.txt(358): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 358
Warning (10230): Verilog HDL assignment warning at charrom.txt(359): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 359
Warning (10230): Verilog HDL assignment warning at charrom.txt(360): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 360
Warning (10230): Verilog HDL assignment warning at charrom.txt(361): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 361
Warning (10230): Verilog HDL assignment warning at charrom.txt(362): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 362
Warning (10230): Verilog HDL assignment warning at charrom.txt(363): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 363
Warning (10230): Verilog HDL assignment warning at charrom.txt(364): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 364
Warning (10230): Verilog HDL assignment warning at charrom.txt(365): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 365
Warning (10230): Verilog HDL assignment warning at charrom.txt(366): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 366
Warning (10230): Verilog HDL assignment warning at charrom.txt(367): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 367
Warning (10230): Verilog HDL assignment warning at charrom.txt(368): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 368
Warning (10230): Verilog HDL assignment warning at charrom.txt(369): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 369
Warning (10230): Verilog HDL assignment warning at charrom.txt(370): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 370
Warning (10230): Verilog HDL assignment warning at charrom.txt(371): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 371
Warning (10230): Verilog HDL assignment warning at charrom.txt(372): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 372
Warning (10230): Verilog HDL assignment warning at charrom.txt(373): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 373
Warning (10230): Verilog HDL assignment warning at charrom.txt(374): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 374
Warning (10230): Verilog HDL assignment warning at charrom.txt(375): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 375
Warning (10230): Verilog HDL assignment warning at charrom.txt(376): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 376
Warning (10230): Verilog HDL assignment warning at charrom.txt(377): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 377
Warning (10230): Verilog HDL assignment warning at charrom.txt(378): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 378
Warning (10230): Verilog HDL assignment warning at charrom.txt(379): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 379
Warning (10230): Verilog HDL assignment warning at charrom.txt(380): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 380
Warning (10230): Verilog HDL assignment warning at charrom.txt(381): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 381
Warning (10230): Verilog HDL assignment warning at charrom.txt(382): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 382
Warning (10230): Verilog HDL assignment warning at charrom.txt(383): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 383
Warning (10230): Verilog HDL assignment warning at charrom.txt(384): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 384
Warning (10230): Verilog HDL assignment warning at charrom.txt(385): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 385
Warning (10230): Verilog HDL assignment warning at charrom.txt(386): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 386
Warning (10230): Verilog HDL assignment warning at charrom.txt(387): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 387
Warning (10230): Verilog HDL assignment warning at charrom.txt(388): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 388
Warning (10230): Verilog HDL assignment warning at charrom.txt(389): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 389
Warning (10230): Verilog HDL assignment warning at charrom.txt(390): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 390
Warning (10230): Verilog HDL assignment warning at charrom.txt(391): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 391
Warning (10230): Verilog HDL assignment warning at charrom.txt(392): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 392
Warning (10230): Verilog HDL assignment warning at charrom.txt(393): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 393
Warning (10230): Verilog HDL assignment warning at charrom.txt(394): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 394
Warning (10230): Verilog HDL assignment warning at charrom.txt(395): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 395
Warning (10230): Verilog HDL assignment warning at charrom.txt(396): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 396
Warning (10230): Verilog HDL assignment warning at charrom.txt(397): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 397
Warning (10230): Verilog HDL assignment warning at charrom.txt(398): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 398
Warning (10230): Verilog HDL assignment warning at charrom.txt(399): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 399
Warning (10230): Verilog HDL assignment warning at charrom.txt(400): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 400
Warning (10230): Verilog HDL assignment warning at charrom.txt(401): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 401
Warning (10230): Verilog HDL assignment warning at charrom.txt(402): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 402
Warning (10230): Verilog HDL assignment warning at charrom.txt(403): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 403
Warning (10230): Verilog HDL assignment warning at charrom.txt(404): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 404
Warning (10230): Verilog HDL assignment warning at charrom.txt(405): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 405
Warning (10230): Verilog HDL assignment warning at charrom.txt(406): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 406
Warning (10230): Verilog HDL assignment warning at charrom.txt(407): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 407
Warning (10230): Verilog HDL assignment warning at charrom.txt(408): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 408
Warning (10230): Verilog HDL assignment warning at charrom.txt(409): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 409
Warning (10230): Verilog HDL assignment warning at charrom.txt(410): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 410
Warning (10230): Verilog HDL assignment warning at charrom.txt(411): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 411
Warning (10230): Verilog HDL assignment warning at charrom.txt(412): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 412
Warning (10230): Verilog HDL assignment warning at charrom.txt(413): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 413
Warning (10230): Verilog HDL assignment warning at charrom.txt(414): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 414
Warning (10230): Verilog HDL assignment warning at charrom.txt(415): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 415
Warning (10230): Verilog HDL assignment warning at charrom.txt(416): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 416
Warning (10230): Verilog HDL assignment warning at charrom.txt(417): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 417
Warning (10230): Verilog HDL assignment warning at charrom.txt(418): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 418
Warning (10230): Verilog HDL assignment warning at charrom.txt(419): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 419
Warning (10230): Verilog HDL assignment warning at charrom.txt(420): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 420
Warning (10230): Verilog HDL assignment warning at charrom.txt(421): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 421
Warning (10230): Verilog HDL assignment warning at charrom.txt(422): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 422
Warning (10230): Verilog HDL assignment warning at charrom.txt(423): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 423
Warning (10230): Verilog HDL assignment warning at charrom.txt(424): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 424
Warning (10230): Verilog HDL assignment warning at charrom.txt(425): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 425
Warning (10230): Verilog HDL assignment warning at charrom.txt(426): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 426
Warning (10230): Verilog HDL assignment warning at charrom.txt(427): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 427
Warning (10230): Verilog HDL assignment warning at charrom.txt(428): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 428
Warning (10230): Verilog HDL assignment warning at charrom.txt(429): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 429
Warning (10230): Verilog HDL assignment warning at charrom.txt(430): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 430
Warning (10230): Verilog HDL assignment warning at charrom.txt(431): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 431
Warning (10230): Verilog HDL assignment warning at charrom.txt(432): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 432
Warning (10230): Verilog HDL assignment warning at charrom.txt(433): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 433
Warning (10230): Verilog HDL assignment warning at charrom.txt(434): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 434
Warning (10230): Verilog HDL assignment warning at charrom.txt(435): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 435
Warning (10230): Verilog HDL assignment warning at charrom.txt(436): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 436
Warning (10230): Verilog HDL assignment warning at charrom.txt(437): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 437
Warning (10230): Verilog HDL assignment warning at charrom.txt(438): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 438
Warning (10230): Verilog HDL assignment warning at charrom.txt(439): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 439
Warning (10230): Verilog HDL assignment warning at charrom.txt(440): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 440
Warning (10230): Verilog HDL assignment warning at charrom.txt(441): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 441
Warning (10230): Verilog HDL assignment warning at charrom.txt(442): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 442
Warning (10230): Verilog HDL assignment warning at charrom.txt(443): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 443
Warning (10230): Verilog HDL assignment warning at charrom.txt(444): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 444
Warning (10230): Verilog HDL assignment warning at charrom.txt(445): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 445
Warning (10230): Verilog HDL assignment warning at charrom.txt(446): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 446
Warning (10230): Verilog HDL assignment warning at charrom.txt(447): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 447
Warning (10230): Verilog HDL assignment warning at charrom.txt(448): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 448
Warning (10230): Verilog HDL assignment warning at charrom.txt(449): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 449
Warning (10230): Verilog HDL assignment warning at charrom.txt(450): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 450
Warning (10230): Verilog HDL assignment warning at charrom.txt(451): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 451
Warning (10230): Verilog HDL assignment warning at charrom.txt(452): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 452
Warning (10230): Verilog HDL assignment warning at charrom.txt(453): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 453
Warning (10230): Verilog HDL assignment warning at charrom.txt(454): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 454
Warning (10230): Verilog HDL assignment warning at charrom.txt(455): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 455
Warning (10230): Verilog HDL assignment warning at charrom.txt(456): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 456
Warning (10230): Verilog HDL assignment warning at charrom.txt(457): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 457
Warning (10230): Verilog HDL assignment warning at charrom.txt(458): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 458
Warning (10230): Verilog HDL assignment warning at charrom.txt(459): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 459
Warning (10230): Verilog HDL assignment warning at charrom.txt(460): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 460
Warning (10230): Verilog HDL assignment warning at charrom.txt(461): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 461
Warning (10230): Verilog HDL assignment warning at charrom.txt(462): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 462
Warning (10230): Verilog HDL assignment warning at charrom.txt(463): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 463
Warning (10230): Verilog HDL assignment warning at charrom.txt(464): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 464
Warning (10230): Verilog HDL assignment warning at charrom.txt(465): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 465
Warning (10230): Verilog HDL assignment warning at charrom.txt(466): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 466
Warning (10230): Verilog HDL assignment warning at charrom.txt(467): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 467
Warning (10230): Verilog HDL assignment warning at charrom.txt(468): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 468
Warning (10230): Verilog HDL assignment warning at charrom.txt(469): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 469
Warning (10230): Verilog HDL assignment warning at charrom.txt(470): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 470
Warning (10230): Verilog HDL assignment warning at charrom.txt(471): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 471
Warning (10230): Verilog HDL assignment warning at charrom.txt(472): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 472
Warning (10230): Verilog HDL assignment warning at charrom.txt(473): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 473
Warning (10230): Verilog HDL assignment warning at charrom.txt(474): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 474
Warning (10230): Verilog HDL assignment warning at charrom.txt(475): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 475
Warning (10230): Verilog HDL assignment warning at charrom.txt(476): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 476
Warning (10230): Verilog HDL assignment warning at charrom.txt(477): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 477
Warning (10230): Verilog HDL assignment warning at charrom.txt(478): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 478
Warning (10230): Verilog HDL assignment warning at charrom.txt(479): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 479
Warning (10230): Verilog HDL assignment warning at charrom.txt(480): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 480
Warning (10230): Verilog HDL assignment warning at charrom.txt(481): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 481
Warning (10230): Verilog HDL assignment warning at charrom.txt(482): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 482
Warning (10230): Verilog HDL assignment warning at charrom.txt(483): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 483
Warning (10230): Verilog HDL assignment warning at charrom.txt(484): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 484
Warning (10230): Verilog HDL assignment warning at charrom.txt(485): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 485
Warning (10230): Verilog HDL assignment warning at charrom.txt(486): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 486
Warning (10230): Verilog HDL assignment warning at charrom.txt(487): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 487
Warning (10230): Verilog HDL assignment warning at charrom.txt(488): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 488
Warning (10230): Verilog HDL assignment warning at charrom.txt(489): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 489
Warning (10230): Verilog HDL assignment warning at charrom.txt(490): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 490
Warning (10230): Verilog HDL assignment warning at charrom.txt(491): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 491
Warning (10230): Verilog HDL assignment warning at charrom.txt(492): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 492
Warning (10230): Verilog HDL assignment warning at charrom.txt(493): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 493
Warning (10230): Verilog HDL assignment warning at charrom.txt(494): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 494
Warning (10230): Verilog HDL assignment warning at charrom.txt(495): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 495
Warning (10230): Verilog HDL assignment warning at charrom.txt(496): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 496
Warning (10230): Verilog HDL assignment warning at charrom.txt(497): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 497
Warning (10230): Verilog HDL assignment warning at charrom.txt(498): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 498
Warning (10230): Verilog HDL assignment warning at charrom.txt(499): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 499
Warning (10230): Verilog HDL assignment warning at charrom.txt(500): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 500
Warning (10230): Verilog HDL assignment warning at charrom.txt(501): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 501
Warning (10230): Verilog HDL assignment warning at charrom.txt(502): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 502
Warning (10230): Verilog HDL assignment warning at charrom.txt(503): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 503
Warning (10230): Verilog HDL assignment warning at charrom.txt(504): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 504
Warning (10230): Verilog HDL assignment warning at charrom.txt(505): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 505
Warning (10230): Verilog HDL assignment warning at charrom.txt(506): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 506
Warning (10230): Verilog HDL assignment warning at charrom.txt(507): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 507
Warning (10230): Verilog HDL assignment warning at charrom.txt(508): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 508
Warning (10230): Verilog HDL assignment warning at charrom.txt(509): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 509
Warning (10230): Verilog HDL assignment warning at charrom.txt(510): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 510
Warning (10230): Verilog HDL assignment warning at charrom.txt(511): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 511
Warning (10230): Verilog HDL assignment warning at charrom.txt(512): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 512
Warning (10230): Verilog HDL assignment warning at charrom.txt(513): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 513
Warning (10230): Verilog HDL assignment warning at charrom.txt(514): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 514
Warning (10230): Verilog HDL assignment warning at charrom.txt(515): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 515
Warning (10230): Verilog HDL assignment warning at charrom.txt(516): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 516
Warning (10230): Verilog HDL assignment warning at charrom.txt(517): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 517
Warning (10230): Verilog HDL assignment warning at charrom.txt(518): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 518
Warning (10230): Verilog HDL assignment warning at charrom.txt(519): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 519
Warning (10230): Verilog HDL assignment warning at charrom.txt(520): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 520
Warning (10230): Verilog HDL assignment warning at charrom.txt(521): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 521
Warning (10230): Verilog HDL assignment warning at charrom.txt(522): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 522
Warning (10230): Verilog HDL assignment warning at charrom.txt(523): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 523
Warning (10230): Verilog HDL assignment warning at charrom.txt(524): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 524
Warning (10230): Verilog HDL assignment warning at charrom.txt(525): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 525
Warning (10230): Verilog HDL assignment warning at charrom.txt(526): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 526
Warning (10230): Verilog HDL assignment warning at charrom.txt(527): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 527
Warning (10230): Verilog HDL assignment warning at charrom.txt(528): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 528
Warning (10230): Verilog HDL assignment warning at charrom.txt(529): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 529
Warning (10230): Verilog HDL assignment warning at charrom.txt(530): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 530
Warning (10230): Verilog HDL assignment warning at charrom.txt(531): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 531
Warning (10230): Verilog HDL assignment warning at charrom.txt(532): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 532
Warning (10230): Verilog HDL assignment warning at charrom.txt(533): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 533
Warning (10230): Verilog HDL assignment warning at charrom.txt(534): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 534
Warning (10230): Verilog HDL assignment warning at charrom.txt(535): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 535
Warning (10230): Verilog HDL assignment warning at charrom.txt(536): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 536
Warning (10230): Verilog HDL assignment warning at charrom.txt(537): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 537
Warning (10230): Verilog HDL assignment warning at charrom.txt(538): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 538
Warning (10230): Verilog HDL assignment warning at charrom.txt(539): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 539
Warning (10230): Verilog HDL assignment warning at charrom.txt(540): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 540
Warning (10230): Verilog HDL assignment warning at charrom.txt(541): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 541
Warning (10230): Verilog HDL assignment warning at charrom.txt(542): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 542
Warning (10230): Verilog HDL assignment warning at charrom.txt(543): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 543
Warning (10230): Verilog HDL assignment warning at charrom.txt(544): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 544
Warning (10230): Verilog HDL assignment warning at charrom.txt(545): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 545
Warning (10230): Verilog HDL assignment warning at charrom.txt(546): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 546
Warning (10230): Verilog HDL assignment warning at charrom.txt(547): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 547
Warning (10230): Verilog HDL assignment warning at charrom.txt(548): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 548
Warning (10230): Verilog HDL assignment warning at charrom.txt(549): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 549
Warning (10230): Verilog HDL assignment warning at charrom.txt(550): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 550
Warning (10230): Verilog HDL assignment warning at charrom.txt(551): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 551
Warning (10230): Verilog HDL assignment warning at charrom.txt(552): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 552
Warning (10230): Verilog HDL assignment warning at charrom.txt(553): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 553
Warning (10230): Verilog HDL assignment warning at charrom.txt(554): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 554
Warning (10230): Verilog HDL assignment warning at charrom.txt(555): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 555
Warning (10230): Verilog HDL assignment warning at charrom.txt(556): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 556
Warning (10230): Verilog HDL assignment warning at charrom.txt(557): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 557
Warning (10230): Verilog HDL assignment warning at charrom.txt(558): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 558
Warning (10230): Verilog HDL assignment warning at charrom.txt(559): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 559
Warning (10230): Verilog HDL assignment warning at charrom.txt(560): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 560
Warning (10230): Verilog HDL assignment warning at charrom.txt(561): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 561
Warning (10230): Verilog HDL assignment warning at charrom.txt(562): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 562
Warning (10230): Verilog HDL assignment warning at charrom.txt(563): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 563
Warning (10230): Verilog HDL assignment warning at charrom.txt(564): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 564
Warning (10230): Verilog HDL assignment warning at charrom.txt(565): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 565
Warning (10230): Verilog HDL assignment warning at charrom.txt(566): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 566
Warning (10230): Verilog HDL assignment warning at charrom.txt(567): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 567
Warning (10230): Verilog HDL assignment warning at charrom.txt(568): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 568
Warning (10230): Verilog HDL assignment warning at charrom.txt(569): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 569
Warning (10230): Verilog HDL assignment warning at charrom.txt(570): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 570
Warning (10230): Verilog HDL assignment warning at charrom.txt(571): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 571
Warning (10230): Verilog HDL assignment warning at charrom.txt(572): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 572
Warning (10230): Verilog HDL assignment warning at charrom.txt(573): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 573
Warning (10230): Verilog HDL assignment warning at charrom.txt(574): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 574
Warning (10230): Verilog HDL assignment warning at charrom.txt(575): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 575
Warning (10230): Verilog HDL assignment warning at charrom.txt(576): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 576
Warning (10230): Verilog HDL assignment warning at charrom.txt(577): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 577
Warning (10230): Verilog HDL assignment warning at charrom.txt(578): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 578
Warning (10230): Verilog HDL assignment warning at charrom.txt(579): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 579
Warning (10230): Verilog HDL assignment warning at charrom.txt(580): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 580
Warning (10230): Verilog HDL assignment warning at charrom.txt(581): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 581
Warning (10230): Verilog HDL assignment warning at charrom.txt(582): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 582
Warning (10230): Verilog HDL assignment warning at charrom.txt(583): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 583
Warning (10230): Verilog HDL assignment warning at charrom.txt(584): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 584
Warning (10230): Verilog HDL assignment warning at charrom.txt(585): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 585
Warning (10230): Verilog HDL assignment warning at charrom.txt(586): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 586
Warning (10230): Verilog HDL assignment warning at charrom.txt(587): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 587
Warning (10230): Verilog HDL assignment warning at charrom.txt(588): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 588
Warning (10230): Verilog HDL assignment warning at charrom.txt(589): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 589
Warning (10230): Verilog HDL assignment warning at charrom.txt(590): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 590
Warning (10230): Verilog HDL assignment warning at charrom.txt(591): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 591
Warning (10230): Verilog HDL assignment warning at charrom.txt(592): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 592
Warning (10230): Verilog HDL assignment warning at charrom.txt(593): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 593
Warning (10230): Verilog HDL assignment warning at charrom.txt(594): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 594
Warning (10230): Verilog HDL assignment warning at charrom.txt(595): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 595
Warning (10230): Verilog HDL assignment warning at charrom.txt(596): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 596
Warning (10230): Verilog HDL assignment warning at charrom.txt(597): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 597
Warning (10230): Verilog HDL assignment warning at charrom.txt(598): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 598
Warning (10230): Verilog HDL assignment warning at charrom.txt(599): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 599
Warning (10230): Verilog HDL assignment warning at charrom.txt(600): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 600
Warning (10230): Verilog HDL assignment warning at charrom.txt(601): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 601
Warning (10230): Verilog HDL assignment warning at charrom.txt(602): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 602
Warning (10230): Verilog HDL assignment warning at charrom.txt(603): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 603
Warning (10230): Verilog HDL assignment warning at charrom.txt(604): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 604
Warning (10230): Verilog HDL assignment warning at charrom.txt(605): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 605
Warning (10230): Verilog HDL assignment warning at charrom.txt(606): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 606
Warning (10230): Verilog HDL assignment warning at charrom.txt(607): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 607
Warning (10230): Verilog HDL assignment warning at charrom.txt(608): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 608
Warning (10230): Verilog HDL assignment warning at charrom.txt(609): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 609
Warning (10230): Verilog HDL assignment warning at charrom.txt(610): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 610
Warning (10230): Verilog HDL assignment warning at charrom.txt(611): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 611
Warning (10230): Verilog HDL assignment warning at charrom.txt(612): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 612
Warning (10230): Verilog HDL assignment warning at charrom.txt(613): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 613
Warning (10230): Verilog HDL assignment warning at charrom.txt(614): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 614
Warning (10230): Verilog HDL assignment warning at charrom.txt(615): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 615
Warning (10230): Verilog HDL assignment warning at charrom.txt(616): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 616
Warning (10230): Verilog HDL assignment warning at charrom.txt(617): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 617
Warning (10230): Verilog HDL assignment warning at charrom.txt(618): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 618
Warning (10230): Verilog HDL assignment warning at charrom.txt(619): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 619
Warning (10230): Verilog HDL assignment warning at charrom.txt(620): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 620
Warning (10230): Verilog HDL assignment warning at charrom.txt(621): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 621
Warning (10230): Verilog HDL assignment warning at charrom.txt(622): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 622
Warning (10230): Verilog HDL assignment warning at charrom.txt(623): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 623
Warning (10230): Verilog HDL assignment warning at charrom.txt(624): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 624
Warning (10230): Verilog HDL assignment warning at charrom.txt(625): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 625
Warning (10230): Verilog HDL assignment warning at charrom.txt(626): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 626
Warning (10230): Verilog HDL assignment warning at charrom.txt(627): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 627
Warning (10230): Verilog HDL assignment warning at charrom.txt(628): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 628
Warning (10230): Verilog HDL assignment warning at charrom.txt(629): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 629
Warning (10230): Verilog HDL assignment warning at charrom.txt(630): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 630
Warning (10230): Verilog HDL assignment warning at charrom.txt(631): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 631
Warning (10230): Verilog HDL assignment warning at charrom.txt(632): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 632
Warning (10230): Verilog HDL assignment warning at charrom.txt(633): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 633
Warning (10230): Verilog HDL assignment warning at charrom.txt(634): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 634
Warning (10230): Verilog HDL assignment warning at charrom.txt(635): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 635
Warning (10230): Verilog HDL assignment warning at charrom.txt(636): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 636
Warning (10230): Verilog HDL assignment warning at charrom.txt(637): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 637
Warning (10230): Verilog HDL assignment warning at charrom.txt(638): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 638
Warning (10230): Verilog HDL assignment warning at charrom.txt(639): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 639
Warning (10230): Verilog HDL assignment warning at charrom.txt(640): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 640
Warning (10230): Verilog HDL assignment warning at charrom.txt(641): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 641
Warning (10230): Verilog HDL assignment warning at charrom.txt(642): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 642
Warning (10230): Verilog HDL assignment warning at charrom.txt(643): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 643
Warning (10230): Verilog HDL assignment warning at charrom.txt(644): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 644
Warning (10230): Verilog HDL assignment warning at charrom.txt(645): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 645
Warning (10230): Verilog HDL assignment warning at charrom.txt(646): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 646
Warning (10230): Verilog HDL assignment warning at charrom.txt(647): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 647
Warning (10230): Verilog HDL assignment warning at charrom.txt(648): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 648
Warning (10230): Verilog HDL assignment warning at charrom.txt(649): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 649
Warning (10230): Verilog HDL assignment warning at charrom.txt(650): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 650
Warning (10230): Verilog HDL assignment warning at charrom.txt(651): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 651
Warning (10230): Verilog HDL assignment warning at charrom.txt(652): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 652
Warning (10230): Verilog HDL assignment warning at charrom.txt(653): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 653
Warning (10230): Verilog HDL assignment warning at charrom.txt(654): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 654
Warning (10230): Verilog HDL assignment warning at charrom.txt(655): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 655
Warning (10230): Verilog HDL assignment warning at charrom.txt(656): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 656
Warning (10230): Verilog HDL assignment warning at charrom.txt(657): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 657
Warning (10230): Verilog HDL assignment warning at charrom.txt(658): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 658
Warning (10230): Verilog HDL assignment warning at charrom.txt(659): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 659
Warning (10230): Verilog HDL assignment warning at charrom.txt(660): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 660
Warning (10230): Verilog HDL assignment warning at charrom.txt(661): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 661
Warning (10230): Verilog HDL assignment warning at charrom.txt(662): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 662
Warning (10230): Verilog HDL assignment warning at charrom.txt(663): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 663
Warning (10230): Verilog HDL assignment warning at charrom.txt(664): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 664
Warning (10230): Verilog HDL assignment warning at charrom.txt(665): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 665
Warning (10230): Verilog HDL assignment warning at charrom.txt(666): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 666
Warning (10230): Verilog HDL assignment warning at charrom.txt(667): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 667
Warning (10230): Verilog HDL assignment warning at charrom.txt(668): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 668
Warning (10230): Verilog HDL assignment warning at charrom.txt(669): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 669
Warning (10230): Verilog HDL assignment warning at charrom.txt(670): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 670
Warning (10230): Verilog HDL assignment warning at charrom.txt(671): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 671
Warning (10230): Verilog HDL assignment warning at charrom.txt(672): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 672
Warning (10230): Verilog HDL assignment warning at charrom.txt(673): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 673
Warning (10230): Verilog HDL assignment warning at charrom.txt(674): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 674
Warning (10230): Verilog HDL assignment warning at charrom.txt(675): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 675
Warning (10230): Verilog HDL assignment warning at charrom.txt(676): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 676
Warning (10230): Verilog HDL assignment warning at charrom.txt(677): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 677
Warning (10230): Verilog HDL assignment warning at charrom.txt(678): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 678
Warning (10230): Verilog HDL assignment warning at charrom.txt(679): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 679
Warning (10230): Verilog HDL assignment warning at charrom.txt(680): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 680
Warning (10230): Verilog HDL assignment warning at charrom.txt(681): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 681
Warning (10230): Verilog HDL assignment warning at charrom.txt(682): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 682
Warning (10230): Verilog HDL assignment warning at charrom.txt(683): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 683
Warning (10230): Verilog HDL assignment warning at charrom.txt(684): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 684
Warning (10230): Verilog HDL assignment warning at charrom.txt(685): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 685
Warning (10230): Verilog HDL assignment warning at charrom.txt(686): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 686
Warning (10230): Verilog HDL assignment warning at charrom.txt(687): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 687
Warning (10230): Verilog HDL assignment warning at charrom.txt(688): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 688
Warning (10230): Verilog HDL assignment warning at charrom.txt(689): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 689
Warning (10230): Verilog HDL assignment warning at charrom.txt(690): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 690
Warning (10230): Verilog HDL assignment warning at charrom.txt(691): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 691
Warning (10230): Verilog HDL assignment warning at charrom.txt(692): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 692
Warning (10230): Verilog HDL assignment warning at charrom.txt(693): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 693
Warning (10230): Verilog HDL assignment warning at charrom.txt(694): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 694
Warning (10230): Verilog HDL assignment warning at charrom.txt(695): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 695
Warning (10230): Verilog HDL assignment warning at charrom.txt(696): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 696
Warning (10230): Verilog HDL assignment warning at charrom.txt(697): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 697
Warning (10230): Verilog HDL assignment warning at charrom.txt(698): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 698
Warning (10230): Verilog HDL assignment warning at charrom.txt(699): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 699
Warning (10230): Verilog HDL assignment warning at charrom.txt(700): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 700
Warning (10230): Verilog HDL assignment warning at charrom.txt(701): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 701
Warning (10230): Verilog HDL assignment warning at charrom.txt(702): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 702
Warning (10230): Verilog HDL assignment warning at charrom.txt(703): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 703
Warning (10230): Verilog HDL assignment warning at charrom.txt(704): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 704
Warning (10230): Verilog HDL assignment warning at charrom.txt(705): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 705
Warning (10230): Verilog HDL assignment warning at charrom.txt(706): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 706
Warning (10230): Verilog HDL assignment warning at charrom.txt(707): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 707
Warning (10230): Verilog HDL assignment warning at charrom.txt(708): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 708
Warning (10230): Verilog HDL assignment warning at charrom.txt(709): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 709
Warning (10230): Verilog HDL assignment warning at charrom.txt(710): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 710
Warning (10230): Verilog HDL assignment warning at charrom.txt(711): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 711
Warning (10230): Verilog HDL assignment warning at charrom.txt(712): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 712
Warning (10230): Verilog HDL assignment warning at charrom.txt(713): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 713
Warning (10230): Verilog HDL assignment warning at charrom.txt(714): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 714
Warning (10230): Verilog HDL assignment warning at charrom.txt(715): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 715
Warning (10230): Verilog HDL assignment warning at charrom.txt(716): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 716
Warning (10230): Verilog HDL assignment warning at charrom.txt(717): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 717
Warning (10230): Verilog HDL assignment warning at charrom.txt(718): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 718
Warning (10230): Verilog HDL assignment warning at charrom.txt(719): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 719
Warning (10230): Verilog HDL assignment warning at charrom.txt(720): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 720
Warning (10230): Verilog HDL assignment warning at charrom.txt(721): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 721
Warning (10230): Verilog HDL assignment warning at charrom.txt(722): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 722
Warning (10230): Verilog HDL assignment warning at charrom.txt(723): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 723
Warning (10230): Verilog HDL assignment warning at charrom.txt(724): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 724
Warning (10230): Verilog HDL assignment warning at charrom.txt(725): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 725
Warning (10230): Verilog HDL assignment warning at charrom.txt(726): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 726
Warning (10230): Verilog HDL assignment warning at charrom.txt(727): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 727
Warning (10230): Verilog HDL assignment warning at charrom.txt(728): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 728
Warning (10230): Verilog HDL assignment warning at charrom.txt(729): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 729
Warning (10230): Verilog HDL assignment warning at charrom.txt(730): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 730
Warning (10230): Verilog HDL assignment warning at charrom.txt(731): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 731
Warning (10230): Verilog HDL assignment warning at charrom.txt(732): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 732
Warning (10230): Verilog HDL assignment warning at charrom.txt(733): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 733
Warning (10230): Verilog HDL assignment warning at charrom.txt(734): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 734
Warning (10230): Verilog HDL assignment warning at charrom.txt(735): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 735
Warning (10230): Verilog HDL assignment warning at charrom.txt(736): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 736
Warning (10230): Verilog HDL assignment warning at charrom.txt(737): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 737
Warning (10230): Verilog HDL assignment warning at charrom.txt(738): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 738
Warning (10230): Verilog HDL assignment warning at charrom.txt(739): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 739
Warning (10230): Verilog HDL assignment warning at charrom.txt(740): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 740
Warning (10230): Verilog HDL assignment warning at charrom.txt(741): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 741
Warning (10230): Verilog HDL assignment warning at charrom.txt(742): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 742
Warning (10230): Verilog HDL assignment warning at charrom.txt(743): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 743
Warning (10230): Verilog HDL assignment warning at charrom.txt(744): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 744
Warning (10230): Verilog HDL assignment warning at charrom.txt(745): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 745
Warning (10230): Verilog HDL assignment warning at charrom.txt(746): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 746
Warning (10230): Verilog HDL assignment warning at charrom.txt(747): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 747
Warning (10230): Verilog HDL assignment warning at charrom.txt(748): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 748
Warning (10230): Verilog HDL assignment warning at charrom.txt(749): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 749
Warning (10230): Verilog HDL assignment warning at charrom.txt(750): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 750
Warning (10230): Verilog HDL assignment warning at charrom.txt(751): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 751
Warning (10230): Verilog HDL assignment warning at charrom.txt(752): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 752
Warning (10230): Verilog HDL assignment warning at charrom.txt(753): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 753
Warning (10230): Verilog HDL assignment warning at charrom.txt(754): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 754
Warning (10230): Verilog HDL assignment warning at charrom.txt(755): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 755
Warning (10230): Verilog HDL assignment warning at charrom.txt(756): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 756
Warning (10230): Verilog HDL assignment warning at charrom.txt(757): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 757
Warning (10230): Verilog HDL assignment warning at charrom.txt(758): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 758
Warning (10230): Verilog HDL assignment warning at charrom.txt(759): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 759
Warning (10230): Verilog HDL assignment warning at charrom.txt(760): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 760
Warning (10230): Verilog HDL assignment warning at charrom.txt(761): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 761
Warning (10230): Verilog HDL assignment warning at charrom.txt(762): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 762
Warning (10230): Verilog HDL assignment warning at charrom.txt(763): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 763
Warning (10230): Verilog HDL assignment warning at charrom.txt(764): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 764
Warning (10230): Verilog HDL assignment warning at charrom.txt(765): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 765
Warning (10230): Verilog HDL assignment warning at charrom.txt(766): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 766
Warning (10230): Verilog HDL assignment warning at charrom.txt(767): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 767
Warning (10230): Verilog HDL assignment warning at charrom.txt(768): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 768
Warning (10230): Verilog HDL assignment warning at charrom.txt(769): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 769
Warning (10230): Verilog HDL assignment warning at charrom.txt(770): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 770
Warning (10230): Verilog HDL assignment warning at charrom.txt(771): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 771
Warning (10230): Verilog HDL assignment warning at charrom.txt(772): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 772
Warning (10230): Verilog HDL assignment warning at charrom.txt(773): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 773
Warning (10230): Verilog HDL assignment warning at charrom.txt(774): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 774
Warning (10230): Verilog HDL assignment warning at charrom.txt(775): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 775
Warning (10230): Verilog HDL assignment warning at charrom.txt(776): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 776
Warning (10230): Verilog HDL assignment warning at charrom.txt(777): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 777
Warning (10230): Verilog HDL assignment warning at charrom.txt(778): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 778
Warning (10230): Verilog HDL assignment warning at charrom.txt(779): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 779
Warning (10230): Verilog HDL assignment warning at charrom.txt(780): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 780
Warning (10230): Verilog HDL assignment warning at charrom.txt(781): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 781
Warning (10230): Verilog HDL assignment warning at charrom.txt(782): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 782
Warning (10230): Verilog HDL assignment warning at charrom.txt(783): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 783
Warning (10230): Verilog HDL assignment warning at charrom.txt(784): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 784
Warning (10230): Verilog HDL assignment warning at charrom.txt(785): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 785
Warning (10230): Verilog HDL assignment warning at charrom.txt(786): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 786
Warning (10230): Verilog HDL assignment warning at charrom.txt(787): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 787
Warning (10230): Verilog HDL assignment warning at charrom.txt(788): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 788
Warning (10230): Verilog HDL assignment warning at charrom.txt(789): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 789
Warning (10230): Verilog HDL assignment warning at charrom.txt(790): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 790
Warning (10230): Verilog HDL assignment warning at charrom.txt(791): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 791
Warning (10230): Verilog HDL assignment warning at charrom.txt(792): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 792
Warning (10230): Verilog HDL assignment warning at charrom.txt(793): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 793
Warning (10230): Verilog HDL assignment warning at charrom.txt(794): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 794
Warning (10230): Verilog HDL assignment warning at charrom.txt(795): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 795
Warning (10230): Verilog HDL assignment warning at charrom.txt(796): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 796
Warning (10230): Verilog HDL assignment warning at charrom.txt(797): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 797
Warning (10230): Verilog HDL assignment warning at charrom.txt(798): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 798
Warning (10230): Verilog HDL assignment warning at charrom.txt(799): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 799
Warning (10230): Verilog HDL assignment warning at charrom.txt(800): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 800
Warning (10230): Verilog HDL assignment warning at charrom.txt(801): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 801
Warning (10230): Verilog HDL assignment warning at charrom.txt(802): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 802
Warning (10230): Verilog HDL assignment warning at charrom.txt(803): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 803
Warning (10230): Verilog HDL assignment warning at charrom.txt(804): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 804
Warning (10230): Verilog HDL assignment warning at charrom.txt(805): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 805
Warning (10230): Verilog HDL assignment warning at charrom.txt(806): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 806
Warning (10230): Verilog HDL assignment warning at charrom.txt(807): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 807
Warning (10230): Verilog HDL assignment warning at charrom.txt(808): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 808
Warning (10230): Verilog HDL assignment warning at charrom.txt(809): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 809
Warning (10230): Verilog HDL assignment warning at charrom.txt(810): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 810
Warning (10230): Verilog HDL assignment warning at charrom.txt(811): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 811
Warning (10230): Verilog HDL assignment warning at charrom.txt(812): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 812
Warning (10230): Verilog HDL assignment warning at charrom.txt(813): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 813
Warning (10230): Verilog HDL assignment warning at charrom.txt(814): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 814
Warning (10230): Verilog HDL assignment warning at charrom.txt(815): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 815
Warning (10230): Verilog HDL assignment warning at charrom.txt(816): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 816
Warning (10230): Verilog HDL assignment warning at charrom.txt(817): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 817
Warning (10230): Verilog HDL assignment warning at charrom.txt(818): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 818
Warning (10230): Verilog HDL assignment warning at charrom.txt(819): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 819
Warning (10230): Verilog HDL assignment warning at charrom.txt(820): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 820
Warning (10230): Verilog HDL assignment warning at charrom.txt(821): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 821
Warning (10230): Verilog HDL assignment warning at charrom.txt(822): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 822
Warning (10230): Verilog HDL assignment warning at charrom.txt(823): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 823
Warning (10230): Verilog HDL assignment warning at charrom.txt(824): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 824
Warning (10230): Verilog HDL assignment warning at charrom.txt(825): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 825
Warning (10230): Verilog HDL assignment warning at charrom.txt(826): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 826
Warning (10230): Verilog HDL assignment warning at charrom.txt(827): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 827
Warning (10230): Verilog HDL assignment warning at charrom.txt(828): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 828
Warning (10230): Verilog HDL assignment warning at charrom.txt(829): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 829
Warning (10230): Verilog HDL assignment warning at charrom.txt(830): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 830
Warning (10230): Verilog HDL assignment warning at charrom.txt(831): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 831
Warning (10230): Verilog HDL assignment warning at charrom.txt(832): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 832
Warning (10230): Verilog HDL assignment warning at charrom.txt(833): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 833
Warning (10230): Verilog HDL assignment warning at charrom.txt(834): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 834
Warning (10230): Verilog HDL assignment warning at charrom.txt(835): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 835
Warning (10230): Verilog HDL assignment warning at charrom.txt(836): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 836
Warning (10230): Verilog HDL assignment warning at charrom.txt(837): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 837
Warning (10230): Verilog HDL assignment warning at charrom.txt(838): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 838
Warning (10230): Verilog HDL assignment warning at charrom.txt(839): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 839
Warning (10230): Verilog HDL assignment warning at charrom.txt(840): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 840
Warning (10230): Verilog HDL assignment warning at charrom.txt(841): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 841
Warning (10230): Verilog HDL assignment warning at charrom.txt(842): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 842
Warning (10230): Verilog HDL assignment warning at charrom.txt(843): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 843
Warning (10230): Verilog HDL assignment warning at charrom.txt(844): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 844
Warning (10230): Verilog HDL assignment warning at charrom.txt(845): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 845
Warning (10230): Verilog HDL assignment warning at charrom.txt(846): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 846
Warning (10230): Verilog HDL assignment warning at charrom.txt(847): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 847
Warning (10230): Verilog HDL assignment warning at charrom.txt(848): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 848
Warning (10230): Verilog HDL assignment warning at charrom.txt(849): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 849
Warning (10230): Verilog HDL assignment warning at charrom.txt(850): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 850
Warning (10230): Verilog HDL assignment warning at charrom.txt(851): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 851
Warning (10230): Verilog HDL assignment warning at charrom.txt(852): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 852
Warning (10230): Verilog HDL assignment warning at charrom.txt(853): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 853
Warning (10230): Verilog HDL assignment warning at charrom.txt(854): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 854
Warning (10230): Verilog HDL assignment warning at charrom.txt(855): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 855
Warning (10230): Verilog HDL assignment warning at charrom.txt(856): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 856
Warning (10230): Verilog HDL assignment warning at charrom.txt(857): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 857
Warning (10230): Verilog HDL assignment warning at charrom.txt(858): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 858
Warning (10230): Verilog HDL assignment warning at charrom.txt(859): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 859
Warning (10230): Verilog HDL assignment warning at charrom.txt(860): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 860
Warning (10230): Verilog HDL assignment warning at charrom.txt(861): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 861
Warning (10230): Verilog HDL assignment warning at charrom.txt(862): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 862
Warning (10230): Verilog HDL assignment warning at charrom.txt(863): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 863
Warning (10230): Verilog HDL assignment warning at charrom.txt(864): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 864
Warning (10230): Verilog HDL assignment warning at charrom.txt(865): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 865
Warning (10230): Verilog HDL assignment warning at charrom.txt(866): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 866
Warning (10230): Verilog HDL assignment warning at charrom.txt(867): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 867
Warning (10230): Verilog HDL assignment warning at charrom.txt(868): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 868
Warning (10230): Verilog HDL assignment warning at charrom.txt(869): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 869
Warning (10230): Verilog HDL assignment warning at charrom.txt(870): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 870
Warning (10230): Verilog HDL assignment warning at charrom.txt(871): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 871
Warning (10230): Verilog HDL assignment warning at charrom.txt(872): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 872
Warning (10230): Verilog HDL assignment warning at charrom.txt(873): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 873
Warning (10230): Verilog HDL assignment warning at charrom.txt(874): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 874
Warning (10230): Verilog HDL assignment warning at charrom.txt(875): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 875
Warning (10230): Verilog HDL assignment warning at charrom.txt(876): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 876
Warning (10230): Verilog HDL assignment warning at charrom.txt(877): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 877
Warning (10230): Verilog HDL assignment warning at charrom.txt(878): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 878
Warning (10230): Verilog HDL assignment warning at charrom.txt(879): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 879
Warning (10230): Verilog HDL assignment warning at charrom.txt(880): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 880
Warning (10230): Verilog HDL assignment warning at charrom.txt(881): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 881
Warning (10230): Verilog HDL assignment warning at charrom.txt(882): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 882
Warning (10230): Verilog HDL assignment warning at charrom.txt(883): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 883
Warning (10230): Verilog HDL assignment warning at charrom.txt(884): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 884
Warning (10230): Verilog HDL assignment warning at charrom.txt(885): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 885
Warning (10230): Verilog HDL assignment warning at charrom.txt(886): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 886
Warning (10230): Verilog HDL assignment warning at charrom.txt(887): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 887
Warning (10230): Verilog HDL assignment warning at charrom.txt(888): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 888
Warning (10230): Verilog HDL assignment warning at charrom.txt(889): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 889
Warning (10230): Verilog HDL assignment warning at charrom.txt(890): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 890
Warning (10230): Verilog HDL assignment warning at charrom.txt(891): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 891
Warning (10230): Verilog HDL assignment warning at charrom.txt(892): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 892
Warning (10230): Verilog HDL assignment warning at charrom.txt(893): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 893
Warning (10230): Verilog HDL assignment warning at charrom.txt(894): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 894
Warning (10230): Verilog HDL assignment warning at charrom.txt(895): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 895
Warning (10230): Verilog HDL assignment warning at charrom.txt(896): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 896
Warning (10230): Verilog HDL assignment warning at charrom.txt(897): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 897
Warning (10230): Verilog HDL assignment warning at charrom.txt(898): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 898
Warning (10230): Verilog HDL assignment warning at charrom.txt(899): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 899
Warning (10230): Verilog HDL assignment warning at charrom.txt(900): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 900
Warning (10230): Verilog HDL assignment warning at charrom.txt(901): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 901
Warning (10230): Verilog HDL assignment warning at charrom.txt(902): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 902
Warning (10230): Verilog HDL assignment warning at charrom.txt(903): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 903
Warning (10230): Verilog HDL assignment warning at charrom.txt(904): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 904
Warning (10230): Verilog HDL assignment warning at charrom.txt(905): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 905
Warning (10230): Verilog HDL assignment warning at charrom.txt(906): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 906
Warning (10230): Verilog HDL assignment warning at charrom.txt(907): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 907
Warning (10230): Verilog HDL assignment warning at charrom.txt(908): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 908
Warning (10230): Verilog HDL assignment warning at charrom.txt(909): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 909
Warning (10230): Verilog HDL assignment warning at charrom.txt(910): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 910
Warning (10230): Verilog HDL assignment warning at charrom.txt(911): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 911
Warning (10230): Verilog HDL assignment warning at charrom.txt(912): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 912
Warning (10230): Verilog HDL assignment warning at charrom.txt(913): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 913
Warning (10230): Verilog HDL assignment warning at charrom.txt(914): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 914
Warning (10230): Verilog HDL assignment warning at charrom.txt(915): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 915
Warning (10230): Verilog HDL assignment warning at charrom.txt(916): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 916
Warning (10230): Verilog HDL assignment warning at charrom.txt(917): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 917
Warning (10230): Verilog HDL assignment warning at charrom.txt(918): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 918
Warning (10230): Verilog HDL assignment warning at charrom.txt(919): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 919
Warning (10230): Verilog HDL assignment warning at charrom.txt(920): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 920
Warning (10230): Verilog HDL assignment warning at charrom.txt(921): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 921
Warning (10230): Verilog HDL assignment warning at charrom.txt(922): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 922
Warning (10230): Verilog HDL assignment warning at charrom.txt(923): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 923
Warning (10230): Verilog HDL assignment warning at charrom.txt(924): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 924
Warning (10230): Verilog HDL assignment warning at charrom.txt(925): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 925
Warning (10230): Verilog HDL assignment warning at charrom.txt(926): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 926
Warning (10230): Verilog HDL assignment warning at charrom.txt(927): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 927
Warning (10230): Verilog HDL assignment warning at charrom.txt(928): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 928
Warning (10230): Verilog HDL assignment warning at charrom.txt(929): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 929
Warning (10230): Verilog HDL assignment warning at charrom.txt(930): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 930
Warning (10230): Verilog HDL assignment warning at charrom.txt(931): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 931
Warning (10230): Verilog HDL assignment warning at charrom.txt(932): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 932
Warning (10230): Verilog HDL assignment warning at charrom.txt(933): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 933
Warning (10230): Verilog HDL assignment warning at charrom.txt(934): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 934
Warning (10230): Verilog HDL assignment warning at charrom.txt(935): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 935
Warning (10230): Verilog HDL assignment warning at charrom.txt(936): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 936
Warning (10230): Verilog HDL assignment warning at charrom.txt(937): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 937
Warning (10230): Verilog HDL assignment warning at charrom.txt(938): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 938
Warning (10230): Verilog HDL assignment warning at charrom.txt(939): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 939
Warning (10230): Verilog HDL assignment warning at charrom.txt(940): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 940
Warning (10230): Verilog HDL assignment warning at charrom.txt(941): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 941
Warning (10230): Verilog HDL assignment warning at charrom.txt(942): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 942
Warning (10230): Verilog HDL assignment warning at charrom.txt(943): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 943
Warning (10230): Verilog HDL assignment warning at charrom.txt(944): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 944
Warning (10230): Verilog HDL assignment warning at charrom.txt(945): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 945
Warning (10230): Verilog HDL assignment warning at charrom.txt(946): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 946
Warning (10230): Verilog HDL assignment warning at charrom.txt(947): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 947
Warning (10230): Verilog HDL assignment warning at charrom.txt(948): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 948
Warning (10230): Verilog HDL assignment warning at charrom.txt(949): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 949
Warning (10230): Verilog HDL assignment warning at charrom.txt(950): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 950
Warning (10230): Verilog HDL assignment warning at charrom.txt(951): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 951
Warning (10230): Verilog HDL assignment warning at charrom.txt(952): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 952
Warning (10230): Verilog HDL assignment warning at charrom.txt(953): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 953
Warning (10230): Verilog HDL assignment warning at charrom.txt(954): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 954
Warning (10230): Verilog HDL assignment warning at charrom.txt(955): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 955
Warning (10230): Verilog HDL assignment warning at charrom.txt(956): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 956
Warning (10230): Verilog HDL assignment warning at charrom.txt(957): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 957
Warning (10230): Verilog HDL assignment warning at charrom.txt(958): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 958
Warning (10230): Verilog HDL assignment warning at charrom.txt(959): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 959
Warning (10230): Verilog HDL assignment warning at charrom.txt(960): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 960
Warning (10230): Verilog HDL assignment warning at charrom.txt(961): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 961
Warning (10230): Verilog HDL assignment warning at charrom.txt(962): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 962
Warning (10230): Verilog HDL assignment warning at charrom.txt(963): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 963
Warning (10230): Verilog HDL assignment warning at charrom.txt(964): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 964
Warning (10230): Verilog HDL assignment warning at charrom.txt(965): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 965
Warning (10230): Verilog HDL assignment warning at charrom.txt(966): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 966
Warning (10230): Verilog HDL assignment warning at charrom.txt(967): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 967
Warning (10230): Verilog HDL assignment warning at charrom.txt(968): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 968
Warning (10230): Verilog HDL assignment warning at charrom.txt(969): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 969
Warning (10230): Verilog HDL assignment warning at charrom.txt(970): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 970
Warning (10230): Verilog HDL assignment warning at charrom.txt(971): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 971
Warning (10230): Verilog HDL assignment warning at charrom.txt(972): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 972
Warning (10230): Verilog HDL assignment warning at charrom.txt(973): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 973
Warning (10230): Verilog HDL assignment warning at charrom.txt(974): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 974
Warning (10230): Verilog HDL assignment warning at charrom.txt(975): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 975
Warning (10230): Verilog HDL assignment warning at charrom.txt(976): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 976
Warning (10230): Verilog HDL assignment warning at charrom.txt(977): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 977
Warning (10230): Verilog HDL assignment warning at charrom.txt(978): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 978
Warning (10230): Verilog HDL assignment warning at charrom.txt(979): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 979
Warning (10230): Verilog HDL assignment warning at charrom.txt(980): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 980
Warning (10230): Verilog HDL assignment warning at charrom.txt(981): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 981
Warning (10230): Verilog HDL assignment warning at charrom.txt(982): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 982
Warning (10230): Verilog HDL assignment warning at charrom.txt(983): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 983
Warning (10230): Verilog HDL assignment warning at charrom.txt(984): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 984
Warning (10230): Verilog HDL assignment warning at charrom.txt(985): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 985
Warning (10230): Verilog HDL assignment warning at charrom.txt(986): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 986
Warning (10230): Verilog HDL assignment warning at charrom.txt(987): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 987
Warning (10230): Verilog HDL assignment warning at charrom.txt(988): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 988
Warning (10230): Verilog HDL assignment warning at charrom.txt(989): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 989
Warning (10230): Verilog HDL assignment warning at charrom.txt(990): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 990
Warning (10230): Verilog HDL assignment warning at charrom.txt(991): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 991
Warning (10230): Verilog HDL assignment warning at charrom.txt(992): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 992
Warning (10230): Verilog HDL assignment warning at charrom.txt(993): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 993
Warning (10230): Verilog HDL assignment warning at charrom.txt(994): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 994
Warning (10230): Verilog HDL assignment warning at charrom.txt(995): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 995
Warning (10230): Verilog HDL assignment warning at charrom.txt(996): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 996
Warning (10230): Verilog HDL assignment warning at charrom.txt(997): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 997
Warning (10230): Verilog HDL assignment warning at charrom.txt(998): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 998
Warning (10230): Verilog HDL assignment warning at charrom.txt(999): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 999
Warning (10230): Verilog HDL assignment warning at charrom.txt(1000): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1000
Warning (10230): Verilog HDL assignment warning at charrom.txt(1001): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1001
Warning (10230): Verilog HDL assignment warning at charrom.txt(1002): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1002
Warning (10230): Verilog HDL assignment warning at charrom.txt(1003): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1003
Warning (10230): Verilog HDL assignment warning at charrom.txt(1004): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1004
Warning (10230): Verilog HDL assignment warning at charrom.txt(1005): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1005
Warning (10230): Verilog HDL assignment warning at charrom.txt(1006): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1006
Warning (10230): Verilog HDL assignment warning at charrom.txt(1007): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1007
Warning (10230): Verilog HDL assignment warning at charrom.txt(1008): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1008
Warning (10230): Verilog HDL assignment warning at charrom.txt(1009): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1009
Warning (10230): Verilog HDL assignment warning at charrom.txt(1010): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1010
Warning (10230): Verilog HDL assignment warning at charrom.txt(1011): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1011
Warning (10230): Verilog HDL assignment warning at charrom.txt(1012): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1012
Warning (10230): Verilog HDL assignment warning at charrom.txt(1013): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1013
Warning (10230): Verilog HDL assignment warning at charrom.txt(1014): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1014
Warning (10230): Verilog HDL assignment warning at charrom.txt(1015): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1015
Warning (10230): Verilog HDL assignment warning at charrom.txt(1016): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1016
Warning (10230): Verilog HDL assignment warning at charrom.txt(1017): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1017
Warning (10230): Verilog HDL assignment warning at charrom.txt(1018): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1018
Warning (10230): Verilog HDL assignment warning at charrom.txt(1019): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1019
Warning (10230): Verilog HDL assignment warning at charrom.txt(1020): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1020
Warning (10230): Verilog HDL assignment warning at charrom.txt(1021): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1021
Warning (10230): Verilog HDL assignment warning at charrom.txt(1022): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1022
Warning (10230): Verilog HDL assignment warning at charrom.txt(1023): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1023
Warning (10230): Verilog HDL assignment warning at charrom.txt(1024): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1024
Warning (10230): Verilog HDL assignment warning at charrom.txt(1025): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1025
Warning (10230): Verilog HDL assignment warning at charrom.txt(1026): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1026
Warning (10230): Verilog HDL assignment warning at charrom.txt(1027): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1027
Warning (10230): Verilog HDL assignment warning at charrom.txt(1028): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1028
Warning (10230): Verilog HDL assignment warning at charrom.txt(1029): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1029
Warning (10230): Verilog HDL assignment warning at charrom.txt(1030): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1030
Warning (10230): Verilog HDL assignment warning at charrom.txt(1031): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1031
Warning (10230): Verilog HDL assignment warning at charrom.txt(1032): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1032
Warning (10230): Verilog HDL assignment warning at charrom.txt(1033): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1033
Warning (10230): Verilog HDL assignment warning at charrom.txt(1034): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1034
Warning (10230): Verilog HDL assignment warning at charrom.txt(1035): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1035
Warning (10230): Verilog HDL assignment warning at charrom.txt(1036): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1036
Warning (10230): Verilog HDL assignment warning at charrom.txt(1037): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1037
Warning (10230): Verilog HDL assignment warning at charrom.txt(1038): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1038
Warning (10230): Verilog HDL assignment warning at charrom.txt(1039): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1039
Warning (10230): Verilog HDL assignment warning at charrom.txt(1040): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1040
Warning (10230): Verilog HDL assignment warning at charrom.txt(1041): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1041
Warning (10230): Verilog HDL assignment warning at charrom.txt(1042): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1042
Warning (10230): Verilog HDL assignment warning at charrom.txt(1043): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1043
Warning (10230): Verilog HDL assignment warning at charrom.txt(1044): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1044
Warning (10230): Verilog HDL assignment warning at charrom.txt(1045): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1045
Warning (10230): Verilog HDL assignment warning at charrom.txt(1046): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1046
Warning (10230): Verilog HDL assignment warning at charrom.txt(1047): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1047
Warning (10230): Verilog HDL assignment warning at charrom.txt(1048): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1048
Warning (10230): Verilog HDL assignment warning at charrom.txt(1049): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1049
Warning (10230): Verilog HDL assignment warning at charrom.txt(1050): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1050
Warning (10230): Verilog HDL assignment warning at charrom.txt(1051): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1051
Warning (10230): Verilog HDL assignment warning at charrom.txt(1052): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1052
Warning (10230): Verilog HDL assignment warning at charrom.txt(1053): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1053
Warning (10230): Verilog HDL assignment warning at charrom.txt(1054): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1054
Warning (10230): Verilog HDL assignment warning at charrom.txt(1055): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1055
Warning (10230): Verilog HDL assignment warning at charrom.txt(1056): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1056
Warning (10230): Verilog HDL assignment warning at charrom.txt(1057): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1057
Warning (10230): Verilog HDL assignment warning at charrom.txt(1058): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1058
Warning (10230): Verilog HDL assignment warning at charrom.txt(1059): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1059
Warning (10230): Verilog HDL assignment warning at charrom.txt(1060): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1060
Warning (10230): Verilog HDL assignment warning at charrom.txt(1061): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1061
Warning (10230): Verilog HDL assignment warning at charrom.txt(1062): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1062
Warning (10230): Verilog HDL assignment warning at charrom.txt(1063): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1063
Warning (10230): Verilog HDL assignment warning at charrom.txt(1064): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1064
Warning (10230): Verilog HDL assignment warning at charrom.txt(1065): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1065
Warning (10230): Verilog HDL assignment warning at charrom.txt(1066): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1066
Warning (10230): Verilog HDL assignment warning at charrom.txt(1067): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1067
Warning (10230): Verilog HDL assignment warning at charrom.txt(1068): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1068
Warning (10230): Verilog HDL assignment warning at charrom.txt(1069): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1069
Warning (10230): Verilog HDL assignment warning at charrom.txt(1070): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1070
Warning (10230): Verilog HDL assignment warning at charrom.txt(1071): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1071
Warning (10230): Verilog HDL assignment warning at charrom.txt(1072): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1072
Warning (10230): Verilog HDL assignment warning at charrom.txt(1073): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1073
Warning (10230): Verilog HDL assignment warning at charrom.txt(1074): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1074
Warning (10230): Verilog HDL assignment warning at charrom.txt(1075): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1075
Warning (10230): Verilog HDL assignment warning at charrom.txt(1076): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1076
Warning (10230): Verilog HDL assignment warning at charrom.txt(1077): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1077
Warning (10230): Verilog HDL assignment warning at charrom.txt(1078): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1078
Warning (10230): Verilog HDL assignment warning at charrom.txt(1079): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1079
Warning (10230): Verilog HDL assignment warning at charrom.txt(1080): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1080
Warning (10230): Verilog HDL assignment warning at charrom.txt(1081): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1081
Warning (10230): Verilog HDL assignment warning at charrom.txt(1082): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1082
Warning (10230): Verilog HDL assignment warning at charrom.txt(1083): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1083
Warning (10230): Verilog HDL assignment warning at charrom.txt(1084): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1084
Warning (10230): Verilog HDL assignment warning at charrom.txt(1085): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1085
Warning (10230): Verilog HDL assignment warning at charrom.txt(1086): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1086
Warning (10230): Verilog HDL assignment warning at charrom.txt(1087): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1087
Warning (10230): Verilog HDL assignment warning at charrom.txt(1088): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1088
Warning (10230): Verilog HDL assignment warning at charrom.txt(1089): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1089
Warning (10230): Verilog HDL assignment warning at charrom.txt(1090): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1090
Warning (10230): Verilog HDL assignment warning at charrom.txt(1091): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1091
Warning (10230): Verilog HDL assignment warning at charrom.txt(1092): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1092
Warning (10230): Verilog HDL assignment warning at charrom.txt(1093): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1093
Warning (10230): Verilog HDL assignment warning at charrom.txt(1094): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1094
Warning (10230): Verilog HDL assignment warning at charrom.txt(1095): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1095
Warning (10230): Verilog HDL assignment warning at charrom.txt(1096): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1096
Warning (10230): Verilog HDL assignment warning at charrom.txt(1097): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1097
Warning (10230): Verilog HDL assignment warning at charrom.txt(1098): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1098
Warning (10230): Verilog HDL assignment warning at charrom.txt(1099): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1099
Warning (10230): Verilog HDL assignment warning at charrom.txt(1100): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1100
Warning (10230): Verilog HDL assignment warning at charrom.txt(1101): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1101
Warning (10230): Verilog HDL assignment warning at charrom.txt(1102): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1102
Warning (10230): Verilog HDL assignment warning at charrom.txt(1103): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1103
Warning (10230): Verilog HDL assignment warning at charrom.txt(1104): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1104
Warning (10230): Verilog HDL assignment warning at charrom.txt(1105): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1105
Warning (10230): Verilog HDL assignment warning at charrom.txt(1106): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1106
Warning (10230): Verilog HDL assignment warning at charrom.txt(1107): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1107
Warning (10230): Verilog HDL assignment warning at charrom.txt(1108): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1108
Warning (10230): Verilog HDL assignment warning at charrom.txt(1109): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1109
Warning (10230): Verilog HDL assignment warning at charrom.txt(1110): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1110
Warning (10230): Verilog HDL assignment warning at charrom.txt(1111): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1111
Warning (10230): Verilog HDL assignment warning at charrom.txt(1112): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1112
Warning (10230): Verilog HDL assignment warning at charrom.txt(1113): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1113
Warning (10230): Verilog HDL assignment warning at charrom.txt(1114): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1114
Warning (10230): Verilog HDL assignment warning at charrom.txt(1115): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1115
Warning (10230): Verilog HDL assignment warning at charrom.txt(1116): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1116
Warning (10230): Verilog HDL assignment warning at charrom.txt(1117): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1117
Warning (10230): Verilog HDL assignment warning at charrom.txt(1118): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1118
Warning (10230): Verilog HDL assignment warning at charrom.txt(1119): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1119
Warning (10230): Verilog HDL assignment warning at charrom.txt(1120): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1120
Warning (10230): Verilog HDL assignment warning at charrom.txt(1121): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1121
Warning (10230): Verilog HDL assignment warning at charrom.txt(1122): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1122
Warning (10230): Verilog HDL assignment warning at charrom.txt(1123): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1123
Warning (10230): Verilog HDL assignment warning at charrom.txt(1124): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1124
Warning (10230): Verilog HDL assignment warning at charrom.txt(1125): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1125
Warning (10230): Verilog HDL assignment warning at charrom.txt(1126): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1126
Warning (10230): Verilog HDL assignment warning at charrom.txt(1127): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1127
Warning (10230): Verilog HDL assignment warning at charrom.txt(1128): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1128
Warning (10230): Verilog HDL assignment warning at charrom.txt(1129): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1129
Warning (10230): Verilog HDL assignment warning at charrom.txt(1130): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1130
Warning (10230): Verilog HDL assignment warning at charrom.txt(1131): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1131
Warning (10230): Verilog HDL assignment warning at charrom.txt(1132): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1132
Warning (10230): Verilog HDL assignment warning at charrom.txt(1133): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1133
Warning (10230): Verilog HDL assignment warning at charrom.txt(1134): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1134
Warning (10230): Verilog HDL assignment warning at charrom.txt(1135): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1135
Warning (10230): Verilog HDL assignment warning at charrom.txt(1136): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1136
Warning (10230): Verilog HDL assignment warning at charrom.txt(1137): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1137
Warning (10230): Verilog HDL assignment warning at charrom.txt(1138): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1138
Warning (10230): Verilog HDL assignment warning at charrom.txt(1139): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1139
Warning (10230): Verilog HDL assignment warning at charrom.txt(1140): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1140
Warning (10230): Verilog HDL assignment warning at charrom.txt(1141): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1141
Warning (10230): Verilog HDL assignment warning at charrom.txt(1142): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1142
Warning (10230): Verilog HDL assignment warning at charrom.txt(1143): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1143
Warning (10230): Verilog HDL assignment warning at charrom.txt(1144): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1144
Warning (10230): Verilog HDL assignment warning at charrom.txt(1145): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1145
Warning (10230): Verilog HDL assignment warning at charrom.txt(1146): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1146
Warning (10230): Verilog HDL assignment warning at charrom.txt(1147): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1147
Warning (10230): Verilog HDL assignment warning at charrom.txt(1148): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1148
Warning (10230): Verilog HDL assignment warning at charrom.txt(1149): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1149
Warning (10230): Verilog HDL assignment warning at charrom.txt(1150): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1150
Warning (10230): Verilog HDL assignment warning at charrom.txt(1151): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1151
Warning (10230): Verilog HDL assignment warning at charrom.txt(1152): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1152
Warning (10230): Verilog HDL assignment warning at charrom.txt(1153): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1153
Warning (10230): Verilog HDL assignment warning at charrom.txt(1154): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1154
Warning (10230): Verilog HDL assignment warning at charrom.txt(1155): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1155
Warning (10230): Verilog HDL assignment warning at charrom.txt(1156): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1156
Warning (10230): Verilog HDL assignment warning at charrom.txt(1157): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1157
Warning (10230): Verilog HDL assignment warning at charrom.txt(1158): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1158
Warning (10230): Verilog HDL assignment warning at charrom.txt(1159): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1159
Warning (10230): Verilog HDL assignment warning at charrom.txt(1160): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1160
Warning (10230): Verilog HDL assignment warning at charrom.txt(1161): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1161
Warning (10230): Verilog HDL assignment warning at charrom.txt(1162): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1162
Warning (10230): Verilog HDL assignment warning at charrom.txt(1163): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1163
Warning (10230): Verilog HDL assignment warning at charrom.txt(1164): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1164
Warning (10230): Verilog HDL assignment warning at charrom.txt(1165): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1165
Warning (10230): Verilog HDL assignment warning at charrom.txt(1166): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1166
Warning (10230): Verilog HDL assignment warning at charrom.txt(1167): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1167
Warning (10230): Verilog HDL assignment warning at charrom.txt(1168): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1168
Warning (10230): Verilog HDL assignment warning at charrom.txt(1169): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1169
Warning (10230): Verilog HDL assignment warning at charrom.txt(1170): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1170
Warning (10230): Verilog HDL assignment warning at charrom.txt(1171): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1171
Warning (10230): Verilog HDL assignment warning at charrom.txt(1172): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1172
Warning (10230): Verilog HDL assignment warning at charrom.txt(1173): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1173
Warning (10230): Verilog HDL assignment warning at charrom.txt(1174): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1174
Warning (10230): Verilog HDL assignment warning at charrom.txt(1175): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1175
Warning (10230): Verilog HDL assignment warning at charrom.txt(1176): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1176
Warning (10230): Verilog HDL assignment warning at charrom.txt(1177): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1177
Warning (10230): Verilog HDL assignment warning at charrom.txt(1178): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1178
Warning (10230): Verilog HDL assignment warning at charrom.txt(1179): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1179
Warning (10230): Verilog HDL assignment warning at charrom.txt(1180): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1180
Warning (10230): Verilog HDL assignment warning at charrom.txt(1181): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1181
Warning (10230): Verilog HDL assignment warning at charrom.txt(1182): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1182
Warning (10230): Verilog HDL assignment warning at charrom.txt(1183): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1183
Warning (10230): Verilog HDL assignment warning at charrom.txt(1184): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1184
Warning (10230): Verilog HDL assignment warning at charrom.txt(1185): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1185
Warning (10230): Verilog HDL assignment warning at charrom.txt(1186): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1186
Warning (10230): Verilog HDL assignment warning at charrom.txt(1187): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1187
Warning (10230): Verilog HDL assignment warning at charrom.txt(1188): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1188
Warning (10230): Verilog HDL assignment warning at charrom.txt(1189): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1189
Warning (10230): Verilog HDL assignment warning at charrom.txt(1190): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1190
Warning (10230): Verilog HDL assignment warning at charrom.txt(1191): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1191
Warning (10230): Verilog HDL assignment warning at charrom.txt(1192): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1192
Warning (10230): Verilog HDL assignment warning at charrom.txt(1193): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1193
Warning (10230): Verilog HDL assignment warning at charrom.txt(1194): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1194
Warning (10230): Verilog HDL assignment warning at charrom.txt(1195): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1195
Warning (10230): Verilog HDL assignment warning at charrom.txt(1196): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1196
Warning (10230): Verilog HDL assignment warning at charrom.txt(1197): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1197
Warning (10230): Verilog HDL assignment warning at charrom.txt(1198): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1198
Warning (10230): Verilog HDL assignment warning at charrom.txt(1199): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1199
Warning (10230): Verilog HDL assignment warning at charrom.txt(1200): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1200
Warning (10230): Verilog HDL assignment warning at charrom.txt(1201): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1201
Warning (10230): Verilog HDL assignment warning at charrom.txt(1202): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1202
Warning (10230): Verilog HDL assignment warning at charrom.txt(1203): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1203
Warning (10230): Verilog HDL assignment warning at charrom.txt(1204): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1204
Warning (10230): Verilog HDL assignment warning at charrom.txt(1205): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1205
Warning (10230): Verilog HDL assignment warning at charrom.txt(1206): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1206
Warning (10230): Verilog HDL assignment warning at charrom.txt(1207): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1207
Warning (10230): Verilog HDL assignment warning at charrom.txt(1208): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1208
Warning (10230): Verilog HDL assignment warning at charrom.txt(1209): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1209
Warning (10230): Verilog HDL assignment warning at charrom.txt(1210): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1210
Warning (10230): Verilog HDL assignment warning at charrom.txt(1211): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1211
Warning (10230): Verilog HDL assignment warning at charrom.txt(1212): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1212
Warning (10230): Verilog HDL assignment warning at charrom.txt(1213): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1213
Warning (10230): Verilog HDL assignment warning at charrom.txt(1214): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1214
Warning (10230): Verilog HDL assignment warning at charrom.txt(1215): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1215
Warning (10230): Verilog HDL assignment warning at charrom.txt(1216): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1216
Warning (10230): Verilog HDL assignment warning at charrom.txt(1217): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1217
Warning (10230): Verilog HDL assignment warning at charrom.txt(1218): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1218
Warning (10230): Verilog HDL assignment warning at charrom.txt(1219): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1219
Warning (10230): Verilog HDL assignment warning at charrom.txt(1220): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1220
Warning (10230): Verilog HDL assignment warning at charrom.txt(1221): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1221
Warning (10230): Verilog HDL assignment warning at charrom.txt(1222): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1222
Warning (10230): Verilog HDL assignment warning at charrom.txt(1223): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1223
Warning (10230): Verilog HDL assignment warning at charrom.txt(1224): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1224
Warning (10230): Verilog HDL assignment warning at charrom.txt(1225): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1225
Warning (10230): Verilog HDL assignment warning at charrom.txt(1226): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1226
Warning (10230): Verilog HDL assignment warning at charrom.txt(1227): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1227
Warning (10230): Verilog HDL assignment warning at charrom.txt(1228): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1228
Warning (10230): Verilog HDL assignment warning at charrom.txt(1229): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1229
Warning (10230): Verilog HDL assignment warning at charrom.txt(1230): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1230
Warning (10230): Verilog HDL assignment warning at charrom.txt(1231): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1231
Warning (10230): Verilog HDL assignment warning at charrom.txt(1232): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1232
Warning (10230): Verilog HDL assignment warning at charrom.txt(1233): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1233
Warning (10230): Verilog HDL assignment warning at charrom.txt(1234): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1234
Warning (10230): Verilog HDL assignment warning at charrom.txt(1235): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1235
Warning (10230): Verilog HDL assignment warning at charrom.txt(1236): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1236
Warning (10230): Verilog HDL assignment warning at charrom.txt(1237): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1237
Warning (10230): Verilog HDL assignment warning at charrom.txt(1238): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1238
Warning (10230): Verilog HDL assignment warning at charrom.txt(1239): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1239
Warning (10230): Verilog HDL assignment warning at charrom.txt(1240): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1240
Warning (10230): Verilog HDL assignment warning at charrom.txt(1241): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1241
Warning (10230): Verilog HDL assignment warning at charrom.txt(1242): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1242
Warning (10230): Verilog HDL assignment warning at charrom.txt(1243): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1243
Warning (10230): Verilog HDL assignment warning at charrom.txt(1244): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1244
Warning (10230): Verilog HDL assignment warning at charrom.txt(1245): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1245
Warning (10230): Verilog HDL assignment warning at charrom.txt(1246): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1246
Warning (10230): Verilog HDL assignment warning at charrom.txt(1247): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1247
Warning (10230): Verilog HDL assignment warning at charrom.txt(1248): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1248
Warning (10230): Verilog HDL assignment warning at charrom.txt(1249): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1249
Warning (10230): Verilog HDL assignment warning at charrom.txt(1250): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1250
Warning (10230): Verilog HDL assignment warning at charrom.txt(1251): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1251
Warning (10230): Verilog HDL assignment warning at charrom.txt(1252): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1252
Warning (10230): Verilog HDL assignment warning at charrom.txt(1253): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1253
Warning (10230): Verilog HDL assignment warning at charrom.txt(1254): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1254
Warning (10230): Verilog HDL assignment warning at charrom.txt(1255): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1255
Warning (10230): Verilog HDL assignment warning at charrom.txt(1256): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1256
Warning (10230): Verilog HDL assignment warning at charrom.txt(1257): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1257
Warning (10230): Verilog HDL assignment warning at charrom.txt(1258): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1258
Warning (10230): Verilog HDL assignment warning at charrom.txt(1259): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1259
Warning (10230): Verilog HDL assignment warning at charrom.txt(1260): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1260
Warning (10230): Verilog HDL assignment warning at charrom.txt(1261): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1261
Warning (10230): Verilog HDL assignment warning at charrom.txt(1262): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1262
Warning (10230): Verilog HDL assignment warning at charrom.txt(1263): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1263
Warning (10230): Verilog HDL assignment warning at charrom.txt(1264): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1264
Warning (10230): Verilog HDL assignment warning at charrom.txt(1265): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1265
Warning (10230): Verilog HDL assignment warning at charrom.txt(1266): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1266
Warning (10230): Verilog HDL assignment warning at charrom.txt(1267): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1267
Warning (10230): Verilog HDL assignment warning at charrom.txt(1268): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1268
Warning (10230): Verilog HDL assignment warning at charrom.txt(1269): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1269
Warning (10230): Verilog HDL assignment warning at charrom.txt(1270): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1270
Warning (10230): Verilog HDL assignment warning at charrom.txt(1271): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1271
Warning (10230): Verilog HDL assignment warning at charrom.txt(1272): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1272
Warning (10230): Verilog HDL assignment warning at charrom.txt(1273): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1273
Warning (10230): Verilog HDL assignment warning at charrom.txt(1274): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1274
Warning (10230): Verilog HDL assignment warning at charrom.txt(1275): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1275
Warning (10230): Verilog HDL assignment warning at charrom.txt(1276): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1276
Warning (10230): Verilog HDL assignment warning at charrom.txt(1277): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1277
Warning (10230): Verilog HDL assignment warning at charrom.txt(1278): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1278
Warning (10230): Verilog HDL assignment warning at charrom.txt(1279): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1279
Warning (10230): Verilog HDL assignment warning at charrom.txt(1280): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1280
Warning (10230): Verilog HDL assignment warning at charrom.txt(1281): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1281
Warning (10230): Verilog HDL assignment warning at charrom.txt(1282): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1282
Warning (10230): Verilog HDL assignment warning at charrom.txt(1283): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1283
Warning (10230): Verilog HDL assignment warning at charrom.txt(1284): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1284
Warning (10230): Verilog HDL assignment warning at charrom.txt(1285): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1285
Warning (10230): Verilog HDL assignment warning at charrom.txt(1286): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1286
Warning (10230): Verilog HDL assignment warning at charrom.txt(1287): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1287
Warning (10230): Verilog HDL assignment warning at charrom.txt(1288): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1288
Warning (10230): Verilog HDL assignment warning at charrom.txt(1289): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1289
Warning (10230): Verilog HDL assignment warning at charrom.txt(1290): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1290
Warning (10230): Verilog HDL assignment warning at charrom.txt(1291): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1291
Warning (10230): Verilog HDL assignment warning at charrom.txt(1292): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1292
Warning (10230): Verilog HDL assignment warning at charrom.txt(1293): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1293
Warning (10230): Verilog HDL assignment warning at charrom.txt(1294): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1294
Warning (10230): Verilog HDL assignment warning at charrom.txt(1295): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1295
Warning (10230): Verilog HDL assignment warning at charrom.txt(1296): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1296
Warning (10230): Verilog HDL assignment warning at charrom.txt(1297): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1297
Warning (10230): Verilog HDL assignment warning at charrom.txt(1298): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1298
Warning (10230): Verilog HDL assignment warning at charrom.txt(1299): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1299
Warning (10230): Verilog HDL assignment warning at charrom.txt(1300): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1300
Warning (10230): Verilog HDL assignment warning at charrom.txt(1301): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1301
Warning (10230): Verilog HDL assignment warning at charrom.txt(1302): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1302
Warning (10230): Verilog HDL assignment warning at charrom.txt(1303): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1303
Warning (10230): Verilog HDL assignment warning at charrom.txt(1304): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1304
Warning (10230): Verilog HDL assignment warning at charrom.txt(1305): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1305
Warning (10230): Verilog HDL assignment warning at charrom.txt(1306): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1306
Warning (10230): Verilog HDL assignment warning at charrom.txt(1307): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1307
Warning (10230): Verilog HDL assignment warning at charrom.txt(1308): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1308
Warning (10230): Verilog HDL assignment warning at charrom.txt(1309): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1309
Warning (10230): Verilog HDL assignment warning at charrom.txt(1310): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1310
Warning (10230): Verilog HDL assignment warning at charrom.txt(1311): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1311
Warning (10230): Verilog HDL assignment warning at charrom.txt(1312): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1312
Warning (10230): Verilog HDL assignment warning at charrom.txt(1313): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1313
Warning (10230): Verilog HDL assignment warning at charrom.txt(1314): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1314
Warning (10230): Verilog HDL assignment warning at charrom.txt(1315): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1315
Warning (10230): Verilog HDL assignment warning at charrom.txt(1316): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1316
Warning (10230): Verilog HDL assignment warning at charrom.txt(1317): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1317
Warning (10230): Verilog HDL assignment warning at charrom.txt(1318): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1318
Warning (10230): Verilog HDL assignment warning at charrom.txt(1319): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1319
Warning (10230): Verilog HDL assignment warning at charrom.txt(1320): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1320
Warning (10230): Verilog HDL assignment warning at charrom.txt(1321): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1321
Warning (10230): Verilog HDL assignment warning at charrom.txt(1322): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1322
Warning (10230): Verilog HDL assignment warning at charrom.txt(1323): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1323
Warning (10230): Verilog HDL assignment warning at charrom.txt(1324): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1324
Warning (10230): Verilog HDL assignment warning at charrom.txt(1325): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1325
Warning (10230): Verilog HDL assignment warning at charrom.txt(1326): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1326
Warning (10230): Verilog HDL assignment warning at charrom.txt(1327): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1327
Warning (10230): Verilog HDL assignment warning at charrom.txt(1328): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1328
Warning (10230): Verilog HDL assignment warning at charrom.txt(1329): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1329
Warning (10230): Verilog HDL assignment warning at charrom.txt(1330): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1330
Warning (10230): Verilog HDL assignment warning at charrom.txt(1331): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1331
Warning (10230): Verilog HDL assignment warning at charrom.txt(1332): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1332
Warning (10230): Verilog HDL assignment warning at charrom.txt(1333): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1333
Warning (10230): Verilog HDL assignment warning at charrom.txt(1334): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1334
Warning (10230): Verilog HDL assignment warning at charrom.txt(1335): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1335
Warning (10230): Verilog HDL assignment warning at charrom.txt(1336): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1336
Warning (10230): Verilog HDL assignment warning at charrom.txt(1337): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1337
Warning (10230): Verilog HDL assignment warning at charrom.txt(1338): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1338
Warning (10230): Verilog HDL assignment warning at charrom.txt(1339): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1339
Warning (10230): Verilog HDL assignment warning at charrom.txt(1340): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1340
Warning (10230): Verilog HDL assignment warning at charrom.txt(1341): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1341
Warning (10230): Verilog HDL assignment warning at charrom.txt(1342): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1342
Warning (10230): Verilog HDL assignment warning at charrom.txt(1343): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1343
Warning (10230): Verilog HDL assignment warning at charrom.txt(1344): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1344
Warning (10230): Verilog HDL assignment warning at charrom.txt(1345): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1345
Warning (10230): Verilog HDL assignment warning at charrom.txt(1346): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1346
Warning (10230): Verilog HDL assignment warning at charrom.txt(1347): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1347
Warning (10230): Verilog HDL assignment warning at charrom.txt(1348): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1348
Warning (10230): Verilog HDL assignment warning at charrom.txt(1349): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1349
Warning (10230): Verilog HDL assignment warning at charrom.txt(1350): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1350
Warning (10230): Verilog HDL assignment warning at charrom.txt(1351): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1351
Warning (10230): Verilog HDL assignment warning at charrom.txt(1352): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1352
Warning (10230): Verilog HDL assignment warning at charrom.txt(1353): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1353
Warning (10230): Verilog HDL assignment warning at charrom.txt(1354): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1354
Warning (10230): Verilog HDL assignment warning at charrom.txt(1355): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1355
Warning (10230): Verilog HDL assignment warning at charrom.txt(1356): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1356
Warning (10230): Verilog HDL assignment warning at charrom.txt(1357): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1357
Warning (10230): Verilog HDL assignment warning at charrom.txt(1358): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1358
Warning (10230): Verilog HDL assignment warning at charrom.txt(1359): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1359
Warning (10230): Verilog HDL assignment warning at charrom.txt(1360): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1360
Warning (10230): Verilog HDL assignment warning at charrom.txt(1361): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1361
Warning (10230): Verilog HDL assignment warning at charrom.txt(1362): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1362
Warning (10230): Verilog HDL assignment warning at charrom.txt(1363): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1363
Warning (10230): Verilog HDL assignment warning at charrom.txt(1364): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1364
Warning (10230): Verilog HDL assignment warning at charrom.txt(1365): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1365
Warning (10230): Verilog HDL assignment warning at charrom.txt(1366): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1366
Warning (10230): Verilog HDL assignment warning at charrom.txt(1367): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1367
Warning (10230): Verilog HDL assignment warning at charrom.txt(1368): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1368
Warning (10230): Verilog HDL assignment warning at charrom.txt(1369): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1369
Warning (10230): Verilog HDL assignment warning at charrom.txt(1370): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1370
Warning (10230): Verilog HDL assignment warning at charrom.txt(1371): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1371
Warning (10230): Verilog HDL assignment warning at charrom.txt(1372): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1372
Warning (10230): Verilog HDL assignment warning at charrom.txt(1373): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1373
Warning (10230): Verilog HDL assignment warning at charrom.txt(1374): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1374
Warning (10230): Verilog HDL assignment warning at charrom.txt(1375): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1375
Warning (10230): Verilog HDL assignment warning at charrom.txt(1376): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1376
Warning (10230): Verilog HDL assignment warning at charrom.txt(1377): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1377
Warning (10230): Verilog HDL assignment warning at charrom.txt(1378): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1378
Warning (10230): Verilog HDL assignment warning at charrom.txt(1379): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1379
Warning (10230): Verilog HDL assignment warning at charrom.txt(1380): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1380
Warning (10230): Verilog HDL assignment warning at charrom.txt(1381): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1381
Warning (10230): Verilog HDL assignment warning at charrom.txt(1382): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1382
Warning (10230): Verilog HDL assignment warning at charrom.txt(1383): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1383
Warning (10230): Verilog HDL assignment warning at charrom.txt(1384): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1384
Warning (10230): Verilog HDL assignment warning at charrom.txt(1385): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1385
Warning (10230): Verilog HDL assignment warning at charrom.txt(1386): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1386
Warning (10230): Verilog HDL assignment warning at charrom.txt(1387): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1387
Warning (10230): Verilog HDL assignment warning at charrom.txt(1388): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1388
Warning (10230): Verilog HDL assignment warning at charrom.txt(1389): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1389
Warning (10230): Verilog HDL assignment warning at charrom.txt(1390): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1390
Warning (10230): Verilog HDL assignment warning at charrom.txt(1391): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1391
Warning (10230): Verilog HDL assignment warning at charrom.txt(1392): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1392
Warning (10230): Verilog HDL assignment warning at charrom.txt(1393): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1393
Warning (10230): Verilog HDL assignment warning at charrom.txt(1394): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1394
Warning (10230): Verilog HDL assignment warning at charrom.txt(1395): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1395
Warning (10230): Verilog HDL assignment warning at charrom.txt(1396): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1396
Warning (10230): Verilog HDL assignment warning at charrom.txt(1397): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1397
Warning (10230): Verilog HDL assignment warning at charrom.txt(1398): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1398
Warning (10230): Verilog HDL assignment warning at charrom.txt(1399): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1399
Warning (10230): Verilog HDL assignment warning at charrom.txt(1400): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1400
Warning (10230): Verilog HDL assignment warning at charrom.txt(1401): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1401
Warning (10230): Verilog HDL assignment warning at charrom.txt(1402): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1402
Warning (10230): Verilog HDL assignment warning at charrom.txt(1403): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1403
Warning (10230): Verilog HDL assignment warning at charrom.txt(1404): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1404
Warning (10230): Verilog HDL assignment warning at charrom.txt(1405): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1405
Warning (10230): Verilog HDL assignment warning at charrom.txt(1406): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1406
Warning (10230): Verilog HDL assignment warning at charrom.txt(1407): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1407
Warning (10230): Verilog HDL assignment warning at charrom.txt(1408): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1408
Warning (10230): Verilog HDL assignment warning at charrom.txt(1409): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1409
Warning (10230): Verilog HDL assignment warning at charrom.txt(1410): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1410
Warning (10230): Verilog HDL assignment warning at charrom.txt(1411): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1411
Warning (10230): Verilog HDL assignment warning at charrom.txt(1412): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1412
Warning (10230): Verilog HDL assignment warning at charrom.txt(1413): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1413
Warning (10230): Verilog HDL assignment warning at charrom.txt(1414): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1414
Warning (10230): Verilog HDL assignment warning at charrom.txt(1415): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1415
Warning (10230): Verilog HDL assignment warning at charrom.txt(1416): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1416
Warning (10230): Verilog HDL assignment warning at charrom.txt(1417): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1417
Warning (10230): Verilog HDL assignment warning at charrom.txt(1418): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1418
Warning (10230): Verilog HDL assignment warning at charrom.txt(1419): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1419
Warning (10230): Verilog HDL assignment warning at charrom.txt(1420): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1420
Warning (10230): Verilog HDL assignment warning at charrom.txt(1421): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1421
Warning (10230): Verilog HDL assignment warning at charrom.txt(1422): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1422
Warning (10230): Verilog HDL assignment warning at charrom.txt(1423): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1423
Warning (10230): Verilog HDL assignment warning at charrom.txt(1424): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1424
Warning (10230): Verilog HDL assignment warning at charrom.txt(1425): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1425
Warning (10230): Verilog HDL assignment warning at charrom.txt(1426): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1426
Warning (10230): Verilog HDL assignment warning at charrom.txt(1427): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1427
Warning (10230): Verilog HDL assignment warning at charrom.txt(1428): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1428
Warning (10230): Verilog HDL assignment warning at charrom.txt(1429): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1429
Warning (10230): Verilog HDL assignment warning at charrom.txt(1430): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1430
Warning (10230): Verilog HDL assignment warning at charrom.txt(1431): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1431
Warning (10230): Verilog HDL assignment warning at charrom.txt(1432): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1432
Warning (10230): Verilog HDL assignment warning at charrom.txt(1433): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1433
Warning (10230): Verilog HDL assignment warning at charrom.txt(1434): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1434
Warning (10230): Verilog HDL assignment warning at charrom.txt(1435): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1435
Warning (10230): Verilog HDL assignment warning at charrom.txt(1436): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1436
Warning (10230): Verilog HDL assignment warning at charrom.txt(1437): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1437
Warning (10230): Verilog HDL assignment warning at charrom.txt(1438): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1438
Warning (10230): Verilog HDL assignment warning at charrom.txt(1439): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1439
Warning (10230): Verilog HDL assignment warning at charrom.txt(1440): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1440
Warning (10230): Verilog HDL assignment warning at charrom.txt(1441): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1441
Warning (10230): Verilog HDL assignment warning at charrom.txt(1442): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1442
Warning (10230): Verilog HDL assignment warning at charrom.txt(1443): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1443
Warning (10230): Verilog HDL assignment warning at charrom.txt(1444): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1444
Warning (10230): Verilog HDL assignment warning at charrom.txt(1445): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1445
Warning (10230): Verilog HDL assignment warning at charrom.txt(1446): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1446
Warning (10230): Verilog HDL assignment warning at charrom.txt(1447): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1447
Warning (10230): Verilog HDL assignment warning at charrom.txt(1448): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1448
Warning (10230): Verilog HDL assignment warning at charrom.txt(1449): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1449
Warning (10230): Verilog HDL assignment warning at charrom.txt(1450): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1450
Warning (10230): Verilog HDL assignment warning at charrom.txt(1451): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1451
Warning (10230): Verilog HDL assignment warning at charrom.txt(1452): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1452
Warning (10230): Verilog HDL assignment warning at charrom.txt(1453): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1453
Warning (10230): Verilog HDL assignment warning at charrom.txt(1454): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1454
Warning (10230): Verilog HDL assignment warning at charrom.txt(1455): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1455
Warning (10230): Verilog HDL assignment warning at charrom.txt(1456): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1456
Warning (10230): Verilog HDL assignment warning at charrom.txt(1457): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1457
Warning (10230): Verilog HDL assignment warning at charrom.txt(1458): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1458
Warning (10230): Verilog HDL assignment warning at charrom.txt(1459): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1459
Warning (10230): Verilog HDL assignment warning at charrom.txt(1460): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1460
Warning (10230): Verilog HDL assignment warning at charrom.txt(1461): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1461
Warning (10230): Verilog HDL assignment warning at charrom.txt(1462): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1462
Warning (10230): Verilog HDL assignment warning at charrom.txt(1463): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1463
Warning (10230): Verilog HDL assignment warning at charrom.txt(1464): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1464
Warning (10230): Verilog HDL assignment warning at charrom.txt(1465): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1465
Warning (10230): Verilog HDL assignment warning at charrom.txt(1466): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1466
Warning (10230): Verilog HDL assignment warning at charrom.txt(1467): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1467
Warning (10230): Verilog HDL assignment warning at charrom.txt(1468): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1468
Warning (10230): Verilog HDL assignment warning at charrom.txt(1469): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1469
Warning (10230): Verilog HDL assignment warning at charrom.txt(1470): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1470
Warning (10230): Verilog HDL assignment warning at charrom.txt(1471): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1471
Warning (10230): Verilog HDL assignment warning at charrom.txt(1472): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1472
Warning (10230): Verilog HDL assignment warning at charrom.txt(1473): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1473
Warning (10230): Verilog HDL assignment warning at charrom.txt(1474): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1474
Warning (10230): Verilog HDL assignment warning at charrom.txt(1475): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1475
Warning (10230): Verilog HDL assignment warning at charrom.txt(1476): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1476
Warning (10230): Verilog HDL assignment warning at charrom.txt(1477): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1477
Warning (10230): Verilog HDL assignment warning at charrom.txt(1478): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1478
Warning (10230): Verilog HDL assignment warning at charrom.txt(1479): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1479
Warning (10230): Verilog HDL assignment warning at charrom.txt(1480): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1480
Warning (10230): Verilog HDL assignment warning at charrom.txt(1481): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1481
Warning (10230): Verilog HDL assignment warning at charrom.txt(1482): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1482
Warning (10230): Verilog HDL assignment warning at charrom.txt(1483): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1483
Warning (10230): Verilog HDL assignment warning at charrom.txt(1484): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1484
Warning (10230): Verilog HDL assignment warning at charrom.txt(1485): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1485
Warning (10230): Verilog HDL assignment warning at charrom.txt(1486): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1486
Warning (10230): Verilog HDL assignment warning at charrom.txt(1487): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1487
Warning (10230): Verilog HDL assignment warning at charrom.txt(1488): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1488
Warning (10230): Verilog HDL assignment warning at charrom.txt(1489): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1489
Warning (10230): Verilog HDL assignment warning at charrom.txt(1490): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1490
Warning (10230): Verilog HDL assignment warning at charrom.txt(1491): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1491
Warning (10230): Verilog HDL assignment warning at charrom.txt(1492): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1492
Warning (10230): Verilog HDL assignment warning at charrom.txt(1493): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1493
Warning (10230): Verilog HDL assignment warning at charrom.txt(1494): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1494
Warning (10230): Verilog HDL assignment warning at charrom.txt(1495): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1495
Warning (10230): Verilog HDL assignment warning at charrom.txt(1496): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1496
Warning (10230): Verilog HDL assignment warning at charrom.txt(1497): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1497
Warning (10230): Verilog HDL assignment warning at charrom.txt(1498): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1498
Warning (10230): Verilog HDL assignment warning at charrom.txt(1499): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1499
Warning (10230): Verilog HDL assignment warning at charrom.txt(1500): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1500
Warning (10230): Verilog HDL assignment warning at charrom.txt(1501): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1501
Warning (10230): Verilog HDL assignment warning at charrom.txt(1502): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1502
Warning (10230): Verilog HDL assignment warning at charrom.txt(1503): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1503
Warning (10230): Verilog HDL assignment warning at charrom.txt(1504): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1504
Warning (10230): Verilog HDL assignment warning at charrom.txt(1505): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1505
Warning (10230): Verilog HDL assignment warning at charrom.txt(1506): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1506
Warning (10230): Verilog HDL assignment warning at charrom.txt(1507): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1507
Warning (10230): Verilog HDL assignment warning at charrom.txt(1508): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1508
Warning (10230): Verilog HDL assignment warning at charrom.txt(1509): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1509
Warning (10230): Verilog HDL assignment warning at charrom.txt(1510): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1510
Warning (10230): Verilog HDL assignment warning at charrom.txt(1511): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1511
Warning (10230): Verilog HDL assignment warning at charrom.txt(1512): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1512
Warning (10230): Verilog HDL assignment warning at charrom.txt(1513): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1513
Warning (10230): Verilog HDL assignment warning at charrom.txt(1514): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1514
Warning (10230): Verilog HDL assignment warning at charrom.txt(1515): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1515
Warning (10230): Verilog HDL assignment warning at charrom.txt(1516): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1516
Warning (10230): Verilog HDL assignment warning at charrom.txt(1517): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1517
Warning (10230): Verilog HDL assignment warning at charrom.txt(1518): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1518
Warning (10230): Verilog HDL assignment warning at charrom.txt(1519): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1519
Warning (10230): Verilog HDL assignment warning at charrom.txt(1520): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1520
Warning (10230): Verilog HDL assignment warning at charrom.txt(1521): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1521
Warning (10230): Verilog HDL assignment warning at charrom.txt(1522): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1522
Warning (10230): Verilog HDL assignment warning at charrom.txt(1523): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1523
Warning (10230): Verilog HDL assignment warning at charrom.txt(1524): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1524
Warning (10230): Verilog HDL assignment warning at charrom.txt(1525): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1525
Warning (10230): Verilog HDL assignment warning at charrom.txt(1526): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1526
Warning (10230): Verilog HDL assignment warning at charrom.txt(1527): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1527
Warning (10230): Verilog HDL assignment warning at charrom.txt(1528): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1528
Warning (10230): Verilog HDL assignment warning at charrom.txt(1529): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1529
Warning (10230): Verilog HDL assignment warning at charrom.txt(1530): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1530
Warning (10230): Verilog HDL assignment warning at charrom.txt(1531): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1531
Warning (10230): Verilog HDL assignment warning at charrom.txt(1532): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1532
Warning (10230): Verilog HDL assignment warning at charrom.txt(1533): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1533
Warning (10230): Verilog HDL assignment warning at charrom.txt(1534): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1534
Warning (10230): Verilog HDL assignment warning at charrom.txt(1535): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1535
Warning (10230): Verilog HDL assignment warning at charrom.txt(1536): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1536
Warning (10230): Verilog HDL assignment warning at charrom.txt(1537): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1537
Warning (10230): Verilog HDL assignment warning at charrom.txt(1538): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1538
Warning (10230): Verilog HDL assignment warning at charrom.txt(1539): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1539
Warning (10230): Verilog HDL assignment warning at charrom.txt(1540): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1540
Warning (10230): Verilog HDL assignment warning at charrom.txt(1541): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1541
Warning (10230): Verilog HDL assignment warning at charrom.txt(1542): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1542
Warning (10230): Verilog HDL assignment warning at charrom.txt(1543): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1543
Warning (10230): Verilog HDL assignment warning at charrom.txt(1544): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1544
Warning (10230): Verilog HDL assignment warning at charrom.txt(1545): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1545
Warning (10230): Verilog HDL assignment warning at charrom.txt(1546): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1546
Warning (10230): Verilog HDL assignment warning at charrom.txt(1547): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1547
Warning (10230): Verilog HDL assignment warning at charrom.txt(1548): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1548
Warning (10230): Verilog HDL assignment warning at charrom.txt(1549): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1549
Warning (10230): Verilog HDL assignment warning at charrom.txt(1550): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1550
Warning (10230): Verilog HDL assignment warning at charrom.txt(1551): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1551
Warning (10230): Verilog HDL assignment warning at charrom.txt(1552): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1552
Warning (10230): Verilog HDL assignment warning at charrom.txt(1553): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1553
Warning (10230): Verilog HDL assignment warning at charrom.txt(1554): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1554
Warning (10230): Verilog HDL assignment warning at charrom.txt(1555): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1555
Warning (10230): Verilog HDL assignment warning at charrom.txt(1556): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1556
Warning (10230): Verilog HDL assignment warning at charrom.txt(1557): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1557
Warning (10230): Verilog HDL assignment warning at charrom.txt(1558): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1558
Warning (10230): Verilog HDL assignment warning at charrom.txt(1559): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1559
Warning (10230): Verilog HDL assignment warning at charrom.txt(1560): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1560
Warning (10230): Verilog HDL assignment warning at charrom.txt(1561): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1561
Warning (10230): Verilog HDL assignment warning at charrom.txt(1562): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1562
Warning (10230): Verilog HDL assignment warning at charrom.txt(1563): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1563
Warning (10230): Verilog HDL assignment warning at charrom.txt(1564): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1564
Warning (10230): Verilog HDL assignment warning at charrom.txt(1565): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1565
Warning (10230): Verilog HDL assignment warning at charrom.txt(1566): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1566
Warning (10230): Verilog HDL assignment warning at charrom.txt(1567): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1567
Warning (10230): Verilog HDL assignment warning at charrom.txt(1568): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1568
Warning (10230): Verilog HDL assignment warning at charrom.txt(1569): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1569
Warning (10230): Verilog HDL assignment warning at charrom.txt(1570): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1570
Warning (10230): Verilog HDL assignment warning at charrom.txt(1571): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1571
Warning (10230): Verilog HDL assignment warning at charrom.txt(1572): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1572
Warning (10230): Verilog HDL assignment warning at charrom.txt(1573): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1573
Warning (10230): Verilog HDL assignment warning at charrom.txt(1574): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1574
Warning (10230): Verilog HDL assignment warning at charrom.txt(1575): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1575
Warning (10230): Verilog HDL assignment warning at charrom.txt(1576): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1576
Warning (10230): Verilog HDL assignment warning at charrom.txt(1577): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1577
Warning (10230): Verilog HDL assignment warning at charrom.txt(1578): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1578
Warning (10230): Verilog HDL assignment warning at charrom.txt(1579): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1579
Warning (10230): Verilog HDL assignment warning at charrom.txt(1580): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1580
Warning (10230): Verilog HDL assignment warning at charrom.txt(1581): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1581
Warning (10230): Verilog HDL assignment warning at charrom.txt(1582): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1582
Warning (10230): Verilog HDL assignment warning at charrom.txt(1583): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1583
Warning (10230): Verilog HDL assignment warning at charrom.txt(1584): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1584
Warning (10230): Verilog HDL assignment warning at charrom.txt(1585): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1585
Warning (10230): Verilog HDL assignment warning at charrom.txt(1586): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1586
Warning (10230): Verilog HDL assignment warning at charrom.txt(1587): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1587
Warning (10230): Verilog HDL assignment warning at charrom.txt(1588): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1588
Warning (10230): Verilog HDL assignment warning at charrom.txt(1589): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1589
Warning (10230): Verilog HDL assignment warning at charrom.txt(1590): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1590
Warning (10230): Verilog HDL assignment warning at charrom.txt(1591): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1591
Warning (10230): Verilog HDL assignment warning at charrom.txt(1592): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1592
Warning (10230): Verilog HDL assignment warning at charrom.txt(1593): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1593
Warning (10230): Verilog HDL assignment warning at charrom.txt(1594): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1594
Warning (10230): Verilog HDL assignment warning at charrom.txt(1595): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1595
Warning (10230): Verilog HDL assignment warning at charrom.txt(1596): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1596
Warning (10230): Verilog HDL assignment warning at charrom.txt(1597): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1597
Warning (10230): Verilog HDL assignment warning at charrom.txt(1598): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1598
Warning (10230): Verilog HDL assignment warning at charrom.txt(1599): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1599
Warning (10230): Verilog HDL assignment warning at charrom.txt(1600): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1600
Warning (10230): Verilog HDL assignment warning at charrom.txt(1601): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1601
Warning (10230): Verilog HDL assignment warning at charrom.txt(1602): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1602
Warning (10230): Verilog HDL assignment warning at charrom.txt(1603): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1603
Warning (10230): Verilog HDL assignment warning at charrom.txt(1604): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1604
Warning (10230): Verilog HDL assignment warning at charrom.txt(1605): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1605
Warning (10230): Verilog HDL assignment warning at charrom.txt(1606): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1606
Warning (10230): Verilog HDL assignment warning at charrom.txt(1607): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1607
Warning (10230): Verilog HDL assignment warning at charrom.txt(1608): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1608
Warning (10230): Verilog HDL assignment warning at charrom.txt(1609): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1609
Warning (10230): Verilog HDL assignment warning at charrom.txt(1610): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1610
Warning (10230): Verilog HDL assignment warning at charrom.txt(1611): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1611
Warning (10230): Verilog HDL assignment warning at charrom.txt(1612): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1612
Warning (10230): Verilog HDL assignment warning at charrom.txt(1613): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1613
Warning (10230): Verilog HDL assignment warning at charrom.txt(1614): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1614
Warning (10230): Verilog HDL assignment warning at charrom.txt(1615): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1615
Warning (10230): Verilog HDL assignment warning at charrom.txt(1616): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1616
Warning (10230): Verilog HDL assignment warning at charrom.txt(1617): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1617
Warning (10230): Verilog HDL assignment warning at charrom.txt(1618): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1618
Warning (10230): Verilog HDL assignment warning at charrom.txt(1619): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1619
Warning (10230): Verilog HDL assignment warning at charrom.txt(1620): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1620
Warning (10230): Verilog HDL assignment warning at charrom.txt(1621): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1621
Warning (10230): Verilog HDL assignment warning at charrom.txt(1622): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1622
Warning (10230): Verilog HDL assignment warning at charrom.txt(1623): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1623
Warning (10230): Verilog HDL assignment warning at charrom.txt(1624): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1624
Warning (10230): Verilog HDL assignment warning at charrom.txt(1625): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1625
Warning (10230): Verilog HDL assignment warning at charrom.txt(1626): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1626
Warning (10230): Verilog HDL assignment warning at charrom.txt(1627): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1627
Warning (10230): Verilog HDL assignment warning at charrom.txt(1628): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1628
Warning (10230): Verilog HDL assignment warning at charrom.txt(1629): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1629
Warning (10230): Verilog HDL assignment warning at charrom.txt(1630): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1630
Warning (10230): Verilog HDL assignment warning at charrom.txt(1631): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1631
Warning (10230): Verilog HDL assignment warning at charrom.txt(1632): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1632
Warning (10230): Verilog HDL assignment warning at charrom.txt(1633): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1633
Warning (10230): Verilog HDL assignment warning at charrom.txt(1634): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1634
Warning (10230): Verilog HDL assignment warning at charrom.txt(1635): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1635
Warning (10230): Verilog HDL assignment warning at charrom.txt(1636): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1636
Warning (10230): Verilog HDL assignment warning at charrom.txt(1637): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1637
Warning (10230): Verilog HDL assignment warning at charrom.txt(1638): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1638
Warning (10230): Verilog HDL assignment warning at charrom.txt(1639): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1639
Warning (10230): Verilog HDL assignment warning at charrom.txt(1640): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1640
Warning (10230): Verilog HDL assignment warning at charrom.txt(1641): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1641
Warning (10230): Verilog HDL assignment warning at charrom.txt(1642): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1642
Warning (10230): Verilog HDL assignment warning at charrom.txt(1643): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1643
Warning (10230): Verilog HDL assignment warning at charrom.txt(1644): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1644
Warning (10230): Verilog HDL assignment warning at charrom.txt(1645): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1645
Warning (10230): Verilog HDL assignment warning at charrom.txt(1646): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1646
Warning (10230): Verilog HDL assignment warning at charrom.txt(1647): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1647
Warning (10230): Verilog HDL assignment warning at charrom.txt(1648): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1648
Warning (10230): Verilog HDL assignment warning at charrom.txt(1649): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1649
Warning (10230): Verilog HDL assignment warning at charrom.txt(1650): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1650
Warning (10230): Verilog HDL assignment warning at charrom.txt(1651): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1651
Warning (10230): Verilog HDL assignment warning at charrom.txt(1652): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1652
Warning (10230): Verilog HDL assignment warning at charrom.txt(1653): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1653
Warning (10230): Verilog HDL assignment warning at charrom.txt(1654): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1654
Warning (10230): Verilog HDL assignment warning at charrom.txt(1655): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1655
Warning (10230): Verilog HDL assignment warning at charrom.txt(1656): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1656
Warning (10230): Verilog HDL assignment warning at charrom.txt(1657): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1657
Warning (10230): Verilog HDL assignment warning at charrom.txt(1658): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1658
Warning (10230): Verilog HDL assignment warning at charrom.txt(1659): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1659
Warning (10230): Verilog HDL assignment warning at charrom.txt(1660): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1660
Warning (10230): Verilog HDL assignment warning at charrom.txt(1661): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1661
Warning (10230): Verilog HDL assignment warning at charrom.txt(1662): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1662
Warning (10230): Verilog HDL assignment warning at charrom.txt(1663): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1663
Warning (10230): Verilog HDL assignment warning at charrom.txt(1664): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1664
Warning (10230): Verilog HDL assignment warning at charrom.txt(1665): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1665
Warning (10230): Verilog HDL assignment warning at charrom.txt(1666): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1666
Warning (10230): Verilog HDL assignment warning at charrom.txt(1667): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1667
Warning (10230): Verilog HDL assignment warning at charrom.txt(1668): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1668
Warning (10230): Verilog HDL assignment warning at charrom.txt(1669): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1669
Warning (10230): Verilog HDL assignment warning at charrom.txt(1670): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1670
Warning (10230): Verilog HDL assignment warning at charrom.txt(1671): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1671
Warning (10230): Verilog HDL assignment warning at charrom.txt(1672): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1672
Warning (10230): Verilog HDL assignment warning at charrom.txt(1673): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1673
Warning (10230): Verilog HDL assignment warning at charrom.txt(1674): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1674
Warning (10230): Verilog HDL assignment warning at charrom.txt(1675): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1675
Warning (10230): Verilog HDL assignment warning at charrom.txt(1676): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1676
Warning (10230): Verilog HDL assignment warning at charrom.txt(1677): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1677
Warning (10230): Verilog HDL assignment warning at charrom.txt(1678): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1678
Warning (10230): Verilog HDL assignment warning at charrom.txt(1679): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1679
Warning (10230): Verilog HDL assignment warning at charrom.txt(1680): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1680
Warning (10230): Verilog HDL assignment warning at charrom.txt(1681): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1681
Warning (10230): Verilog HDL assignment warning at charrom.txt(1682): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1682
Warning (10230): Verilog HDL assignment warning at charrom.txt(1683): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1683
Warning (10230): Verilog HDL assignment warning at charrom.txt(1684): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1684
Warning (10230): Verilog HDL assignment warning at charrom.txt(1685): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1685
Warning (10230): Verilog HDL assignment warning at charrom.txt(1686): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1686
Warning (10230): Verilog HDL assignment warning at charrom.txt(1687): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1687
Warning (10230): Verilog HDL assignment warning at charrom.txt(1688): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1688
Warning (10230): Verilog HDL assignment warning at charrom.txt(1689): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1689
Warning (10230): Verilog HDL assignment warning at charrom.txt(1690): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1690
Warning (10230): Verilog HDL assignment warning at charrom.txt(1691): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1691
Warning (10230): Verilog HDL assignment warning at charrom.txt(1692): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1692
Warning (10230): Verilog HDL assignment warning at charrom.txt(1693): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1693
Warning (10230): Verilog HDL assignment warning at charrom.txt(1694): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1694
Warning (10230): Verilog HDL assignment warning at charrom.txt(1695): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1695
Warning (10230): Verilog HDL assignment warning at charrom.txt(1696): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1696
Warning (10230): Verilog HDL assignment warning at charrom.txt(1697): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1697
Warning (10230): Verilog HDL assignment warning at charrom.txt(1698): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1698
Warning (10230): Verilog HDL assignment warning at charrom.txt(1699): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1699
Warning (10230): Verilog HDL assignment warning at charrom.txt(1700): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1700
Warning (10230): Verilog HDL assignment warning at charrom.txt(1701): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1701
Warning (10230): Verilog HDL assignment warning at charrom.txt(1702): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1702
Warning (10230): Verilog HDL assignment warning at charrom.txt(1703): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1703
Warning (10230): Verilog HDL assignment warning at charrom.txt(1704): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1704
Warning (10230): Verilog HDL assignment warning at charrom.txt(1705): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1705
Warning (10230): Verilog HDL assignment warning at charrom.txt(1706): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1706
Warning (10230): Verilog HDL assignment warning at charrom.txt(1707): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1707
Warning (10230): Verilog HDL assignment warning at charrom.txt(1708): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1708
Warning (10230): Verilog HDL assignment warning at charrom.txt(1709): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1709
Warning (10230): Verilog HDL assignment warning at charrom.txt(1710): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1710
Warning (10230): Verilog HDL assignment warning at charrom.txt(1711): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1711
Warning (10230): Verilog HDL assignment warning at charrom.txt(1712): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1712
Warning (10230): Verilog HDL assignment warning at charrom.txt(1713): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1713
Warning (10230): Verilog HDL assignment warning at charrom.txt(1714): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1714
Warning (10230): Verilog HDL assignment warning at charrom.txt(1715): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1715
Warning (10230): Verilog HDL assignment warning at charrom.txt(1716): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1716
Warning (10230): Verilog HDL assignment warning at charrom.txt(1717): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1717
Warning (10230): Verilog HDL assignment warning at charrom.txt(1718): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1718
Warning (10230): Verilog HDL assignment warning at charrom.txt(1719): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1719
Warning (10230): Verilog HDL assignment warning at charrom.txt(1720): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1720
Warning (10230): Verilog HDL assignment warning at charrom.txt(1721): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1721
Warning (10230): Verilog HDL assignment warning at charrom.txt(1722): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1722
Warning (10230): Verilog HDL assignment warning at charrom.txt(1723): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1723
Warning (10230): Verilog HDL assignment warning at charrom.txt(1724): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1724
Warning (10230): Verilog HDL assignment warning at charrom.txt(1725): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1725
Warning (10230): Verilog HDL assignment warning at charrom.txt(1726): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1726
Warning (10230): Verilog HDL assignment warning at charrom.txt(1727): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1727
Warning (10230): Verilog HDL assignment warning at charrom.txt(1728): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1728
Warning (10230): Verilog HDL assignment warning at charrom.txt(1729): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1729
Warning (10230): Verilog HDL assignment warning at charrom.txt(1730): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1730
Warning (10230): Verilog HDL assignment warning at charrom.txt(1731): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1731
Warning (10230): Verilog HDL assignment warning at charrom.txt(1732): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1732
Warning (10230): Verilog HDL assignment warning at charrom.txt(1733): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1733
Warning (10230): Verilog HDL assignment warning at charrom.txt(1734): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1734
Warning (10230): Verilog HDL assignment warning at charrom.txt(1735): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1735
Warning (10230): Verilog HDL assignment warning at charrom.txt(1736): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1736
Warning (10230): Verilog HDL assignment warning at charrom.txt(1737): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1737
Warning (10230): Verilog HDL assignment warning at charrom.txt(1738): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1738
Warning (10230): Verilog HDL assignment warning at charrom.txt(1739): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1739
Warning (10230): Verilog HDL assignment warning at charrom.txt(1740): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1740
Warning (10230): Verilog HDL assignment warning at charrom.txt(1741): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1741
Warning (10230): Verilog HDL assignment warning at charrom.txt(1742): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1742
Warning (10230): Verilog HDL assignment warning at charrom.txt(1743): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1743
Warning (10230): Verilog HDL assignment warning at charrom.txt(1744): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1744
Warning (10230): Verilog HDL assignment warning at charrom.txt(1745): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1745
Warning (10230): Verilog HDL assignment warning at charrom.txt(1746): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1746
Warning (10230): Verilog HDL assignment warning at charrom.txt(1747): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1747
Warning (10230): Verilog HDL assignment warning at charrom.txt(1748): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1748
Warning (10230): Verilog HDL assignment warning at charrom.txt(1749): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1749
Warning (10230): Verilog HDL assignment warning at charrom.txt(1750): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1750
Warning (10230): Verilog HDL assignment warning at charrom.txt(1751): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1751
Warning (10230): Verilog HDL assignment warning at charrom.txt(1752): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1752
Warning (10230): Verilog HDL assignment warning at charrom.txt(1753): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1753
Warning (10230): Verilog HDL assignment warning at charrom.txt(1754): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1754
Warning (10230): Verilog HDL assignment warning at charrom.txt(1755): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1755
Warning (10230): Verilog HDL assignment warning at charrom.txt(1756): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1756
Warning (10230): Verilog HDL assignment warning at charrom.txt(1757): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1757
Warning (10230): Verilog HDL assignment warning at charrom.txt(1758): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1758
Warning (10230): Verilog HDL assignment warning at charrom.txt(1759): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1759
Warning (10230): Verilog HDL assignment warning at charrom.txt(1760): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1760
Warning (10230): Verilog HDL assignment warning at charrom.txt(1761): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1761
Warning (10230): Verilog HDL assignment warning at charrom.txt(1762): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1762
Warning (10230): Verilog HDL assignment warning at charrom.txt(1763): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1763
Warning (10230): Verilog HDL assignment warning at charrom.txt(1764): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1764
Warning (10230): Verilog HDL assignment warning at charrom.txt(1765): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1765
Warning (10230): Verilog HDL assignment warning at charrom.txt(1766): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1766
Warning (10230): Verilog HDL assignment warning at charrom.txt(1767): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1767
Warning (10230): Verilog HDL assignment warning at charrom.txt(1768): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1768
Warning (10230): Verilog HDL assignment warning at charrom.txt(1769): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1769
Warning (10230): Verilog HDL assignment warning at charrom.txt(1770): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1770
Warning (10230): Verilog HDL assignment warning at charrom.txt(1771): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1771
Warning (10230): Verilog HDL assignment warning at charrom.txt(1772): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1772
Warning (10230): Verilog HDL assignment warning at charrom.txt(1773): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1773
Warning (10230): Verilog HDL assignment warning at charrom.txt(1774): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1774
Warning (10230): Verilog HDL assignment warning at charrom.txt(1775): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1775
Warning (10230): Verilog HDL assignment warning at charrom.txt(1776): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1776
Warning (10230): Verilog HDL assignment warning at charrom.txt(1777): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1777
Warning (10230): Verilog HDL assignment warning at charrom.txt(1778): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1778
Warning (10230): Verilog HDL assignment warning at charrom.txt(1779): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1779
Warning (10230): Verilog HDL assignment warning at charrom.txt(1780): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1780
Warning (10230): Verilog HDL assignment warning at charrom.txt(1781): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1781
Warning (10230): Verilog HDL assignment warning at charrom.txt(1782): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1782
Warning (10230): Verilog HDL assignment warning at charrom.txt(1783): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1783
Warning (10230): Verilog HDL assignment warning at charrom.txt(1784): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1784
Warning (10230): Verilog HDL assignment warning at charrom.txt(1785): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1785
Warning (10230): Verilog HDL assignment warning at charrom.txt(1786): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1786
Warning (10230): Verilog HDL assignment warning at charrom.txt(1787): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1787
Warning (10230): Verilog HDL assignment warning at charrom.txt(1788): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1788
Warning (10230): Verilog HDL assignment warning at charrom.txt(1789): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1789
Warning (10230): Verilog HDL assignment warning at charrom.txt(1790): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1790
Warning (10230): Verilog HDL assignment warning at charrom.txt(1791): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1791
Warning (10230): Verilog HDL assignment warning at charrom.txt(1792): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1792
Warning (10230): Verilog HDL assignment warning at charrom.txt(1793): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1793
Warning (10230): Verilog HDL assignment warning at charrom.txt(1794): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1794
Warning (10230): Verilog HDL assignment warning at charrom.txt(1795): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1795
Warning (10230): Verilog HDL assignment warning at charrom.txt(1796): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1796
Warning (10230): Verilog HDL assignment warning at charrom.txt(1797): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1797
Warning (10230): Verilog HDL assignment warning at charrom.txt(1798): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1798
Warning (10230): Verilog HDL assignment warning at charrom.txt(1799): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1799
Warning (10230): Verilog HDL assignment warning at charrom.txt(1800): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1800
Warning (10230): Verilog HDL assignment warning at charrom.txt(1801): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1801
Warning (10230): Verilog HDL assignment warning at charrom.txt(1802): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1802
Warning (10230): Verilog HDL assignment warning at charrom.txt(1803): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1803
Warning (10230): Verilog HDL assignment warning at charrom.txt(1804): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1804
Warning (10230): Verilog HDL assignment warning at charrom.txt(1805): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1805
Warning (10230): Verilog HDL assignment warning at charrom.txt(1806): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1806
Warning (10230): Verilog HDL assignment warning at charrom.txt(1807): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1807
Warning (10230): Verilog HDL assignment warning at charrom.txt(1808): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1808
Warning (10230): Verilog HDL assignment warning at charrom.txt(1809): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1809
Warning (10230): Verilog HDL assignment warning at charrom.txt(1810): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1810
Warning (10230): Verilog HDL assignment warning at charrom.txt(1811): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1811
Warning (10230): Verilog HDL assignment warning at charrom.txt(1812): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1812
Warning (10230): Verilog HDL assignment warning at charrom.txt(1813): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1813
Warning (10230): Verilog HDL assignment warning at charrom.txt(1814): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1814
Warning (10230): Verilog HDL assignment warning at charrom.txt(1815): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1815
Warning (10230): Verilog HDL assignment warning at charrom.txt(1816): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1816
Warning (10230): Verilog HDL assignment warning at charrom.txt(1817): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1817
Warning (10230): Verilog HDL assignment warning at charrom.txt(1818): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1818
Warning (10230): Verilog HDL assignment warning at charrom.txt(1819): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1819
Warning (10230): Verilog HDL assignment warning at charrom.txt(1820): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1820
Warning (10230): Verilog HDL assignment warning at charrom.txt(1821): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1821
Warning (10230): Verilog HDL assignment warning at charrom.txt(1822): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1822
Warning (10230): Verilog HDL assignment warning at charrom.txt(1823): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1823
Warning (10230): Verilog HDL assignment warning at charrom.txt(1824): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1824
Warning (10230): Verilog HDL assignment warning at charrom.txt(1825): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1825
Warning (10230): Verilog HDL assignment warning at charrom.txt(1826): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1826
Warning (10230): Verilog HDL assignment warning at charrom.txt(1827): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1827
Warning (10230): Verilog HDL assignment warning at charrom.txt(1828): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1828
Warning (10230): Verilog HDL assignment warning at charrom.txt(1829): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1829
Warning (10230): Verilog HDL assignment warning at charrom.txt(1830): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1830
Warning (10230): Verilog HDL assignment warning at charrom.txt(1831): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1831
Warning (10230): Verilog HDL assignment warning at charrom.txt(1832): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1832
Warning (10230): Verilog HDL assignment warning at charrom.txt(1833): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1833
Warning (10230): Verilog HDL assignment warning at charrom.txt(1834): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1834
Warning (10230): Verilog HDL assignment warning at charrom.txt(1835): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1835
Warning (10230): Verilog HDL assignment warning at charrom.txt(1836): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1836
Warning (10230): Verilog HDL assignment warning at charrom.txt(1837): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1837
Warning (10230): Verilog HDL assignment warning at charrom.txt(1838): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1838
Warning (10230): Verilog HDL assignment warning at charrom.txt(1839): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1839
Warning (10230): Verilog HDL assignment warning at charrom.txt(1840): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1840
Warning (10230): Verilog HDL assignment warning at charrom.txt(1841): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1841
Warning (10230): Verilog HDL assignment warning at charrom.txt(1842): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1842
Warning (10230): Verilog HDL assignment warning at charrom.txt(1843): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1843
Warning (10230): Verilog HDL assignment warning at charrom.txt(1844): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1844
Warning (10230): Verilog HDL assignment warning at charrom.txt(1845): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1845
Warning (10230): Verilog HDL assignment warning at charrom.txt(1846): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1846
Warning (10230): Verilog HDL assignment warning at charrom.txt(1847): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1847
Warning (10230): Verilog HDL assignment warning at charrom.txt(1848): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1848
Warning (10230): Verilog HDL assignment warning at charrom.txt(1849): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1849
Warning (10230): Verilog HDL assignment warning at charrom.txt(1850): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1850
Warning (10230): Verilog HDL assignment warning at charrom.txt(1851): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1851
Warning (10230): Verilog HDL assignment warning at charrom.txt(1852): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1852
Warning (10230): Verilog HDL assignment warning at charrom.txt(1853): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1853
Warning (10230): Verilog HDL assignment warning at charrom.txt(1854): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1854
Warning (10230): Verilog HDL assignment warning at charrom.txt(1855): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1855
Warning (10230): Verilog HDL assignment warning at charrom.txt(1856): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1856
Warning (10230): Verilog HDL assignment warning at charrom.txt(1857): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1857
Warning (10230): Verilog HDL assignment warning at charrom.txt(1858): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1858
Warning (10230): Verilog HDL assignment warning at charrom.txt(1859): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1859
Warning (10230): Verilog HDL assignment warning at charrom.txt(1860): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1860
Warning (10230): Verilog HDL assignment warning at charrom.txt(1861): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1861
Warning (10230): Verilog HDL assignment warning at charrom.txt(1862): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1862
Warning (10230): Verilog HDL assignment warning at charrom.txt(1863): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1863
Warning (10230): Verilog HDL assignment warning at charrom.txt(1864): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1864
Warning (10230): Verilog HDL assignment warning at charrom.txt(1865): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1865
Warning (10230): Verilog HDL assignment warning at charrom.txt(1866): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1866
Warning (10230): Verilog HDL assignment warning at charrom.txt(1867): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1867
Warning (10230): Verilog HDL assignment warning at charrom.txt(1868): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1868
Warning (10230): Verilog HDL assignment warning at charrom.txt(1869): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1869
Warning (10230): Verilog HDL assignment warning at charrom.txt(1870): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1870
Warning (10230): Verilog HDL assignment warning at charrom.txt(1871): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1871
Warning (10230): Verilog HDL assignment warning at charrom.txt(1872): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1872
Warning (10230): Verilog HDL assignment warning at charrom.txt(1873): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1873
Warning (10230): Verilog HDL assignment warning at charrom.txt(1874): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1874
Warning (10230): Verilog HDL assignment warning at charrom.txt(1875): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1875
Warning (10230): Verilog HDL assignment warning at charrom.txt(1876): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1876
Warning (10230): Verilog HDL assignment warning at charrom.txt(1877): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1877
Warning (10230): Verilog HDL assignment warning at charrom.txt(1878): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1878
Warning (10230): Verilog HDL assignment warning at charrom.txt(1879): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1879
Warning (10230): Verilog HDL assignment warning at charrom.txt(1880): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1880
Warning (10230): Verilog HDL assignment warning at charrom.txt(1881): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1881
Warning (10230): Verilog HDL assignment warning at charrom.txt(1882): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1882
Warning (10230): Verilog HDL assignment warning at charrom.txt(1883): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1883
Warning (10230): Verilog HDL assignment warning at charrom.txt(1884): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1884
Warning (10230): Verilog HDL assignment warning at charrom.txt(1885): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1885
Warning (10230): Verilog HDL assignment warning at charrom.txt(1886): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1886
Warning (10230): Verilog HDL assignment warning at charrom.txt(1887): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1887
Warning (10230): Verilog HDL assignment warning at charrom.txt(1888): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1888
Warning (10230): Verilog HDL assignment warning at charrom.txt(1889): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1889
Warning (10230): Verilog HDL assignment warning at charrom.txt(1890): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1890
Warning (10230): Verilog HDL assignment warning at charrom.txt(1891): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1891
Warning (10230): Verilog HDL assignment warning at charrom.txt(1892): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1892
Warning (10230): Verilog HDL assignment warning at charrom.txt(1893): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1893
Warning (10230): Verilog HDL assignment warning at charrom.txt(1894): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1894
Warning (10230): Verilog HDL assignment warning at charrom.txt(1895): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1895
Warning (10230): Verilog HDL assignment warning at charrom.txt(1896): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1896
Warning (10230): Verilog HDL assignment warning at charrom.txt(1897): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1897
Warning (10230): Verilog HDL assignment warning at charrom.txt(1898): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1898
Warning (10230): Verilog HDL assignment warning at charrom.txt(1899): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1899
Warning (10230): Verilog HDL assignment warning at charrom.txt(1900): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1900
Warning (10230): Verilog HDL assignment warning at charrom.txt(1901): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1901
Warning (10230): Verilog HDL assignment warning at charrom.txt(1902): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1902
Warning (10230): Verilog HDL assignment warning at charrom.txt(1903): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1903
Warning (10230): Verilog HDL assignment warning at charrom.txt(1904): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1904
Warning (10230): Verilog HDL assignment warning at charrom.txt(1905): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1905
Warning (10230): Verilog HDL assignment warning at charrom.txt(1906): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1906
Warning (10230): Verilog HDL assignment warning at charrom.txt(1907): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1907
Warning (10230): Verilog HDL assignment warning at charrom.txt(1908): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1908
Warning (10230): Verilog HDL assignment warning at charrom.txt(1909): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1909
Warning (10230): Verilog HDL assignment warning at charrom.txt(1910): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1910
Warning (10230): Verilog HDL assignment warning at charrom.txt(1911): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1911
Warning (10230): Verilog HDL assignment warning at charrom.txt(1912): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1912
Warning (10230): Verilog HDL assignment warning at charrom.txt(1913): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1913
Warning (10230): Verilog HDL assignment warning at charrom.txt(1914): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1914
Warning (10230): Verilog HDL assignment warning at charrom.txt(1915): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1915
Warning (10230): Verilog HDL assignment warning at charrom.txt(1916): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1916
Warning (10230): Verilog HDL assignment warning at charrom.txt(1917): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1917
Warning (10230): Verilog HDL assignment warning at charrom.txt(1918): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1918
Warning (10230): Verilog HDL assignment warning at charrom.txt(1919): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1919
Warning (10230): Verilog HDL assignment warning at charrom.txt(1920): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1920
Warning (10230): Verilog HDL assignment warning at charrom.txt(1921): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1921
Warning (10230): Verilog HDL assignment warning at charrom.txt(1922): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1922
Warning (10230): Verilog HDL assignment warning at charrom.txt(1923): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1923
Warning (10230): Verilog HDL assignment warning at charrom.txt(1924): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1924
Warning (10230): Verilog HDL assignment warning at charrom.txt(1925): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1925
Warning (10230): Verilog HDL assignment warning at charrom.txt(1926): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1926
Warning (10230): Verilog HDL assignment warning at charrom.txt(1927): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1927
Warning (10230): Verilog HDL assignment warning at charrom.txt(1928): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1928
Warning (10230): Verilog HDL assignment warning at charrom.txt(1929): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1929
Warning (10230): Verilog HDL assignment warning at charrom.txt(1930): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1930
Warning (10230): Verilog HDL assignment warning at charrom.txt(1931): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1931
Warning (10230): Verilog HDL assignment warning at charrom.txt(1932): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1932
Warning (10230): Verilog HDL assignment warning at charrom.txt(1933): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1933
Warning (10230): Verilog HDL assignment warning at charrom.txt(1934): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1934
Warning (10230): Verilog HDL assignment warning at charrom.txt(1935): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1935
Warning (10230): Verilog HDL assignment warning at charrom.txt(1936): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1936
Warning (10230): Verilog HDL assignment warning at charrom.txt(1937): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1937
Warning (10230): Verilog HDL assignment warning at charrom.txt(1938): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1938
Warning (10230): Verilog HDL assignment warning at charrom.txt(1939): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1939
Warning (10230): Verilog HDL assignment warning at charrom.txt(1940): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1940
Warning (10230): Verilog HDL assignment warning at charrom.txt(1941): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1941
Warning (10230): Verilog HDL assignment warning at charrom.txt(1942): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1942
Warning (10230): Verilog HDL assignment warning at charrom.txt(1943): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1943
Warning (10230): Verilog HDL assignment warning at charrom.txt(1944): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1944
Warning (10230): Verilog HDL assignment warning at charrom.txt(1945): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1945
Warning (10230): Verilog HDL assignment warning at charrom.txt(1946): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1946
Warning (10230): Verilog HDL assignment warning at charrom.txt(1947): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1947
Warning (10230): Verilog HDL assignment warning at charrom.txt(1948): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1948
Warning (10230): Verilog HDL assignment warning at charrom.txt(1949): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1949
Warning (10230): Verilog HDL assignment warning at charrom.txt(1950): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1950
Warning (10230): Verilog HDL assignment warning at charrom.txt(1951): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1951
Warning (10230): Verilog HDL assignment warning at charrom.txt(1952): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1952
Warning (10230): Verilog HDL assignment warning at charrom.txt(1953): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1953
Warning (10230): Verilog HDL assignment warning at charrom.txt(1954): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1954
Warning (10230): Verilog HDL assignment warning at charrom.txt(1955): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1955
Warning (10230): Verilog HDL assignment warning at charrom.txt(1956): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1956
Warning (10230): Verilog HDL assignment warning at charrom.txt(1957): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1957
Warning (10230): Verilog HDL assignment warning at charrom.txt(1958): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1958
Warning (10230): Verilog HDL assignment warning at charrom.txt(1959): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1959
Warning (10230): Verilog HDL assignment warning at charrom.txt(1960): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1960
Warning (10230): Verilog HDL assignment warning at charrom.txt(1961): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1961
Warning (10230): Verilog HDL assignment warning at charrom.txt(1962): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1962
Warning (10230): Verilog HDL assignment warning at charrom.txt(1963): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1963
Warning (10230): Verilog HDL assignment warning at charrom.txt(1964): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1964
Warning (10230): Verilog HDL assignment warning at charrom.txt(1965): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1965
Warning (10230): Verilog HDL assignment warning at charrom.txt(1966): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1966
Warning (10230): Verilog HDL assignment warning at charrom.txt(1967): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1967
Warning (10230): Verilog HDL assignment warning at charrom.txt(1968): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1968
Warning (10230): Verilog HDL assignment warning at charrom.txt(1969): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1969
Warning (10230): Verilog HDL assignment warning at charrom.txt(1970): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1970
Warning (10230): Verilog HDL assignment warning at charrom.txt(1971): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1971
Warning (10230): Verilog HDL assignment warning at charrom.txt(1972): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1972
Warning (10230): Verilog HDL assignment warning at charrom.txt(1973): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1973
Warning (10230): Verilog HDL assignment warning at charrom.txt(1974): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1974
Warning (10230): Verilog HDL assignment warning at charrom.txt(1975): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1975
Warning (10230): Verilog HDL assignment warning at charrom.txt(1976): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1976
Warning (10230): Verilog HDL assignment warning at charrom.txt(1977): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1977
Warning (10230): Verilog HDL assignment warning at charrom.txt(1978): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1978
Warning (10230): Verilog HDL assignment warning at charrom.txt(1979): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1979
Warning (10230): Verilog HDL assignment warning at charrom.txt(1980): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1980
Warning (10230): Verilog HDL assignment warning at charrom.txt(1981): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1981
Warning (10230): Verilog HDL assignment warning at charrom.txt(1982): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1982
Warning (10230): Verilog HDL assignment warning at charrom.txt(1983): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1983
Warning (10230): Verilog HDL assignment warning at charrom.txt(1984): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1984
Warning (10230): Verilog HDL assignment warning at charrom.txt(1985): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1985
Warning (10230): Verilog HDL assignment warning at charrom.txt(1986): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1986
Warning (10230): Verilog HDL assignment warning at charrom.txt(1987): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1987
Warning (10230): Verilog HDL assignment warning at charrom.txt(1988): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1988
Warning (10230): Verilog HDL assignment warning at charrom.txt(1989): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1989
Warning (10230): Verilog HDL assignment warning at charrom.txt(1990): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1990
Warning (10230): Verilog HDL assignment warning at charrom.txt(1991): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1991
Warning (10230): Verilog HDL assignment warning at charrom.txt(1992): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1992
Warning (10230): Verilog HDL assignment warning at charrom.txt(1993): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1993
Warning (10230): Verilog HDL assignment warning at charrom.txt(1994): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1994
Warning (10230): Verilog HDL assignment warning at charrom.txt(1995): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1995
Warning (10230): Verilog HDL assignment warning at charrom.txt(1996): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1996
Warning (10230): Verilog HDL assignment warning at charrom.txt(1997): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1997
Warning (10230): Verilog HDL assignment warning at charrom.txt(1998): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1998
Warning (10230): Verilog HDL assignment warning at charrom.txt(1999): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 1999
Warning (10230): Verilog HDL assignment warning at charrom.txt(2000): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2000
Warning (10230): Verilog HDL assignment warning at charrom.txt(2001): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2001
Warning (10230): Verilog HDL assignment warning at charrom.txt(2002): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2002
Warning (10230): Verilog HDL assignment warning at charrom.txt(2003): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2003
Warning (10230): Verilog HDL assignment warning at charrom.txt(2004): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2004
Warning (10230): Verilog HDL assignment warning at charrom.txt(2005): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2005
Warning (10230): Verilog HDL assignment warning at charrom.txt(2006): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2006
Warning (10230): Verilog HDL assignment warning at charrom.txt(2007): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2007
Warning (10230): Verilog HDL assignment warning at charrom.txt(2008): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2008
Warning (10230): Verilog HDL assignment warning at charrom.txt(2009): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2009
Warning (10230): Verilog HDL assignment warning at charrom.txt(2010): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2010
Warning (10230): Verilog HDL assignment warning at charrom.txt(2011): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2011
Warning (10230): Verilog HDL assignment warning at charrom.txt(2012): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2012
Warning (10230): Verilog HDL assignment warning at charrom.txt(2013): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2013
Warning (10230): Verilog HDL assignment warning at charrom.txt(2014): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2014
Warning (10230): Verilog HDL assignment warning at charrom.txt(2015): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2015
Warning (10230): Verilog HDL assignment warning at charrom.txt(2016): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2016
Warning (10230): Verilog HDL assignment warning at charrom.txt(2017): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2017
Warning (10230): Verilog HDL assignment warning at charrom.txt(2018): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2018
Warning (10230): Verilog HDL assignment warning at charrom.txt(2019): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2019
Warning (10230): Verilog HDL assignment warning at charrom.txt(2020): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2020
Warning (10230): Verilog HDL assignment warning at charrom.txt(2021): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2021
Warning (10230): Verilog HDL assignment warning at charrom.txt(2022): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2022
Warning (10230): Verilog HDL assignment warning at charrom.txt(2023): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2023
Warning (10230): Verilog HDL assignment warning at charrom.txt(2024): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2024
Warning (10230): Verilog HDL assignment warning at charrom.txt(2025): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2025
Warning (10230): Verilog HDL assignment warning at charrom.txt(2026): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2026
Warning (10230): Verilog HDL assignment warning at charrom.txt(2027): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2027
Warning (10230): Verilog HDL assignment warning at charrom.txt(2028): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2028
Warning (10230): Verilog HDL assignment warning at charrom.txt(2029): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2029
Warning (10230): Verilog HDL assignment warning at charrom.txt(2030): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2030
Warning (10230): Verilog HDL assignment warning at charrom.txt(2031): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2031
Warning (10230): Verilog HDL assignment warning at charrom.txt(2032): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2032
Warning (10230): Verilog HDL assignment warning at charrom.txt(2033): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2033
Warning (10230): Verilog HDL assignment warning at charrom.txt(2034): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2034
Warning (10230): Verilog HDL assignment warning at charrom.txt(2035): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2035
Warning (10230): Verilog HDL assignment warning at charrom.txt(2036): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2036
Warning (10230): Verilog HDL assignment warning at charrom.txt(2037): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2037
Warning (10230): Verilog HDL assignment warning at charrom.txt(2038): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2038
Warning (10230): Verilog HDL assignment warning at charrom.txt(2039): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2039
Warning (10230): Verilog HDL assignment warning at charrom.txt(2040): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2040
Warning (10230): Verilog HDL assignment warning at charrom.txt(2041): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2041
Warning (10230): Verilog HDL assignment warning at charrom.txt(2042): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2042
Warning (10230): Verilog HDL assignment warning at charrom.txt(2043): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2043
Warning (10230): Verilog HDL assignment warning at charrom.txt(2044): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2044
Warning (10230): Verilog HDL assignment warning at charrom.txt(2045): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2045
Warning (10230): Verilog HDL assignment warning at charrom.txt(2046): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2046
Warning (10230): Verilog HDL assignment warning at charrom.txt(2047): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2047
Warning (10230): Verilog HDL assignment warning at charrom.txt(2048): truncated value with size 8 to match size of target (6) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/charrom.txt Line: 2048
Warning (10030): Net "charrom.data_a" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0' File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv Line: 5
Warning (10030): Net "charrom.waddr_a" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0' File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv Line: 5
Warning (10030): Net "charrom.we_a" at chargenrom.sv(5) has no driver or initial value, using a default initial value '0' File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv Line: 5
Info (12128): Elaborating entity "color_module" for hierarchy "color_module:color" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 53
Warning (10230): Verilog HDL assignment warning at color_module.sv(25): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 25
Warning (10230): Verilog HDL assignment warning at color_module.sv(29): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 29
Warning (10230): Verilog HDL assignment warning at color_module.sv(33): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 33
Warning (10230): Verilog HDL assignment warning at color_module.sv(37): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 37
Warning (10230): Verilog HDL assignment warning at color_module.sv(44): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 44
Warning (10230): Verilog HDL assignment warning at color_module.sv(48): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 48
Warning (10230): Verilog HDL assignment warning at color_module.sv(52): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 52
Warning (10230): Verilog HDL assignment warning at color_module.sv(56): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 56
Warning (10230): Verilog HDL assignment warning at color_module.sv(63): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 63
Warning (10230): Verilog HDL assignment warning at color_module.sv(67): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 67
Warning (10230): Verilog HDL assignment warning at color_module.sv(71): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 71
Warning (10230): Verilog HDL assignment warning at color_module.sv(75): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 75
Warning (10230): Verilog HDL assignment warning at color_module.sv(82): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 82
Warning (10230): Verilog HDL assignment warning at color_module.sv(86): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 86
Warning (10230): Verilog HDL assignment warning at color_module.sv(90): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 90
Warning (10230): Verilog HDL assignment warning at color_module.sv(94): truncated value with size 32 to match size of target (12) File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/color_module.sv Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_entrada" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_entrada" into its bus
Info (12128): Elaborating entity "color_selector" for hierarchy "color_selector:color2" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 60
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "chargenrom:chargenromb|charrom" is uninferred due to asynchronous read logic File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/chargenrom.sv Line: 5
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "win" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 3
    Warning (15610): No output dependent on input pin "lost" File: D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/vga_decoder.sv Line: 3
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 176 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2075 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Thu May  4 11:17:23 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/VGA MODULE/output_files/vga_decoding.map.smsg.


