This the third small project done by myself

It's from  https://www.chipverify.com/systemverilog/systemverilog-testbench-example-adder
