# Group 18's RISC - V CPU
##### *By: Arnav Kohli (sk1421), Gavin Vasandani, Junyi Wu, Harry Pan*

---
- ## Breakdown of tasks:
    - PC block, instruction memory, data memory, Pipelining (including unit testing suites), Code for F1 light : **Arnav Kohli**
    - ALU Block, Register Files, Pipelining (including unit testing suites) : **Gavin Vasandani**
    - Control Block, Sign extension block, Pipelining (including unit testing suites) : **Harry Pan**
    - Final CPU Assembly, Complete testing suite, Pipelining, Code for F1 light: **Junyi Wu**

---
- ## PC Block & Instruction Memory:

---
- ## ALU Block & Register Files:
  
---
- ## Data Memory:
  
---
- ## Control Block & Sign Extension:
  
---

- ## Final Design & Testing using code from lab 4:
  
---
- ## Pipelining & signal forwarding:
  
---
- ## F1 light code & testing:
  
---
- ## Further extensions & refinements:
  
---