// Seed: 3977465757
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_1 = -1;
  wire id_23;
  ;
endmodule
module module_3 #(
    parameter id_7 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout logic [7:0] id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  module_2 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_14,
      id_19,
      id_20,
      id_14,
      id_9,
      id_20,
      id_9,
      id_13,
      id_4,
      id_20,
      id_13,
      id_2,
      id_1,
      id_20,
      id_13,
      id_6,
      id_15,
      id_14,
      id_14
  );
  inout supply0 id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial $signed(46);
  ;
  assign id_14 = 1;
  localparam integer id_22 = 1;
  assign id_21[1] = id_1;
  wire id_23;
endmodule
