{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "18",
                "@timestamp": "2023-08-18T23:34:44.000044-04:00",
                "@year": "2023",
                "@month": "08"
            },
            "ait:date-sort": {
                "@day": "30",
                "@year": "2021",
                "@month": "12"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding": [
                {"xocs:funding-agency-matched-string": "Chulalongkorn Academic Advancement"},
                {
                    "xocs:funding-agency-matched-string": "Chulalongkorn University",
                    "xocs:funding-agency-acronym": "CU",
                    "xocs:funding-agency": "Chulalongkorn University",
                    "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100002873",
                    "xocs:funding-agency-country": "http://sws.geonames.org/1605651/"
                }
            ],
            "xocs:funding-addon-generated-timestamp": "2022-06-11T22:53:34.482Z",
            "xocs:funding-text": "This research is supported financially by \u201cThe Chulalongkorn Academic Advancement into Its 2nd Century Project\u201d. The student is awarded a joint scholarship, composed of \u201cThe 100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\u201d and \u201cThe 90th Anniversary of Chulalongkorn University, Rachadapisek Sompote Fund\u201d.",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "postal-code": "10330",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Faculty of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "@affiliation-instance-id": "2015893583-f61cb8ccbbdfb8cb7ff7c01c90013a2c",
                        "ce:source-text": "Department of Electrical Engineering, Faculty of Engineering, Chulalongkorn University, Bangkok, 10330, Thailand",
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Ehsan",
                            "preferred-name": {
                                "ce:given-name": "Ehsan",
                                "ce:initials": "E.",
                                "ce:surname": "Ali",
                                "ce:indexed-name": "Ali E."
                            },
                            "@author-instance-id": "2015893583-3368aacbd1bc5edbfaa1464bde7e7e15",
                            "@seq": "1",
                            "ce:initials": "E.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Ali",
                            "@auid": "57188973802",
                            "ce:indexed-name": "Ali E."
                        },
                        {
                            "ce:given-name": "Wanchalerm",
                            "preferred-name": {
                                "ce:given-name": "Wanchalerm",
                                "ce:initials": "W.",
                                "ce:surname": "Pora",
                                "ce:indexed-name": "Pora W."
                            },
                            "@author-instance-id": "2015893583-985df2cd7a0ab9c7849baf0355698de3",
                            "@seq": "2",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pora",
                            "@auid": "15220962000",
                            "ce:indexed-name": "Pora W."
                        }
                    ]
                },
                "citation-title": "Improved Development Cycle for 8-bit FPGA-Based Soft-Macros Targeting Complex Algorithms",
                "abstracts": "Â© 2021, Chulalongkorn University, Faculty of Fine and Applied Arts. All rights reserved.Developing complex algorithms on 8-bit processors without proper development tools is challenging. This paper integrates a series of novel techniques to improve the development cycle for 8-bit soft-macros such as Xilinx PicoBlaze. The improvements proposed in this paper reduce development time significantly by eliminating the required resynthesis of the whole design upon HDL source code changes. Additionally, a technique is proposed to increase the maximum supported data memory size for PicoBlaze which facilitates development of complex algorithms. Also, a general verification technique is proposed based on a series of testbenches that perform code verification using comparison method. The proposed testbench scenario integrates \u201cInter-Processor Communication (IPC), shared memory, and interrupt\u201d concepts that lays out a guideline for FPGA developers to verify their own designs using the proposed method. The proposed development cycle relies on a chip that has Programmable Logic (PL) fabric (to hold the soft processor) alongside of a hardened processor (to be used as algorithm verifier), therefore, a Xilinx Zynq Ultrascale+ MPSoC is chosen which has a hardened ARM processor. The development cycle proposed in this paper targets the PicoBlaze, but it can be easily ported to other FPGA macros such as Lattice Mico8, or any non-Xilinx FPGA macros.",
                "correspondence": {
                    "affiliation": {
                        "country": "Thailand",
                        "postal-code": "10330",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Department of Electrical Engineering"},
                            {"$": "Faculty of Engineering"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "ce:source-text": "Department of Electrical Engineering, Faculty of Engineering, Chulalongkorn University, Bangkok, 10330, Thailand"
                    },
                    "person": {
                        "ce:given-name": "Wanchalerm",
                        "ce:initials": "W.",
                        "ce:surname": "Pora",
                        "ce:indexed-name": "Pora W."
                    }
                },
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "8-bit soft microprocessor",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "PicoBlaze",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Software development methods",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Verification techniques",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "ar"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "sourcetitle-abbrev": "Eng. J.",
                    "website": {"ce:e-address": {
                        "$": "https://engj.org/index.php/ej/article/view/4405/1189",
                        "@type": "email"
                    }},
                    "@country": "tha",
                    "translated-sourcetitle": {
                        "$": "Engineering Journal",
                        "@xml:lang": "eng"
                    },
                    "issn": {
                        "$": "01258281",
                        "@type": "print"
                    },
                    "volisspag": {
                        "voliss": {
                            "@volume": "25",
                            "@issue": "12"
                        },
                        "pagerange": {
                            "@first": "21",
                            "@last": "35"
                        }
                    },
                    "@type": "j",
                    "publicationyear": {"@first": "2021"},
                    "publisher": {"publishername": "Chulalongkorn University, Faculty of Fine and Applied Arts"},
                    "sourcetitle": "Engineering Journal",
                    "@srcid": "21100197000",
                    "publicationdate": {
                        "month": "12",
                        "year": "2021",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "30 December 2021"
                        },
                        "day": "30"
                    }
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": "2200"
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": "ENGI"
                    }
                ]}},
                "grantlist": {
                    "@complete": "y",
                    "grant-text": {
                        "$": "This research is supported financially by \u201cThe Chulalongkorn Academic Advancement into Its 2nd Century Project\u201d. The student is awarded a joint scholarship, composed of \u201cThe 100th Anniversary Chulalongkorn University Fund for Doctoral Scholarship\u201d and \u201cThe 90th Anniversary of Chulalongkorn University, Rachadapisek Sompote Fund\u201d.",
                        "@xml:lang": "eng"
                    },
                    "grant": {
                        "grant-acronym": "CU",
                        "grant-agency": {
                            "@iso-code": "tha",
                            "$": "Chulalongkorn University"
                        },
                        "grant-agency-id": "501100002873"
                    }
                }
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2022 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "SNCPX"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "15",
                    "@timestamp": "BST 09:43:45",
                    "@year": "2022",
                    "@month": "03"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "2015893583",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "939040638",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20220703042",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20220913334",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "2022029280",
                            "@idtype": "SNCPX"
                        },
                        {
                            "$": "20229001137409",
                            "@idtype": "TPA-ID"
                        },
                        {
                            "$": "85126121321",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85126121321",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.4186/EJ.2021.25.12.21"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "63",
                "reference": [
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. P. Morse, B. W. Ravenel, S. Mazor, and W. B. Pohlman, \u201cIntel Microprocessors\u20138008 to 8086,\u201d Computer, vol. 13, no. 10, pp. 42\u201360, Oct. 1980.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1980"},
                            "ref-title": {"ref-titletext": "Intel Microprocessors\u20138008 to 8086"},
                            "refd-itemidlist": {"itemid": {
                                "$": "34548255149",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "13",
                                    "@issue": "10"
                                },
                                "pagerange": {
                                    "@first": "42",
                                    "@last": "60"
                                }
                            },
                            "ref-text": "Oct",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S. P.",
                                    "@_fa": "true",
                                    "ce:surname": "Morse",
                                    "ce:indexed-name": "Morse S. P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B. W.",
                                    "@_fa": "true",
                                    "ce:surname": "Ravenel",
                                    "ce:indexed-name": "Ravenel B. W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Mazor",
                                    "ce:indexed-name": "Mazor S."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "W. B.",
                                    "@_fa": "true",
                                    "ce:surname": "Pohlman",
                                    "ce:indexed-name": "Pohlman W. B."
                                }
                            ]},
                            "ref-sourcetitle": "Computer"
                        },
                        "ce:source-text": "S. P. Morse, B. W. Ravenel, S. Mazor, and W. B. Pohlman, \u201cIntel Microprocessors\u20138008 to 8086,\u201d Computer, vol. 13, no. 10, pp. 42\u201360, Oct. 1980."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "J. Yiu, \u201cSoftware based finite state machine (FSM) with general purpose processors,\u201d ARM-White Paper, Jan. 2013.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Software based finite state machine (FSM) with general purpose processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126136386",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Jan",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Yiu",
                                "ce:indexed-name": "Yiu J."
                            }]},
                            "ref-sourcetitle": "ARM-White Paper"
                        },
                        "ce:source-text": "J. Yiu, \u201cSoftware based finite state machine (FSM) with general purpose processors,\u201d ARM-White Paper, Jan. 2013."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cApplication ideas for 8-bit low-pin-count microcontrollers,\u201d Aug 2011. [Online]. Available: https://www.fujitsu.com/downloads/MICRO/fma/formpdf/LPC-TB_071009.pdf",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.fujitsu.com/downloads/MICRO/fma/formpdf/LPC-TB_071009.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126083719",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Aug [Online]. Available",
                            "ref-sourcetitle": "Application ideas for 8-bit low-pin-count microcontrollers"
                        },
                        "ce:source-text": "\u201cApplication ideas for 8-bit low-pin-count microcontrollers,\u201d Aug 2011. [Online]. Available: https://www.fujitsu.com/downloads/MICRO/fma/formpdf/LPC-TB_071009.pdf"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "Y. Yang, \u201cImplementation of a colorful RGB-LED light source with an 8-bit microcontroller,\u201d in 20105th IEEE Conference on Industrial Electronics and Applications, Jun. 2010, pp. 1951\u20131956.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Implementation of a colorful RGB-LED light source with an 8-bit microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77956026746",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1951",
                                "@last": "1956"
                            }},
                            "ref-text": "Jun",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "Y.",
                                "@_fa": "true",
                                "ce:surname": "Yang",
                                "ce:indexed-name": "Yang Y."
                            }]},
                            "ref-sourcetitle": "20105th IEEE Conference on Industrial Electronics and Applications"
                        },
                        "ce:source-text": "Y. Yang, \u201cImplementation of a colorful RGB-LED light source with an 8-bit microcontroller,\u201d in 20105th IEEE Conference on Industrial Electronics and Applications, Jun. 2010, pp. 1951\u20131956."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "C.. Hsu, I.. Chung, C.. Lin, and C.. Hsu, \u201cSelfregulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller,\u201d IET Power Electronics, vol. 2, no. 1, pp. 1\u201312, Jan. 2009.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "Selfregulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "78651556514",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "2",
                                    "@issue": "1"
                                },
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "12"
                                }
                            },
                            "ref-text": "Jan",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "C..",
                                    "@_fa": "true",
                                    "ce:surname": "Hsu",
                                    "ce:indexed-name": "Hsu C.."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I..",
                                    "@_fa": "true",
                                    "ce:surname": "Chung",
                                    "ce:indexed-name": "Chung I.."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C..",
                                    "@_fa": "true",
                                    "ce:surname": "Lin",
                                    "ce:indexed-name": "Lin C.."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "C..",
                                    "@_fa": "true",
                                    "ce:surname": "Hsu",
                                    "ce:indexed-name": "Hsu C.."
                                }
                            ]},
                            "ref-sourcetitle": "IET Power Electronics"
                        },
                        "ce:source-text": "C.. Hsu, I.. Chung, C.. Lin, and C.. Hsu, \u201cSelfregulating fuzzy control for forward DC-DC converters using an 8-bit microcontroller,\u201d IET Power Electronics, vol. 2, no. 1, pp. 1\u201312, Jan. 2009."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "D. He and R. M. Nelms, \u201cPeak current-mode control for a boost converter using an 8-bit microcontroller,\u201d in IEEE 34th Annual Conference on Power Electronics Specialist, PESC \u201903, June 2003, pp. 938\u2013943, vol. 2.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-title": {"ref-titletext": "Peak current-mode control for a boost converter using an 8-bit microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0041656279",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "2"},
                                "pagerange": {
                                    "@first": "938",
                                    "@last": "943"
                                }
                            },
                            "ref-text": "June",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "He",
                                    "ce:indexed-name": "He D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R. M.",
                                    "@_fa": "true",
                                    "ce:surname": "Nelms",
                                    "ce:indexed-name": "Nelms R. M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE 34th Annual Conference on Power Electronics Specialist, PESC \u201903"
                        },
                        "ce:source-text": "D. He and R. M. Nelms, \u201cPeak current-mode control for a boost converter using an 8-bit microcontroller,\u201d in IEEE 34th Annual Conference on Power Electronics Specialist, PESC \u201903, June 2003, pp. 938\u2013943, vol. 2."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "H. S. Khan and M. B. Kadri, \u201cDC motor speed control by embedded PI controller with hardware-in-loop simulation,\u201d in 2013 3rd IEEE International Conference on Computer, Control and Communication (IC4), Sep. 2013, pp. 1\u20134.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "DC motor speed control by embedded PI controller with hardware-in-loop simulation"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84891116433",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-text": "Sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H. S.",
                                    "@_fa": "true",
                                    "ce:surname": "Khan",
                                    "ce:indexed-name": "Khan H. S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M. B.",
                                    "@_fa": "true",
                                    "ce:surname": "Kadri",
                                    "ce:indexed-name": "Kadri M. B."
                                }
                            ]},
                            "ref-sourcetitle": "2013 3rd IEEE International Conference on Computer, Control and Communication (IC4)"
                        },
                        "ce:source-text": "H. S. Khan and M. B. Kadri, \u201cDC motor speed control by embedded PI controller with hardware-in-loop simulation,\u201d in 2013 3rd IEEE International Conference on Computer, Control and Communication (IC4), Sep. 2013, pp. 1\u20134."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "R. Mukaro and X. F. Carelse, \u201cA microcontrollerbased data acquisition system for solar radiation and environmental monitoring,\u201d IEEE Transactions on Instrumentation and Measurement, vol. 48, no. 6, pp. 1232\u20131238, Dec. 1999.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "A microcontrollerbased data acquisition system for solar radiation and environmental monitoring"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033347310",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "48",
                                    "@issue": "6"
                                },
                                "pagerange": {
                                    "@first": "1232",
                                    "@last": "1238"
                                }
                            },
                            "ref-text": "Dec",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Mukaro",
                                    "ce:indexed-name": "Mukaro R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "X. F.",
                                    "@_fa": "true",
                                    "ce:surname": "Carelse",
                                    "ce:indexed-name": "Carelse X. F."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Instrumentation and Measurement"
                        },
                        "ce:source-text": "R. Mukaro and X. F. Carelse, \u201cA microcontrollerbased data acquisition system for solar radiation and environmental monitoring,\u201d IEEE Transactions on Instrumentation and Measurement, vol. 48, no. 6, pp. 1232\u20131238, Dec. 1999."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. Oprea, M. Rosu-Hamzescu, and C. Radoi, \u201cImplementation of simple MPPT algorithms using low-cost 8-bit microcontrollers,\u201d in Proceedings of the 2014 6th International Conference on Electronics, Computers and Artificial Intelligence (ECAI), Oct. 2014, pp. 31\u201334.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Implementation of simple MPPT algorithms using low-cost 8-bit microcontrollers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84988227714",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "31",
                                "@last": "34"
                            }},
                            "ref-text": "Oct",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Oprea",
                                    "ce:indexed-name": "Oprea S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Rosu-Hamzescu",
                                    "ce:indexed-name": "Rosu-Hamzescu M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Radoi",
                                    "ce:indexed-name": "Radoi C."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the 2014 6th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)"
                        },
                        "ce:source-text": "S. Oprea, M. Rosu-Hamzescu, and C. Radoi, \u201cImplementation of simple MPPT algorithms using low-cost 8-bit microcontrollers,\u201d in Proceedings of the 2014 6th International Conference on Electronics, Computers and Artificial Intelligence (ECAI), Oct. 2014, pp. 31\u201334."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "Z. Liu, T. PÃ¶ppelmann, T. Oder, H. Seo, S. S. Roy, T. GÃ¼neysu, J. GroÃschÃ¤dl, H. Kim, and I. Verbauwhede, \u201cHigh-performance ideal lattice-based cryptography on 8-bit AVR microcontrollers,\u201d ACM Trans. Embed. Comput. Syst., vol. 16, no. 4, pp. 117:1\u2013117:24, Jul. 2017. [Online] Available: http://doi.acm.org/10.1145/3092951 (accessed Mar. 4, 2021).",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/3092951",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "High-performance ideal lattice-based cryptography on 8-bit AVR microcontrollers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85026664356",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "16",
                                "@issue": "4"
                            }},
                            "ref-text": "117:1\u2013117:24, Jul. [Online] Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu Z."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "PÃ¶ppelmann",
                                    "ce:indexed-name": "Poppelmann T."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Oder",
                                    "ce:indexed-name": "Oder T."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Seo",
                                    "ce:indexed-name": "Seo H."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "S. S.",
                                    "@_fa": "true",
                                    "ce:surname": "Roy",
                                    "ce:indexed-name": "Roy S. S."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "GÃ¼neysu",
                                    "ce:indexed-name": "Guneysu T."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "GroÃschÃ¤dl",
                                    "ce:indexed-name": "Grossschadl J."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Kim",
                                    "ce:indexed-name": "Kim H."
                                },
                                {
                                    "@seq": "9",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Verbauwhede",
                                    "ce:indexed-name": "Verbauwhede I."
                                }
                            ]},
                            "ref-sourcetitle": "ACM Trans. Embed. Comput. Syst"
                        },
                        "ce:source-text": "Z. Liu, T. PÃ¶ppelmann, T. Oder, H. Seo, S. S. Roy, T. GÃ¼neysu, J. GroÃschÃ¤dl, H. Kim, and I. Verbauwhede, \u201cHigh-performance ideal lattice-based cryptography on 8-bit AVR microcontrollers,\u201d ACM Trans. Embed. Comput. Syst., vol. 16, no. 4, pp. 117:1\u2013117:24, Jul. 2017. [Online] Available: http://doi.acm.org/10.1145/3092951 (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. C. Seo and H. Seo, \u201cHighly efficient implementation of NIST-compliant Koblitz curve for 8-bit AVR-based sensor nodes,\u201d IEEE Access, vol. 6, pp. 67 637\u201367 652, 2018.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Highly efficient implementation of NIST-compliant Koblitz curve for 8-bit AVR-based sensor nodes"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85055890996",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "6"},
                                "pagerange": {
                                    "@first": "67637",
                                    "@last": "67652"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S. C.",
                                    "@_fa": "true",
                                    "ce:surname": "Seo",
                                    "ce:indexed-name": "Seo S. C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Seo",
                                    "ce:indexed-name": "Seo H."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Access"
                        },
                        "ce:source-text": "S. C. Seo and H. Seo, \u201cHighly efficient implementation of NIST-compliant Koblitz curve for 8-bit AVR-based sensor nodes,\u201d IEEE Access, vol. 6, pp. 67 637\u201367 652, 2018."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "A. Dunkels, \u201cFull TCP/IP for 8-bit architectures,\u201d in Proceedings of the 1st International Conference on Mobile Systems, Applications and Services,ser. MobiSys \u201903, New York, NY, USA, ACM, 2003, pp. 85\u201398. [Online]. Available: http://doi.acm.org/10.1145/1066116.1066118",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/1066116.1066118",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Full TCP/IP for 8-bit architectures"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84962060694",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "85",
                                "@last": "98"
                            }},
                            "ref-text": "New York, NY, USA, ACM, [Online]. Available",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "A.",
                                "@_fa": "true",
                                "ce:surname": "Dunkels",
                                "ce:indexed-name": "Dunkels A."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 1st International Conference on Mobile Systems, Applications and Services,ser. MobiSys \u201903"
                        },
                        "ce:source-text": "A. Dunkels, \u201cFull TCP/IP for 8-bit architectures,\u201d in Proceedings of the 1st International Conference on Mobile Systems, Applications and Services,ser. MobiSys \u201903, New York, NY, USA, ACM, 2003, pp. 85\u201398. [Online]. Available: http://doi.acm.org/10.1145/1066116.1066118"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "I. Kuon, R. Tessier, and J. Rose, FPGA Architecture: Survey and Challenges. Now, 2008. [Online]. Available: https://ieeexplore.ieee.org/document/8187326",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://ieeexplore.ieee.org/document/8187326",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "84857467413",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Now, [Online]. Available",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Kuon",
                                    "ce:indexed-name": "Kuon I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Tessier",
                                    "ce:indexed-name": "Tessier R."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Rose",
                                    "ce:indexed-name": "Rose J."
                                }
                            ]},
                            "ref-sourcetitle": "FPGA Architecture: Survey and Challenges"
                        },
                        "ce:source-text": "I. Kuon, R. Tessier, and J. Rose, FPGA Architecture: Survey and Challenges. Now, 2008. [Online]. Available: https://ieeexplore.ieee.org/document/8187326"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "I. Kuon and J. Rose, \u201cMeasuring the gap between FPGAs and ASICs,\u201d IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203\u2013215, Feb. 2007.",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-title": {"ref-titletext": "Measuring the gap between FPGAs and ASICs"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33846634193",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "26",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "203",
                                    "@last": "215"
                                }
                            },
                            "ref-text": "Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Kuon",
                                    "ce:indexed-name": "Kuon I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Rose",
                                    "ce:indexed-name": "Rose J."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
                        },
                        "ce:source-text": "I. Kuon and J. Rose, \u201cMeasuring the gap between FPGAs and ASICs,\u201d IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203\u2013215, Feb. 2007."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "B. Fawcett, \u201cFPGAs as reconfigurable processing elements,\u201d IEEE Circuits and Devices Magazine, vol. 12, no. 2, pp. 8\u201310, Mar. 1996.",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "ref-title": {"ref-titletext": "FPGAs as reconfigurable processing elements"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33846607349",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "12",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "8",
                                    "@last": "10"
                                }
                            },
                            "ref-text": "Mar",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "B.",
                                "@_fa": "true",
                                "ce:surname": "Fawcett",
                                "ce:indexed-name": "Fawcett B."
                            }]},
                            "ref-sourcetitle": "IEEE Circuits and Devices Magazine"
                        },
                        "ce:source-text": "B. Fawcett, \u201cFPGAs as reconfigurable processing elements,\u201d IEEE Circuits and Devices Magazine, vol. 12, no. 2, pp. 8\u201310, Mar. 1996."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "A. Zanikopoulos, P. Harpe, H. Hegt, and A. Van Roermund, \u201cA flexible ADC approach for mixed-signal SoC platforms,\u201d in 2005 IEEE International Symposium on Circuits and Systems, May 2005, pp. 4839\u20134842, vol. 5.",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-title": {"ref-titletext": "A flexible ADC approach for mixed-signal SoC platforms"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33645975994",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "5"},
                                "pagerange": {
                                    "@first": "4839",
                                    "@last": "4842"
                                }
                            },
                            "ref-text": "May",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Zanikopoulos",
                                    "ce:indexed-name": "Zanikopoulos A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Harpe",
                                    "ce:indexed-name": "Harpe P."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Hegt",
                                    "ce:indexed-name": "Hegt H."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Van Roermund",
                                    "ce:indexed-name": "Van Roermund A."
                                }
                            ]},
                            "ref-sourcetitle": "2005 IEEE International Symposium on Circuits and Systems"
                        },
                        "ce:source-text": "A. Zanikopoulos, P. Harpe, H. Hegt, and A. Van Roermund, \u201cA flexible ADC approach for mixed-signal SoC platforms,\u201d in 2005 IEEE International Symposium on Circuits and Systems, May 2005, pp. 4839\u20134842, vol. 5."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. Ahmad, V. Boppana, I. Ganusov, V. Kathail, V. Rajagopalan, and R. Wittig, \u201cA 16-nm multiprocessing system-on-chip field-programmable gate array platform,\u201d IEEE Micro, vol. 36, no. 2, pp. 48\u201362, Mar. 2016.",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "A 16-nm multiprocessing system-on-chip field-programmable gate array platform"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84964509896",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "36",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "48",
                                    "@last": "62"
                                }
                            },
                            "ref-text": "Mar",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Ahmad",
                                    "ce:indexed-name": "Ahmad S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Boppana",
                                    "ce:indexed-name": "Boppana V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Ganusov",
                                    "ce:indexed-name": "Ganusov I."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Kathail",
                                    "ce:indexed-name": "Kathail V."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "V.",
                                    "@_fa": "true",
                                    "ce:surname": "Rajagopalan",
                                    "ce:indexed-name": "Rajagopalan V."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Wittig",
                                    "ce:indexed-name": "Wittig R."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Micro"
                        },
                        "ce:source-text": "S. Ahmad, V. Boppana, I. Ganusov, V. Kathail, V. Rajagopalan, and R. Wittig, \u201cA 16-nm multiprocessing system-on-chip field-programmable gate array platform,\u201d IEEE Micro, vol. 36, no. 2, pp. 48\u201362, Mar. 2016."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. Anvar, O. Gachelin, P. Kestener, H. Le Provost, and I. Mandjavidze, \u201cFPGA-based system-on-chip designs for real-time applications in particle physics,\u201d IEEE Transactions on Nuclear Science, vol. 53, no. 3, pp. 682\u2013687, Jun. 2006.",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "FPGA-based system-on-chip designs for real-time applications in particle physics"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33746348329",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "53",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "682",
                                    "@last": "687"
                                }
                            },
                            "ref-text": "Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Anvar",
                                    "ce:indexed-name": "Anvar S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Gachelin",
                                    "ce:indexed-name": "Gachelin O."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Kestener",
                                    "ce:indexed-name": "Kestener P."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Le Provost",
                                    "ce:indexed-name": "Le Provost H."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Mandjavidze",
                                    "ce:indexed-name": "Mandjavidze I."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Nuclear Science"
                        },
                        "ce:source-text": "S. Anvar, O. Gachelin, P. Kestener, H. Le Provost, and I. Mandjavidze, \u201cFPGA-based system-on-chip designs for real-time applications in particle physics,\u201d IEEE Transactions on Nuclear Science, vol. 53, no. 3, pp. 682\u2013687, Jun. 2006."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "P. Zhang, \u201cProgrammable-logic and application-specific integrated circuits (Plasic),\u201d in Advanced Industrial Control Technology, P. Zhang, Ed. Oxford: William Andrew Publishing, 2010, ch. 6, pp. 215\u2013 253. [Online]. Available: http://www.sciencedirect.com/science/article/pii/ B9781437778076100063",
                        "@id": "19",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.sciencedirect.com/science/article/pii/B9781437778076100063",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Programmable-logic and application-specific integrated circuits (Plasic)"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84906724303",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "215",
                                "@last": "253"
                            }},
                            "ref-text": "P. Zhang, Ed. Oxford: William Andrew Publishing, ch. 6, [Online]. Available",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.",
                                "@_fa": "true",
                                "ce:surname": "Zhang",
                                "ce:indexed-name": "Zhang P."
                            }]},
                            "ref-sourcetitle": "Advanced Industrial Control Technology"
                        },
                        "ce:source-text": "P. Zhang, \u201cProgrammable-logic and application-specific integrated circuits (Plasic),\u201d in Advanced Industrial Control Technology, P. Zhang, Ed. Oxford: William Andrew Publishing, 2010, ch. 6, pp. 215\u2013 253. [Online]. Available: http://www.sciencedirect.com/science/article/pii/ B9781437778076100063"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "R. C. Cofer and B. F. Harding, Rapid System Prototyping with FPGAs: Accelerating the Design Process. Newton, MA, USA: Newnes, 2005.",
                        "@id": "20",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85133139376",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Newton, MA, USA: Newnes",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R. C.",
                                    "@_fa": "true",
                                    "ce:surname": "Cofer",
                                    "ce:indexed-name": "Cofer R. C."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "B. F.",
                                    "@_fa": "true",
                                    "ce:surname": "Harding",
                                    "ce:indexed-name": "Harding B. F."
                                }
                            ]},
                            "ref-sourcetitle": "Rapid System Prototyping with FPGAs: Accelerating the Design Process"
                        },
                        "ce:source-text": "R. C. Cofer and B. F. Harding, Rapid System Prototyping with FPGAs: Accelerating the Design Process. Newton, MA, USA: Newnes, 2005."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "R. Lysecky and F. Vahid, \u201cA study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning,\u201d in Design, Automation and Test in Europe, March 2005, vol. 1, pp. 18\u201323.",
                        "@id": "21",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "ref-title": {"ref-titletext": "A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning"},
                            "refd-itemidlist": {"itemid": {
                                "$": "24944503384",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "18",
                                    "@last": "23"
                                }
                            },
                            "ref-text": "March",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "R.",
                                    "@_fa": "true",
                                    "ce:surname": "Lysecky",
                                    "ce:indexed-name": "Lysecky R."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Vahid",
                                    "ce:indexed-name": "Vahid F."
                                }
                            ]},
                            "ref-sourcetitle": "Design, Automation and Test in Europe"
                        },
                        "ce:source-text": "R. Lysecky and F. Vahid, \u201cA study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning,\u201d in Design, Automation and Test in Europe, March 2005, vol. 1, pp. 18\u201323."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cPicoblaze 8-bit Microcontroller,\u201d Xilinx, 2019. [Online]. Available: https://www.xilinx.com/products/intellectual-property/picoblaze.htm (accessed Mar. 4, 2021).",
                        "@id": "22",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/intellectual-property/picoblaze.htm",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Picoblaze 8-bit Microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126150872",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Xilinx"
                        },
                        "ce:source-text": "\u201cPicoblaze 8-bit Microcontroller,\u201d Xilinx, 2019. [Online]. Available: https://www.xilinx.com/products/intellectual-property/picoblaze.htm (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cLattice Mico8 Open, Free Soft Microcontroller,\u201d Lattice, 2019. [Online]. Available: http://www.latticesemi.com/Products/DesignSoft wareAndIP/IntellectualProperty/IPCore/IPCores0 2/Mico8.aspx",
                        "@id": "23",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.latticesemi.com/Products/DesignSoftwareAndIP/IntellectualProperty/IPCore/IPCores02/Mico8.aspx",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Lattice Mico8 Open, Free Soft Microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126089912",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available",
                            "ref-sourcetitle": "Lattice"
                        },
                        "ce:source-text": "\u201cLattice Mico8 Open, Free Soft Microcontroller,\u201d Lattice, 2019. [Online]. Available: http://www.latticesemi.com/Products/DesignSoft wareAndIP/IntellectualProperty/IPCore/IPCores0 2/Mico8.aspx"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cNavrÃ© avr clone (8-bit risc),\u201d OpenCores,2019. [Online]. Available: https://opencores.org/projects/navre (accessed Mar. 4, 2021).",
                        "@id": "24",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/navre",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "NavrÃ© avr clone (8-bit risc)"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126147036",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "OpenCores"
                        },
                        "ce:source-text": "\u201cNavrÃ© avr clone (8-bit risc),\u201d OpenCores,2019. [Online]. Available: https://opencores.org/projects/navre (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cpavr,\u201d OpenCores, 2019. [Online]. Available: https://opencores.org/projects/pavr (accessed Mar. 4, 2021).",
                        "@id": "25",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://opencores.org/projects/pavr",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "pavr"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126097909",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "OpenCores"
                        },
                        "ce:source-text": "\u201cpavr,\u201d OpenCores, 2019. [Online]. Available: https://opencores.org/projects/pavr (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cMCL86, MCL51, and MCL65,\u201d MicroCore Labs, 2019. [Online]. Available: http://www.microcorelabs.com/home.html (accessed Mar. 4, 2021).",
                        "@id": "26",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.microcorelabs.com/home.html",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "MCL86, MCL51, and MCL65"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126130512",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "MicroCore Labs"
                        },
                        "ce:source-text": "\u201cMCL86, MCL51, and MCL65,\u201d MicroCore Labs, 2019. [Online]. Available: http://www.microcorelabs.com/home.html (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "J. Gomez-Cornejo, A. Zuloaga, U. Bidarte, J. Jimenez, and U. Kretzschmar, \u201cInterface tasks oriented 8-bit soft-core processor,\u201d in Proceedings of the Annual FPGA Conference, ser. FPGAworld \u201912. New York, NY, USA, ACM, 2012, pp. 4:1\u20134:5. [Online]. Available: http://doi.acm.org/10.1145/2451636.2451640 (accessed Mar. 4, 2021).",
                        "@id": "27",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/2451636.2451640",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Interface tasks oriented 8-bit soft-core processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84875856544",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "New York, NY, USA, ACM, 4:1\u20134:5, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Gomez-Cornejo",
                                    "ce:indexed-name": "Gomez-Cornejo J."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Zuloaga",
                                    "ce:indexed-name": "Zuloaga A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "U.",
                                    "@_fa": "true",
                                    "ce:surname": "Bidarte",
                                    "ce:indexed-name": "Bidarte U."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Jimenez",
                                    "ce:indexed-name": "Jimenez J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "U.",
                                    "@_fa": "true",
                                    "ce:surname": "Kretzschmar",
                                    "ce:indexed-name": "Kretzschmar U."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the Annual FPGA Conference, ser. FPGAworld \u201912"
                        },
                        "ce:source-text": "J. Gomez-Cornejo, A. Zuloaga, U. Bidarte, J. Jimenez, and U. Kretzschmar, \u201cInterface tasks oriented 8-bit soft-core processor,\u201d in Proceedings of the Annual FPGA Conference, ser. FPGAworld \u201912. New York, NY, USA, ACM, 2012, pp. 4:1\u20134:5. [Online]. Available: http://doi.acm.org/10.1145/2451636.2451640 (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "A. Zavala, O. Camacho, J. Huerta-Ruelas, and A. Carvallo-DomÃ­nguez, \u201cDesign of a general purpose 8-bit risc processor for computer architecture learning,\u201d ComputaciÃ³n y Sistemas, vol. 19, pp. 371\u2013 385, 2015.",
                        "@id": "28",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Design of a general purpose 8-bit risc processor for computer architecture learning"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84938089163",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "19"},
                                "pagerange": {
                                    "@first": "371",
                                    "@last": "385"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Zavala",
                                    "ce:indexed-name": "Zavala A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Camacho",
                                    "ce:indexed-name": "Camacho O."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Huerta-Ruelas",
                                    "ce:indexed-name": "Huerta-Ruelas J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Carvallo-DomÃ­nguez",
                                    "ce:indexed-name": "Carvallo-Dominguez A."
                                }
                            ]},
                            "ref-sourcetitle": "ComputaciÃ³n y Sistemas"
                        },
                        "ce:source-text": "A. Zavala, O. Camacho, J. Huerta-Ruelas, and A. Carvallo-DomÃ­nguez, \u201cDesign of a general purpose 8-bit risc processor for computer architecture learning,\u201d ComputaciÃ³n y Sistemas, vol. 19, pp. 371\u2013 385, 2015."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "C. Ortega-Sanchez, \u201cMinimips: An 8-bit MIPS in an FPGA for educational purposes,\u201d in 2011 International Conference on Reconfigurable Computing and FPGAs, Nov. 2011, pp. 152\u2013157.",
                        "@id": "29",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "ref-title": {"ref-titletext": "Minimips: An 8-bit MIPS in an FPGA for educational purposes"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84856815147",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "152",
                                "@last": "157"
                            }},
                            "ref-text": "Nov",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Ortega-Sanchez",
                                "ce:indexed-name": "Ortega-Sanchez C."
                            }]},
                            "ref-sourcetitle": "2011 International Conference on Reconfigurable Computing and FPGAs"
                        },
                        "ce:source-text": "C. Ortega-Sanchez, \u201cMinimips: An 8-bit MIPS in an FPGA for educational purposes,\u201d in 2011 International Conference on Reconfigurable Computing and FPGAs, Nov. 2011, pp. 152\u2013157."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "F. Martinez Santa, W. SÃ¡enz RodrÃ­guez, and F. Rivera SÃ¡nchez, \u201c8-bit softcore microprocessor with aual accumulator designed to be used in FPGA,\u201d Tecnura, vol. 22, pp. 40\u201350, 2018.",
                        "@id": "30",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "8-bit softcore microprocessor with aual accumulator designed to be used in FPGA"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85075378432",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "22"},
                                "pagerange": {
                                    "@first": "40",
                                    "@last": "50"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Martinez Santa",
                                    "ce:indexed-name": "Martinez Santa F."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "SÃ¡enz RodrÃ­guez",
                                    "ce:indexed-name": "Saenz Rodriguez W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F.",
                                    "@_fa": "true",
                                    "ce:surname": "Rivera SÃ¡nchez",
                                    "ce:indexed-name": "Rivera Sanchez F."
                                }
                            ]},
                            "ref-sourcetitle": "Tecnura"
                        },
                        "ce:source-text": "F. Martinez Santa, W. SÃ¡enz RodrÃ­guez, and F. Rivera SÃ¡nchez, \u201c8-bit softcore microprocessor with aual accumulator designed to be used in FPGA,\u201d Tecnura, vol. 22, pp. 40\u201350, 2018."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cPauloblaze,\u201d GitHub.com, 2019. [Online]. Available: https://github.com/krabo0om/pauloBlaze (accessed Mar. 4, 2021).",
                        "@id": "31",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/krabo0om/pauloBlaze",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126101040",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "GitHub.com, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Pauloblaze"
                        },
                        "ce:source-text": "\u201cPauloblaze,\u201d GitHub.com, 2019. [Online]. Available: https://github.com/krabo0om/pauloBlaze (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "K. Chapman, \u201cPicoblaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultrascale Devices (KCPSM6)-Release 9,\u201d Xilinx, Sept. 2014.",
                        "@id": "32",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84990066733",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, Sept",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.",
                                "@_fa": "true",
                                "ce:surname": "Chapman",
                                "ce:indexed-name": "Chapman K."
                            }]},
                            "ref-sourcetitle": "Picoblaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultrascale Devices (KCPSM6)-Release 9"
                        },
                        "ce:source-text": "K. Chapman, \u201cPicoblaze for Spartan-6, Virtex-6, 7-Series, Zynq and Ultrascale Devices (KCPSM6)-Release 9,\u201d Xilinx, Sept. 2014."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cSilicon Labs-8-bit Microcontrollers (mcus),\u201dSilicon Labs, 2019. [Online]. Available: https://www.silabs.com/products/mcu/8-bit (accessed Mar. 4, 2021).",
                        "@id": "33",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.silabs.com/products/mcu/8-bit",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Silicon Labs-8-bit Microcontrollers (mcus)"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126142091",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Silicon Labs"
                        },
                        "ce:source-text": "\u201cSilicon Labs-8-bit Microcontrollers (mcus),\u201dSilicon Labs, 2019. [Online]. Available: https://www.silabs.com/products/mcu/8-bit (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cEmbedded World-Fidex IDE,\u201d 2019. [Online]. Available: https://www.fautronix.com/en/en-fidex (accessed Mar. 4, 2021).",
                        "@id": "34",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.fautronix.com/en/en-fidex",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126130405",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Embedded World-Fidex IDE"
                        },
                        "ce:source-text": "\u201cEmbedded World-Fidex IDE,\u201d 2019. [Online]. Available: https://www.fautronix.com/en/en-fidex (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "K. Chapman, \u201cKCPSM3 8-bit micro controller for Spartan-3, Virtex-Ii and Virtex-Iipro, Rev.7,\u201d Xilinx Ltd., Oct. 2003.",
                        "@id": "35",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2003"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77955147483",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx Ltd., Oct",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "K.",
                                "@_fa": "true",
                                "ce:surname": "Chapman",
                                "ce:indexed-name": "Chapman K."
                            }]},
                            "ref-sourcetitle": "KCPSM3 8-bit micro controller for Spartan-3, Virtex-Ii and Virtex-Iipro, Rev.7"
                        },
                        "ce:source-text": "K. Chapman, \u201cKCPSM3 8-bit micro controller for Spartan-3, Virtex-Ii and Virtex-Iipro, Rev.7,\u201d Xilinx Ltd., Oct. 2003."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "P. P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version. John Wiley & Sons, 2008.",
                        "@id": "36",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84889487946",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "John Wiley & Sons",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P. P.",
                                "@_fa": "true",
                                "ce:surname": "Chu",
                                "ce:indexed-name": "Chu P. P."
                            }]},
                            "ref-sourcetitle": "FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version"
                        },
                        "ce:source-text": "P. P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version. John Wiley & Sons, 2008."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "D. Antonio-Torres, D. Villanueva-Perez, E. Sanchez-Canepa, N. Segura-Meraz, D. GarciaGarcia, D. Conchouso-Gonzalez, J. A. MirandaVergara, J. A. Gonzalez-Herrera, A. L. R. d. Ita,B. Hernandez-Rodriguez, R. C. d. l. Monteros,F. Garcia-Chavez, V. Tellez-Rojas, and A. BautistaHernandez, \u201cA PicoBlaze-based embedded system for monitoring applications,\u201d in 2009 International Conference on Electrical, Communications, and Computers, Feb. 2009, pp. 173\u2013177.",
                        "@id": "37",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "A. L. R. d. Ita,B. Hernandez-Rodriguez, R. C. d. l. Monteros,F. Garcia-Chavez, V. Tellez-Rojas, and A. BautistaHernandez, \u201cA PicoBlaze-based embedded system for monitoring applications"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77950182101",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "173",
                                "@last": "177"
                            }},
                            "ref-text": "Feb",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Antonio-Torres",
                                    "ce:indexed-name": "Antonio-Torres D."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Villanueva-Perez",
                                    "ce:indexed-name": "Villanueva-Perez D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Sanchez-Canepa",
                                    "ce:indexed-name": "Sanchez-Canepa E."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Segura-Meraz",
                                    "ce:indexed-name": "Segura-Meraz N."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "GarciaGarcia",
                                    "ce:indexed-name": "GarciaGarcia D."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Conchouso-Gonzalez",
                                    "ce:indexed-name": "Conchouso-Gonzalez D."
                                },
                                {
                                    "@seq": "7",
                                    "ce:initials": "J. A.",
                                    "@_fa": "true",
                                    "ce:surname": "MirandaVergara",
                                    "ce:indexed-name": "MirandaVergara J. A."
                                },
                                {
                                    "@seq": "8",
                                    "ce:initials": "J. A.",
                                    "@_fa": "true",
                                    "ce:surname": "Gonzalez-Herrera",
                                    "ce:indexed-name": "Gonzalez-Herrera J. A."
                                }
                            ]},
                            "ref-sourcetitle": "2009 International Conference on Electrical, Communications, and Computers"
                        },
                        "ce:source-text": "D. Antonio-Torres, D. Villanueva-Perez, E. Sanchez-Canepa, N. Segura-Meraz, D. GarciaGarcia, D. Conchouso-Gonzalez, J. A. MirandaVergara, J. A. Gonzalez-Herrera, A. L. R. d. Ita,B. Hernandez-Rodriguez, R. C. d. l. Monteros,F. Garcia-Chavez, V. Tellez-Rojas, and A. BautistaHernandez, \u201cA PicoBlaze-based embedded system for monitoring applications,\u201d in 2009 International Conference on Electrical, Communications, and Computers, Feb. 2009, pp. 173\u2013177."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "V. N. Ivanov, \u201cUsing a PicoBlaze processor to traffic light control,\u201d Cybern. Inf. Technol., vol. 15, no. 5, pp. 131\u2013139, Apr. 2015. [Online]. Available: https://doi.org/10.1515/cait-2015-0023 (accessed Mar. 4, 2021).",
                        "@id": "38",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://doi.org/10.1515/cait-2015-0023",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Using a PicoBlaze processor to traffic light control"},
                            "refd-itemidlist": {"itemid": [
                                {
                                    "$": "10.1515/cait-2015-0023",
                                    "@idtype": "DOI"
                                },
                                {
                                    "$": "84930242271",
                                    "@idtype": "SGR"
                                }
                            ]},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "15",
                                    "@issue": "5"
                                },
                                "pagerange": {
                                    "@first": "131",
                                    "@last": "139"
                                }
                            },
                            "ref-text": "Apr. [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "V. N.",
                                "@_fa": "true",
                                "ce:surname": "Ivanov",
                                "ce:indexed-name": "Ivanov V. N."
                            }]},
                            "ref-sourcetitle": "Cybern. Inf. Technol"
                        },
                        "ce:source-text": "V. N. Ivanov, \u201cUsing a PicoBlaze processor to traffic light control,\u201d Cybern. Inf. Technol., vol. 15, no. 5, pp. 131\u2013139, Apr. 2015. [Online]. Available: https://doi.org/10.1515/cait-2015-0023 (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "P. Zaykov, \u201cMIMD implementation with PicoBlaze microprocessor using MPI functions,\u201d in Proceedings of the 2007 International Conference on Computer Systems and Technologies, ser. CompSysTech \u201907. New York, NY, USA, ACM, 2007, pp. 4:1\u20134:7. [Online]. Available: http://doi.acm.org/10.1145/1330598.1330604 (accessed Mar. 4, 2021).",
                        "@id": "39",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2007"},
                            "ref-website": {"ce:e-address": {
                                "$": "http://doi.acm.org/10.1145/1330598.1330604",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "MIMD implementation with PicoBlaze microprocessor using MPI functions"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77953866200",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "New York, NY, USA, ACM, 4:1\u20134:7, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "P.",
                                "@_fa": "true",
                                "ce:surname": "Zaykov",
                                "ce:indexed-name": "Zaykov P."
                            }]},
                            "ref-sourcetitle": "Proceedings of the 2007 International Conference on Computer Systems and Technologies, ser. CompSysTech \u201907"
                        },
                        "ce:source-text": "P. Zaykov, \u201cMIMD implementation with PicoBlaze microprocessor using MPI functions,\u201d in Proceedings of the 2007 International Conference on Computer Systems and Technologies, ser. CompSysTech \u201907. New York, NY, USA, ACM, 2007, pp. 4:1\u20134:7. [Online]. Available: http://doi.acm.org/10.1145/1330598.1330604 (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "V. Mandala, \u201cA study of multiprocessor systems using the PicoBlaze 8-bit microcontroller implemented on field programmable gate arrays,\u201d Master\u2019s thesis, Department of Electrical Engineering, The University of Texas at Tyler, 2011.",
                        "@id": "40",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2011"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109986355",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Master\u2019s thesis, Department of Electrical Engineering, The University of Texas at Tyler",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "V.",
                                "@_fa": "true",
                                "ce:surname": "Mandala",
                                "ce:indexed-name": "Mandala V."
                            }]},
                            "ref-sourcetitle": "A study of multiprocessor systems using the PicoBlaze 8-bit microcontroller implemented on field programmable gate arrays"
                        },
                        "ce:source-text": "V. Mandala, \u201cA study of multiprocessor systems using the PicoBlaze 8-bit microcontroller implemented on field programmable gate arrays,\u201d Master\u2019s thesis, Department of Electrical Engineering, The University of Texas at Tyler, 2011."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "R. D. Mattson, \u201cEvaluation of PicoBlaze and implementation of a network interface on a FPGA,\u201d 2004. [Online]. Available: https://www.diva-portal.org/smash/get/diva2:19730/FULLTEXT01. pdf (accessed Mar. 4, 2021).",
                        "@id": "41",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.diva-portal.org/smash/get/diva2:19730/FULLTEXT01.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85109908246",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "R. D.",
                                "@_fa": "true",
                                "ce:surname": "Mattson",
                                "ce:indexed-name": "Mattson R. D."
                            }]},
                            "ref-sourcetitle": "Evaluation of PicoBlaze and implementation of a network interface on a FPGA"
                        },
                        "ce:source-text": "R. D. Mattson, \u201cEvaluation of PicoBlaze and implementation of a network interface on a FPGA,\u201d 2004. [Online]. Available: https://www.diva-portal.org/smash/get/diva2:19730/FULLTEXT01. pdf (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "L. Claudiu, S. Sebastian, and B. Cristian, \u201cSmart sensor implemented with PicoBlaze multiprocessors technology,\u201d in 2012 IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME), Oct. 2012, pp. 241\u2013245.",
                        "@id": "42",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Smart sensor implemented with PicoBlaze multiprocessors technology"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84872384648",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "241",
                                "@last": "245"
                            }},
                            "ref-text": "Oct",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "L.",
                                    "@_fa": "true",
                                    "ce:surname": "Claudiu",
                                    "ce:indexed-name": "Claudiu L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Sebastian",
                                    "ce:indexed-name": "Sebastian S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Cristian",
                                    "ce:indexed-name": "Cristian B."
                                }
                            ]},
                            "ref-sourcetitle": "2012 IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME)"
                        },
                        "ce:source-text": "L. Claudiu, S. Sebastian, and B. Cristian, \u201cSmart sensor implemented with PicoBlaze multiprocessors technology,\u201d in 2012 IEEE 18th International Symposium for Design and Technology in Electronic Packaging (SIITME), Oct. 2012, pp. 241\u2013245."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S. M. Borawake and P. G. Chilveri, \u201cImplementation of wireless sensor network using MicroBlaze and PicoBlaze processors,\u201d in 2014 Fourth International Conference on Communication Systems and Network Technologies, April 2014, pp. 1059\u20131064.",
                        "@id": "43",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Implementation of wireless sensor network using MicroBlaze and PicoBlaze processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84902578848",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1059",
                                "@last": "1064"
                            }},
                            "ref-text": "April",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S. M.",
                                    "@_fa": "true",
                                    "ce:surname": "Borawake",
                                    "ce:indexed-name": "Borawake S. M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P. G.",
                                    "@_fa": "true",
                                    "ce:surname": "Chilveri",
                                    "ce:indexed-name": "Chilveri P. G."
                                }
                            ]},
                            "ref-sourcetitle": "2014 Fourth International Conference on Communication Systems and Network Technologies"
                        },
                        "ce:source-text": "S. M. Borawake and P. G. Chilveri, \u201cImplementation of wireless sensor network using MicroBlaze and PicoBlaze processors,\u201d in 2014 Fourth International Conference on Communication Systems and Network Technologies, April 2014, pp. 1059\u20131064."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "H. Pham, S. Pillement, and S. J. Piestrak, \u201cLowoverhead fault-tolerance technique for a dynamically reconfigurable softcore processor,\u201d IEEE Transactions on Computers, vol. 62, no. 6, pp. 1179\u2013 1192, Jun. 2013.",
                        "@id": "44",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-title": {"ref-titletext": "Lowoverhead fault-tolerance technique for a dynamically reconfigurable softcore processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84877275452",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "62",
                                    "@issue": "6"
                                },
                                "pagerange": {
                                    "@first": "1179",
                                    "@last": "1192"
                                }
                            },
                            "ref-text": "Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Pham",
                                    "ce:indexed-name": "Pham H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Pillement",
                                    "ce:indexed-name": "Pillement S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "S. J.",
                                    "@_fa": "true",
                                    "ce:surname": "Piestrak",
                                    "ce:indexed-name": "Piestrak S. J."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        },
                        "ce:source-text": "H. Pham, S. Pillement, and S. J. Piestrak, \u201cLowoverhead fault-tolerance technique for a dynamically reconfigurable softcore processor,\u201d IEEE Transactions on Computers, vol. 62, no. 6, pp. 1179\u2013 1192, Jun. 2013."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "M. N. Hassan and M. Benaissa, \u201cEmbedded software design of scalable low-area elliptic-curve cryptography,\u201d IEEE Embedded Systems Letters, vol. 1,no. 2, pp. 42\u201345, Aug 2009.",
                        "@id": "45",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "Embedded software design of scalable low-area elliptic-curve cryptography"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77955707913",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "1",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "42",
                                    "@last": "45"
                                }
                            },
                            "ref-text": "Aug",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M. N.",
                                    "@_fa": "true",
                                    "ce:surname": "Hassan",
                                    "ce:indexed-name": "Hassan M. N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Benaissa",
                                    "ce:indexed-name": "Benaissa M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Embedded Systems Letters"
                        },
                        "ce:source-text": "M. N. Hassan and M. Benaissa, \u201cEmbedded software design of scalable low-area elliptic-curve cryptography,\u201d IEEE Embedded Systems Letters, vol. 1,no. 2, pp. 42\u201345, Aug 2009."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "T. Good and M. Benaissa, \u201cVery small FPGA application-specific instruction processor for AES,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 7, pp. 1477\u20131486, Jul. 2006.",
                        "@id": "46",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Very small FPGA application-specific instruction processor for AES"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33746081664",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "53",
                                    "@issue": "7"
                                },
                                "pagerange": {
                                    "@first": "1477",
                                    "@last": "1486"
                                }
                            },
                            "ref-text": "Jul",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Good",
                                    "ce:indexed-name": "Good T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Benaissa",
                                    "ce:indexed-name": "Benaissa M."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Circuits and Systems I: Regular Papers"
                        },
                        "ce:source-text": "T. Good and M. Benaissa, \u201cVery small FPGA application-specific instruction processor for AES,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 7, pp. 1477\u20131486, Jul. 2006."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cISE Design Suite,\u201d 2019. [Online]. Available: https://www.xilinx.com/products/design-tools/ise-design-suite.html (accessed Mar. 4, 2021).",
                        "@id": "47",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/design-tools/ise-design-suite.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85077953984",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "ISE Design Suite"
                        },
                        "ce:source-text": "\u201cISE Design Suite,\u201d 2019. [Online]. Available: https://www.xilinx.com/products/design-tools/ise-design-suite.html (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cVivado Design Suite \u2013 HLx Editions,\u201d 2019. [Online]. Available: https://www.xilinx.com/products/design-tools/vivado.html (accessed Mar. 4, 2021).",
                        "@id": "48",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/design-tools/vivado.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85066489078",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Vivado Design Suite \u2013 HLx Editions"
                        },
                        "ce:source-text": "\u201cVivado Design Suite \u2013 HLx Editions,\u201d 2019. [Online]. Available: https://www.xilinx.com/products/design-tools/vivado.html (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cISE Tutorial, Using Xilinx Chipscope Proila Core with Project Navigator to Debug FPGA Applications UG750 (v14.5),\u201d Xilinx,Mar 2013. [Online]. Available: https://www.xilinx.com/support/documentation/s w_manuals/xilinx14_6/ug750.pdf (accessed Mar. 4, 2021).",
                        "@id": "49",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_6/ug750.pdf",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126113485",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx,Mar [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "ISE Tutorial, Using Xilinx Chipscope Proila Core with Project Navigator to Debug FPGA Applications UG750 (v14.5)"
                        },
                        "ce:source-text": "\u201cISE Tutorial, Using Xilinx Chipscope Proila Core with Project Navigator to Debug FPGA Applications UG750 (v14.5),\u201d Xilinx,Mar 2013. [Online]. Available: https://www.xilinx.com/support/documentation/s w_manuals/xilinx14_6/ug750.pdf (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cXilinx Zynq Ultrascale+ MPSoC ZCU104 Evaluation Kit,\u201d Xilinx, September 30, 2014. [Online]. Available: https://www.xilinx.com/products/boards-and-kits/zcu104.html (accessed Mar. 4, 2021).",
                        "@id": "50",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/boards-and-kits/zcu104.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126121591",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, September 30, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Xilinx Zynq Ultrascale+ MPSoC ZCU104 Evaluation Kit"
                        },
                        "ce:source-text": "\u201cXilinx Zynq Ultrascale+ MPSoC ZCU104 Evaluation Kit,\u201d Xilinx, September 30, 2014. [Online]. Available: https://www.xilinx.com/products/boards-and-kits/zcu104.html (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cOpen PicoBlaze Assembler,\u201d Kevin Thibedeau, 2017. [Online]. Available: https://kevinpt.github.io/opbasm/(accessed Mar. 4, 2021).",
                        "@id": "51",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://kevinpt.github.io/opbasm/",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "Open PicoBlaze Assembler"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126136370",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Kevin Thibedeau"
                        },
                        "ce:source-text": "\u201cOpen PicoBlaze Assembler,\u201d Kevin Thibedeau, 2017. [Online]. Available: https://kevinpt.github.io/opbasm/(accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cXilinx KCPSM6 Assembler,\u201d Xilinx, September 30, 2014. [Online]. Available: https://www.xilinx.com/products/intellectual-property/picoblaze.html#design (accessed Mar. 4, 2021).",
                        "@id": "52",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.xilinx.com/products/intellectual-property/picoblaze.html#design",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126096713",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, September 30, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Xilinx KCPSM6 Assembler"
                        },
                        "ce:source-text": "\u201cXilinx KCPSM6 Assembler,\u201d Xilinx, September 30, 2014. [Online]. Available: https://www.xilinx.com/products/intellectual-property/picoblaze.html#design (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cHomepage of m6-kpicosim,\u201d Xilinx, Oct 2 2009. [Online]. Available: https://marksix.home.xs4all.nl/kpicosim.html",
                        "@id": "53",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://marksix.home.xs4all.nl/kpicosim.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126086729",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Xilinx, Oct 2 [Online]. Available",
                            "ref-sourcetitle": "Homepage of m6-kpicosim"
                        },
                        "ce:source-text": "\u201cHomepage of m6-kpicosim,\u201d Xilinx, Oct 2 2009. [Online]. Available: https://marksix.home.xs4all.nl/kpicosim.html"
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "M. Szymaniak, \u201cPicoblaze Simulator \u2013 GitHub project,\u201d Jul 31, 2017. [Online]. Available: https://github.com/sc0ty/picoblaze (accessed Mar. 4, 2021).",
                        "@id": "54",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/sc0ty/picoblaze",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126130646",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Jul 31, [Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "M.",
                                "@_fa": "true",
                                "ce:surname": "Szymaniak",
                                "ce:indexed-name": "Szymaniak M."
                            }]},
                            "ref-sourcetitle": "Picoblaze Simulator \u2013 GitHub project"
                        },
                        "ce:source-text": "M. Szymaniak, \u201cPicoblaze Simulator \u2013 GitHub project,\u201d Jul 31, 2017. [Online]. Available: https://github.com/sc0ty/picoblaze (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cSed, a stream editor,\u201d 2019. [Online]. Available: https://www.gnu.org/software/sed/manual/sed.ht ml (accessed Mar. 4, 2021).",
                        "@id": "55",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.gnu.org/software/sed/manual/sed.html",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126138046",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Sed, a stream editor"
                        },
                        "ce:source-text": "\u201cSed, a stream editor,\u201d 2019. [Online]. Available: https://www.gnu.org/software/sed/manual/sed.ht ml (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "\u201cImproved Development Cycle for Picoblaze-GitHub Website-Xilinx Vivado 2018.3 Project.\u201d [Online]. Available: https://github.com/ehsan-ali-th/picoblaze_dev (accessed Mar. 4, 2021).",
                        "@id": "56",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/ehsan-ali-th/picoblaze_dev",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126095162",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Mar. 4, 2021)",
                            "ref-sourcetitle": "Improved Development Cycle for Picoblaze-GitHub Website-Xilinx Vivado 2018.3 Project"
                        },
                        "ce:source-text": "\u201cImproved Development Cycle for Picoblaze-GitHub Website-Xilinx Vivado 2018.3 Project.\u201d [Online]. Available: https://github.com/ehsan-ali-th/picoblaze_dev (accessed Mar. 4, 2021)."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "B. H. Thacker, S. W. Doebling, F. M. Hemez, M. C. Anderson, J. E. Pepin, and E. A. Rodriguez, \u201cConcepts of model verification and validation,\u201d Los Alamos National Laboratory, Sep. 2004.",
                        "@id": "57",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2004"},
                            "ref-title": {"ref-titletext": "Concepts of model verification and validation"},
                            "refd-itemidlist": {"itemid": {
                                "$": "41549167376",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B. H.",
                                    "@_fa": "true",
                                    "ce:surname": "Thacker",
                                    "ce:indexed-name": "Thacker B. H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S. W.",
                                    "@_fa": "true",
                                    "ce:surname": "Doebling",
                                    "ce:indexed-name": "Doebling S. W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "F. M.",
                                    "@_fa": "true",
                                    "ce:surname": "Hemez",
                                    "ce:indexed-name": "Hemez F. M."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M. C.",
                                    "@_fa": "true",
                                    "ce:surname": "Anderson",
                                    "ce:indexed-name": "Anderson M. C."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "J. E.",
                                    "@_fa": "true",
                                    "ce:surname": "Pepin",
                                    "ce:indexed-name": "Pepin J. E."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "E. A.",
                                    "@_fa": "true",
                                    "ce:surname": "Rodriguez",
                                    "ce:indexed-name": "Rodriguez E. A."
                                }
                            ]},
                            "ref-sourcetitle": "Los Alamos National Laboratory"
                        },
                        "ce:source-text": "B. H. Thacker, S. W. Doebling, F. M. Hemez, M. C. Anderson, J. E. Pepin, and E. A. Rodriguez, \u201cConcepts of model verification and validation,\u201d Los Alamos National Laboratory, Sep. 2004."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "Guide for the Verification and Validation of Computational Fluid Dynamics Simulations, AIAA G-077-1998(2002), Sep. 2014.",
                        "@id": "58",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0004046577",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "AIAA G-077-1998 Sep. 2014",
                            "ref-sourcetitle": "Guide for the Verification and Validation of Computational Fluid Dynamics Simulations"
                        },
                        "ce:source-text": "Guide for the Verification and Validation of Computational Fluid Dynamics Simulations, AIAA G-077-1998(2002), Sep. 2014."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "P. Knupp and K. Salari, Verification of Computer Codes in Computational Science and Engineering, 1st ed. Chapman and Hall/CRC, 2002.",
                        "@id": "59",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": {
                                "$": "1142263349",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "1st ed. Chapman and Hall/CRC",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Knupp",
                                    "ce:indexed-name": "Knupp P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Salari",
                                    "ce:indexed-name": "Salari K."
                                }
                            ]},
                            "ref-sourcetitle": "Verification of Computer Codes in Computational Science and Engineering"
                        },
                        "ce:source-text": "P. Knupp and K. Salari, Verification of Computer Codes in Computational Science and Engineering, 1st ed. Chapman and Hall/CRC, 2002."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "S.-L. Tsao and S.-Y. Lee, \u201cPerformance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor,\u201d Journal of Information Science and Engineering, vol. 28, pp. 537\u2013 554, 2012.",
                        "@id": "60",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "Performance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84862069947",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "28"},
                                "pagerange": {
                                    "@first": "537",
                                    "@last": "554"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.-L.",
                                    "@_fa": "true",
                                    "ce:surname": "Tsao",
                                    "ce:indexed-name": "Tsao S.-L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.-Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Lee",
                                    "ce:indexed-name": "Lee S.-Y."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of Information Science and Engineering"
                        },
                        "ce:source-text": "S.-L. Tsao and S.-Y. Lee, \u201cPerformance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor,\u201d Journal of Information Science and Engineering, vol. 28, pp. 537\u2013 554, 2012."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "E. Ali and W. Pora, \u201cImplementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors,\u201d in 2020 8th International Electrical Engineering Congress (iEECON), 2020, pp. 1\u20134.",
                        "@id": "61",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2020"},
                            "ref-title": {"ref-titletext": "Implementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85085021281",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "4"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Ali",
                                    "ce:indexed-name": "Ali E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Pora",
                                    "ce:indexed-name": "Pora W."
                                }
                            ]},
                            "ref-sourcetitle": "2020 8th International Electrical Engineering Congress (iEECON)"
                        },
                        "ce:source-text": "E. Ali and W. Pora, \u201cImplementation and verification of IEEE-754 64-bit floating-point arithmetic library for 8-bit soft-core processors,\u201d in 2020 8th International Electrical Engineering Congress (iEECON), 2020, pp. 1\u20134."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "P. Yu and P. Schaumont, \u201c Executing hardware as parallel software for picoblaze networks,\u201d in 2006 International Conference on Field Programmable Logic and Applications, 2006, pp. 1\u20136.",
                        "@id": "62",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Executing hardware as parallel software for picoblaze networks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "46249108553",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "6"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Yu",
                                    "ce:indexed-name": "Yu P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Schaumont",
                                    "ce:indexed-name": "Schaumont P."
                                }
                            ]},
                            "ref-sourcetitle": "2006 International Conference on Field Programmable Logic and Applications"
                        },
                        "ce:source-text": "P. Yu and P. Schaumont, \u201c Executing hardware as parallel software for picoblaze networks,\u201d in 2006 International Conference on Field Programmable Logic and Applications, 2006, pp. 1\u20136."
                    },
                    {
                        "@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225",
                        "ref-fulltext": "B. M. Gonultas, I. Yaman and T. T. Sari, \u201cPicoTETRIS.\u201d GitHub.com. [Online]. Available: https://github.com/gonultasbu/PicoTETRIS (accessed Nov. 5, 2021).",
                        "@id": "63",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/gonultasbu/PicoTETRIS",
                                "@type": "email"
                            }},
                            "ref-title": {"ref-titletext": "PicoTETRIS"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85126136428",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Online]. Available: (accessed Nov. 5, 2021)",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B. M.",
                                    "@_fa": "true",
                                    "ce:surname": "Gonultas",
                                    "ce:indexed-name": "Gonultas B. M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Yaman",
                                    "ce:indexed-name": "Yaman I."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "T. T.",
                                    "@_fa": "true",
                                    "ce:surname": "Sari",
                                    "ce:indexed-name": "Sari T. T."
                                }
                            ]},
                            "ref-sourcetitle": "GitHub.com"
                        },
                        "ce:source-text": "B. M. Gonultas, I. Yaman and T. T. Sari, \u201cPicoTETRIS.\u201d GitHub.com. [Online]. Available: https://github.com/gonultasbu/PicoTETRIS (accessed Nov. 5, 2021)."
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "j",
        "eid": "2-s2.0-85126121321",
        "dc:description": "Developing complex algorithms on 8-bit processors without proper development tools is challenging. This paper integrates a series of novel techniques to improve the development cycle for 8-bit soft-macros such as Xilinx PicoBlaze. The improvements proposed in this paper reduce development time significantly by eliminating the required resynthesis of the whole design upon HDL source code changes. Additionally, a technique is proposed to increase the maximum supported data memory size for PicoBlaze which facilitates development of complex algorithms. Also, a general verification technique is proposed based on a series of testbenches that perform code verification using comparison method. The proposed testbench scenario integrates \u201cInter-Processor Communication (IPC), shared memory, and interrupt\u201d concepts that lays out a guideline for FPGA developers to verify their own designs using the proposed method. The proposed development cycle relies on a chip that has Programmable Logic (PL) fabric (to hold the soft processor) alongside of a hardened processor (to be used as algorithm verifier), therefore, a Xilinx Zynq Ultrascale+ MPSoC is chosen which has a hardened ARM processor. The development cycle proposed in this paper targets the PicoBlaze, but it can be easily ported to other FPGA macros such as Lattice Mico8, or any non-Xilinx FPGA macros.",
        "prism:coverDate": "2021-12-30",
        "prism:aggregationType": "Journal",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85126121321",
        "dc:creator": {"author": [{
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85126121321"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85126121321&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85126121321&origin=inward"
            }
        ],
        "source-id": "21100197000",
        "citedby-count": "0",
        "prism:volume": "25",
        "subtype": "ar",
        "dc:title": "Improved Development Cycle for 8-bit FPGA-Based Soft-Macros Targeting Complex Algorithms",
        "openaccess": "1",
        "prism:issn": "01258281",
        "publishercopyright": "Â© 2021, Chulalongkorn University, Faculty of Fine and Applied Arts. All rights reserved.",
        "prism:issueIdentifier": "12",
        "subtypeDescription": "Article",
        "prism:publicationName": "Engineering Journal",
        "prism:pageRange": "21-35",
        "prism:endingPage": "35",
        "openaccessFlag": "true",
        "prism:doi": "10.4186/EJ.2021.25.12.21",
        "prism:startingPage": "21",
        "dc:identifier": "SCOPUS_ID:85126121321",
        "dc:publisher": "Chulalongkorn University, Faculty of Fine and Applied Arts"
    },
    "idxterms": null,
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "8-bit soft microprocessor"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "PicoBlaze"
        },
        {
            "@_fa": "true",
            "$": "Software development methods"
        },
        {
            "@_fa": "true",
            "$": "Verification techniques"
        }
    ]},
    "subject-areas": {"subject-area": [{
        "@_fa": "true",
        "$": "Engineering (all)",
        "@code": "2200",
        "@abbrev": "ENGI"
    }]},
    "authors": {"author": [
        {
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        },
        {
            "ce:given-name": "Wanchalerm",
            "preferred-name": {
                "ce:given-name": "Wanchalerm",
                "ce:initials": "W.",
                "ce:surname": "Pora",
                "ce:indexed-name": "Pora W."
            },
            "@seq": "2",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pora",
            "@auid": "15220962000",
            "author-url": "https://api.elsevier.com/content/author/author_id/15220962000",
            "ce:indexed-name": "Pora W."
        }
    ]}
}}