{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606275490690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606275490690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:38:10 2020 " "Processing started: Wed Nov 25 11:38:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606275490690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606275490690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test01 -c test01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test01 -c test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606275490690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606275490977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test01.vhd 2 1 " "Using design file test01.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test01-beh " "Found design unit 1: test01-beh" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491517 ""} { "Info" "ISGN_ENTITY_NAME" "1 test01 " "Found entity 1: test01" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test01 " "Elaborating entity \"test01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606275491527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz test01.vhd(163) " "Verilog HDL or VHDL warning at test01.vhd(163): object \"clk_1KHz\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz test01.vhd(163) " "Verilog HDL or VHDL warning at test01.vhd(163): object \"clk_1hz\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD178_debug test01.vhd(174) " "Verilog HDL or VHDL warning at test01.vhd(174): object \"SD178_debug\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Serial_available test01.vhd(179) " "Verilog HDL or VHDL warning at test01.vhd(179): object \"Serial_available\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED_select test01.vhd(186) " "VHDL Signal Declaration warning at test01.vhd(186): used explicit default value for signal \"LED_select\" because signal was never assigned a value" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max test01.vhd(208) " "VHDL Variable Declaration warning at test01.vhd(208): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 208 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset test01.vhd(234) " "VHDL Process Statement warning at test01.vhd(234): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg test01.vhd(248) " "Verilog HDL or VHDL warning at test01.vhd(248): object \"dbg\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go test01.vhd(255) " "Verilog HDL or VHDL warning at test01.vhd(255): object \"go\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491527 "|test01"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "main_LED\[15..8\] test01.vhd(185) " "Using initial value X (don't care) for net \"main_LED\[15..8\]\" at test01.vhd(185)" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491537 "|test01"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "main_LED\[5..1\] test01.vhd(185) " "Using initial value X (don't care) for net \"main_LED\[5..1\]\" at test01.vhd(185)" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491537 "|test01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iroiroLED test01.vhd(21) " "Output port \"iroiroLED\" at test01.vhd(21) has no driver" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606275491537 "|test01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bz test01.vhd(20) " "Output port \"bz\" at test01.vhd(20) has no driver" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606275491537 "|test01"}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491597 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u0 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u0\"" {  } { { "test01.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491607 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u0\|DHT11_BASIC:u0 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u0\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491617 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(50) " "VHDL Process Statement warning at dht11_basic.vhd(50): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491617 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(196) " "VHDL Process Statement warning at dht11_basic.vhd(196): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491617 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(208) " "VHDL Process Statement warning at dht11_basic.vhd(208): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491617 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491627 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "test01.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491647 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "test01.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 lcdcontrol.vhd(154) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(154): object \"lx1\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491697 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Serial_max lcdcontrol.vhd(160) " "VHDL Signal Declaration warning at lcdcontrol.vhd(160): used explicit default value for signal \"Serial_max\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606275491697 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcdcontrol.vhd(179) " "VHDL Process Statement warning at lcdcontrol.vhd(179): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491697 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(226) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(226): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491697 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "selectchar lcdcontrol.vhd(235) " "VHDL Variable Declaration warning at lcdcontrol.vhd(235): used initial value expression for variable \"selectchar\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 235 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606275491697 "|test01|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491717 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "test01.vhd" "u3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491727 "|test01|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491727 "|test01|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491737 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491757 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275491757 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275491757 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275491757 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491767 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491787 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "test01.vhd" "u4" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491807 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u5 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u5\"" {  } { { "test01.vhd" "u5" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(78) " "Verilog HDL or VHDL warning at sd178.vhd(78): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(80) " "Verilog HDL or VHDL warning at sd178.vhd(80): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(85) " "Verilog HDL or VHDL warning at sd178.vhd(85): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 sd178.vhd(92) " "Verilog HDL or VHDL warning at sd178.vhd(92): object \"d3\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(112) " "Verilog HDL or VHDL warning at sd178.vhd(112): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491817 "|test01|SD178:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491827 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u5\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u5\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491847 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u6 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u6\"" {  } { { "test01.vhd" "u6" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275491857 "|test01|TSL2561:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u6\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u6\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491867 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "test01.vhd" "u7" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491867 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606275491867 "|test01|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491877 "|test01|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491877 "|test01|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491877 "|test01|uart:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275491887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:u8 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:u8\"" {  } { { "test01.vhd" "u8" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275491887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(36) " "VHDL Process Statement warning at seven_seg_display.vhd(36): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(29) " "VHDL Process Statement warning at seven_seg_display.vhd(29): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491887 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275491897 "|test01|seven_seg_display:u8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "matrix_data " "RAM logic \"matrix_data\" is uninferred due to inappropriate RAM size" {  } { { "test01.vhd" "matrix_data" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 182 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606275495915 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1606275495915 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 D:/Quartus/VHDL/Alast_game/exam/test01/db/test01.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"D:/Quartus/VHDL/Alast_game/exam/test01/db/test01.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1606275495925 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275504843 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1606275504843 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606275504843 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult1\"" {  } { { "uart.vhd" "Mult1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult0\"" {  } { { "lcdcontrol.vhd" "Mult0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div1\"" {  } { { "dht11_basic.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div0\"" {  } { { "dht11_basic.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod0\"" {  } { { "dht11_basic.vhd" "Mod0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod1\"" {  } { { "dht11_basic.vhd" "Mod1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504843 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606275504843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275504893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275504893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275504963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275504963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart:u7\|lpm_mult:Mult1\"" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u7\|lpm_mult:Mult1 " "Instantiated megafunction \"uart:u7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505178 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505268 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505498 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505608 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\"" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505828 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275505928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275505928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\"" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275505948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275505948 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275505948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275506069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506069 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275506069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod2\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275506190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506190 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275506190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275506310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506310 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275506310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275506450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506450 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275506450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275506580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275506580 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275506580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275506690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275506690 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1606275507783 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1606275507873 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1606275507873 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1606275507923 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1606275507923 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1606275507923 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1606275508014 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1606275508014 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1606275508014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 33 -1 0 } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 12 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 50 -1 0 } } { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 30 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 27 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 13 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606275508084 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606275508084 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD178_scl~synth " "Node \"SD178_scl~synth\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275512068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TSL2561_scl~synth " "Node \"TSL2561_scl~synth\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275512068 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1606275512068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bz GND " "Pin \"bz\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[0\] GND " "Pin \"iroiroLED\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[1\] GND " "Pin \"iroiroLED\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[2\] GND " "Pin \"iroiroLED\[2\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[3\] GND " "Pin \"iroiroLED\[3\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[4\] GND " "Pin \"iroiroLED\[4\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[5\] GND " "Pin \"iroiroLED\[5\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[6\] GND " "Pin \"iroiroLED\[6\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[7\] GND " "Pin \"iroiroLED\[7\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|iroiroLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] GND " "Pin \"ssd1\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] GND " "Pin \"ssd1\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[2\] VCC " "Pin \"ssd1\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[3\] VCC " "Pin \"ssd1\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] VCC " "Pin \"ssd1\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] VCC " "Pin \"ssd1\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] VCC " "Pin \"ssd1\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[7\] VCC " "Pin \"ssd1\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[0\] GND " "Pin \"ssd2\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[1\] GND " "Pin \"ssd2\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[2\] VCC " "Pin \"ssd2\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[3\] VCC " "Pin \"ssd2\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[4\] VCC " "Pin \"ssd2\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[5\] VCC " "Pin \"ssd2\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[6\] VCC " "Pin \"ssd2\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[7\] VCC " "Pin \"ssd2\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|ssd2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] VCC " "Pin \"LED\[8\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] VCC " "Pin \"LED\[9\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] VCC " "Pin \"LED\[10\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] VCC " "Pin \"LED\[11\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[12\] VCC " "Pin \"LED\[12\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[13\] VCC " "Pin \"LED\[13\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[14\] VCC " "Pin \"LED\[14\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[15\] VCC " "Pin \"LED\[15\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|LED[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275512068 "|test01|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606275512068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606275512453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606275520619 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275520649 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1606275520649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606275521145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275521145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275521557 "|test01|dipsw1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[4\] " "No output dependent on input pin \"dipsw1\[4\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275521557 "|test01|dipsw1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[5\] " "No output dependent on input pin \"dipsw1\[5\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275521557 "|test01|dipsw1[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606275521557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4807 " "Implemented 4807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606275521557 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606275521557 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1606275521557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4670 " "Implemented 4670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606275521557 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606275521557 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1606275521557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606275521557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606275521610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:38:41 2020 " "Processing ended: Wed Nov 25 11:38:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606275521610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606275521610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606275521610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606275521610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606275522724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606275522724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:38:42 2020 " "Processing started: Wed Nov 25 11:38:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606275522724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606275522724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test01 -c test01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test01 -c test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606275522724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606275522801 ""}
{ "Info" "0" "" "Project  = test01" {  } {  } 0 0 "Project  = test01" 0 0 "Fitter" 0 0 1606275522801 ""}
{ "Info" "0" "" "Revision = test01" {  } {  } 0 0 "Revision = test01" 0 0 "Fitter" 0 0 1606275522801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606275522951 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test01 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"test01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606275522991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606275523038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606275523038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606275523038 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606275523171 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606275523181 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606275523405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606275523405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606275523405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606275523415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9506 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606275523415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9508 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606275523415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9510 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606275523415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9512 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606275523415 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606275523415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606275523415 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606275523445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 105 " "No exact pin location assignment(s) for 9 pins of 105 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bz " "Pin bz not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { bz } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 20 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[0\] " "Pin iroiroLED\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[0] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[1\] " "Pin iroiroLED\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[1] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[2\] " "Pin iroiroLED\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[2] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[3\] " "Pin iroiroLED\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[3] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[4\] " "Pin iroiroLED\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[4] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[5\] " "Pin iroiroLED\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[5] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[6\] " "Pin iroiroLED\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[6] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iroiroLED\[7\] " "Pin iroiroLED\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { iroiroLED[7] } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iroiroLED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606275523962 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606275523962 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1606275524681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test01.sdc " "Synopsys Design Constraints File file not found: 'test01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606275524681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606275524681 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606275524721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606275524721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606275524721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 10 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|clk_1M  " "Automatically promoted node DHT11:u0\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|clk_1M~0 " "Destination node DHT11:u0\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 5090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1847 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 8930 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u0\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u0\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 7272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1816 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1558 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1556 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~34 " "Destination node FD\[12\]~34" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 191 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 191 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 8227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3615 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:u8\|FD\[10\]  " "Automatically promoted node seven_seg_display:u8\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|FD\[10\]~28 " "Destination node seven_seg_display:u8\|FD\[10\]~28" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ena~1 " "Destination node lcd_ena~1" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 172 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ena~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_ena~2 " "Destination node lcd_ena~2" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 172 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_ena~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|process_2~0 " "Destination node lcdControl:u2\|process_2~0" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_lcd\[0\]~0 " "Destination node mode_lcd\[0\]~0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 258 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_lcd[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State.event_check~0 " "Destination node Main_State.event_check~0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 149 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State.event_check~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 3656 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[1\]~2 " "Destination node delay_1\[1\]~2" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 258 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 4031 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State.button_process~0 " "Destination node Main_State.button_process~0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 149 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State.button_process~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 4045 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 4002 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1557 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[6\]~reg0 " "Destination node R\[6\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[5\]~reg0 " "Destination node R\[5\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[4\]~reg0 " "Destination node R\[4\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1881 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[3\]~reg0 " "Destination node R\[3\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[2\]~reg0 " "Destination node R\[2\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[6\]~reg0 " "Destination node G\[6\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[5\]~reg0 " "Destination node G\[5\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[4\]~reg0 " "Destination node G\[4\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1886 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[3\]~reg0 " "Destination node G\[3\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1887 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[2\]~reg0 " "Destination node G\[2\]~reg0" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606275524971 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606275524971 ""}  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 10 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 9491 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606275524971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606275525735 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606275525735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606275525735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606275525745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606275525757 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606275525762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606275526645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606275526655 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606275526655 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606275526675 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606275526675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606275526675 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 13 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 18 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 11 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 9 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606275526675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606275526675 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606275526675 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606275526811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606275527915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606275529373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606275529410 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606275536039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606275536039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606275537121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606275540718 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606275540718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606275546323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606275546326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606275546326 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.31 " "Total time spent on timing analysis during the Fitter is 7.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606275546447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606275546494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606275547163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606275547201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606275547706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606275548882 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606275549455 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/test01/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606275549455 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606275549455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/VHDL/Alast_game/exam/test01/output_files/test01.fit.smsg " "Generated suppressed messages file D:/Quartus/VHDL/Alast_game/exam/test01/output_files/test01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606275549853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5608 " "Peak virtual memory: 5608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606275550982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:39:10 2020 " "Processing ended: Wed Nov 25 11:39:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606275550982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606275550982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606275550982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606275550982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606275551949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606275551949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:39:11 2020 " "Processing started: Wed Nov 25 11:39:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606275551949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606275551949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test01 -c test01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test01 -c test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606275551949 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606275552928 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606275552956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606275553325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:39:13 2020 " "Processing ended: Wed Nov 25 11:39:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606275553325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606275553325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606275553325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606275553325 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606275553956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606275554377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606275554377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:39:14 2020 " "Processing started: Wed Nov 25 11:39:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606275554377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606275554377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test01 -c test01 " "Command: quartus_sta test01 -c test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606275554377 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606275554477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606275554742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606275554742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606275554792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606275554792 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1606275555194 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test01.sdc " "Synopsys Design Constraints File file not found: 'test01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606275555274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606275555274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch " "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz " "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout " "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M " "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks " "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1 " "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1 " "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_display:u8\|FD\[10\] seven_seg_display:u8\|FD\[10\] " "create_clock -period 1.000 -name seven_seg_display:u8\|FD\[10\] seven_seg_display:u8\|FD\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2 " "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[12\] FD\[12\] " "create_clock -period 1.000 -name FD\[12\] FD\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1606275555427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555431 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606275555433 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1606275555448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606275555690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606275555690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.340 " "Worst-case setup slack is -35.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.340     -5217.011 fin  " "  -35.340     -5217.011 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.529      -677.190 DHT11:u0\|clk_1M  " "  -10.529      -677.190 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.968      -378.861 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.968      -378.861 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.776       -81.736 clock_generator:u1\|clk_100Hz  " "   -4.776       -81.736 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658       -27.070 uart:u7\|countE1  " "   -3.658       -27.070 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.706       -44.357 clock_generator:u1\|clk_1MHz  " "   -2.706       -44.357 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241       -20.010 uart:u7\|uck1  " "   -2.241       -20.010 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586        -8.447 uart:u7\|uck2  " "   -1.586        -8.447 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -64.629 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.318       -64.629 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969        -6.687 FD\[12\]  " "   -0.969        -6.687 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415        -1.040 clock_generator:u1\|clk_1KHz  " "   -0.415        -1.040 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.488 keypad:u4\|tmpTouch  " "   -0.167        -0.488 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.000         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275555710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.710 " "Worst-case hold slack is -0.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710        -1.227 fin  " "   -0.710        -1.227 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288        -1.593 clock_generator:u1\|clk_1MHz  " "   -0.288        -1.593 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -1.409 uart:u7\|uck1  " "   -0.275        -1.409 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245        -0.245 clock_generator:u1\|clk_1KHz  " "   -0.245        -0.245 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -0.079 DHT11:u0\|clk_1M  " "   -0.079        -0.079 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 keypad:u4\|tmpTouch  " "    0.227         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.436         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 FD\[12\]  " "    0.455         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 clock_generator:u1\|clk_100Hz  " "    0.455         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 uart:u7\|uck2  " "    0.455         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 uart:u7\|countE1  " "    0.456         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.511         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.634         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275555730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.644 " "Worst-case recovery slack is -1.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644        -1.644 keypad:u4\|tmpTouch  " "   -1.644        -1.644 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429        -5.716 uart:u7\|uck2  " "   -1.429        -5.716 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087        -5.966 DHT11:u0\|clk_1M  " "   -1.087        -5.966 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 uart:u7\|uck1  " "    0.091         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.216 " "Worst-case removal slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216        -0.864 uart:u7\|uck1  " "   -0.216        -0.864 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097         0.000 DHT11:u0\|clk_1M  " "    1.097         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531         0.000 uart:u7\|uck2  " "    1.531         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538         0.000 keypad:u4\|tmpTouch  " "    1.538         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1183.665 fin  " "   -3.201     -1183.665 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 uart:u7\|uck2  " "   -1.487       -13.383 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 seven_seg_display:u8\|FD\[10\]  " "   -1.487       -11.896 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 uart:u7\|countE1  " "   -1.487       -11.896 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 keypad:u4\|tmpTouch  " "   -1.487        -7.435 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275555740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606275556615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1606275556659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1606275557422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606275557756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606275557756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.123 " "Worst-case setup slack is -32.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.123     -4821.263 fin  " "  -32.123     -4821.263 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.563      -622.114 DHT11:u0\|clk_1M  " "   -9.563      -622.114 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.506      -349.705 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.506      -349.705 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520       -73.757 clock_generator:u1\|clk_100Hz  " "   -4.520       -73.757 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441       -25.548 uart:u7\|countE1  " "   -3.441       -25.548 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519       -39.701 clock_generator:u1\|clk_1MHz  " "   -2.519       -39.701 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084       -18.362 uart:u7\|uck1  " "   -2.084       -18.362 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424        -7.264 uart:u7\|uck2  " "   -1.424        -7.264 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184       -57.251 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.184       -57.251 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785        -4.898 FD\[12\]  " "   -0.785        -4.898 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297        -0.656 clock_generator:u1\|clk_1KHz  " "   -0.297        -0.656 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.301 keypad:u4\|tmpTouch  " "   -0.106        -0.301 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.094         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275557766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.669 " "Worst-case hold slack is -0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669        -1.112 fin  " "   -0.669        -1.112 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236        -1.038 clock_generator:u1\|clk_1MHz  " "   -0.236        -1.038 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182        -0.588 uart:u7\|uck1  " "   -0.182        -0.588 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.137 clock_generator:u1\|clk_1KHz  " "   -0.137        -0.137 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002        -0.002 DHT11:u0\|clk_1M  " "   -0.002        -0.002 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144         0.000 keypad:u4\|tmpTouch  " "    0.144         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.384         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 FD\[12\]  " "    0.403         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 clock_generator:u1\|clk_100Hz  " "    0.404         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 uart:u7\|uck2  " "    0.404         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 uart:u7\|countE1  " "    0.406         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.472         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.558         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275557796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.393 " "Worst-case recovery slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393        -1.393 keypad:u4\|tmpTouch  " "   -1.393        -1.393 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193        -4.772 uart:u7\|uck2  " "   -1.193        -4.772 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900        -4.848 DHT11:u0\|clk_1M  " "   -0.900        -4.848 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 uart:u7\|uck1  " "    0.110         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275557806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.195 " "Worst-case removal slack is -0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.780 uart:u7\|uck1  " "   -0.195        -0.780 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985         0.000 DHT11:u0\|clk_1M  " "    0.985         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.399         0.000 uart:u7\|uck2  " "    1.399         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.403         0.000 keypad:u4\|tmpTouch  " "    1.403         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275557816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1183.665 fin  " "   -3.201     -1183.665 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 uart:u7\|uck2  " "   -1.487       -13.383 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 seven_seg_display:u8\|FD\[10\]  " "   -1.487       -11.896 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 uart:u7\|countE1  " "   -1.487       -11.896 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 keypad:u4\|tmpTouch  " "   -1.487        -7.435 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275557836 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606275558966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606275559286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606275559286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.869 " "Worst-case setup slack is -14.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.869     -1884.467 fin  " "  -14.869     -1884.467 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261      -219.332 DHT11:u0\|clk_1M  " "   -4.261      -219.332 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897      -110.989 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.897      -110.989 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428       -12.603 clock_generator:u1\|clk_100Hz  " "   -1.428       -12.603 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255        -9.142 uart:u7\|countE1  " "   -1.255        -9.142 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622        -5.651 clock_generator:u1\|clk_1MHz  " "   -0.622        -5.651 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390        -2.537 uart:u7\|uck1  " "   -0.390        -2.537 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360        -8.188 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -0.360        -8.188 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.113 uart:u7\|uck2  " "   -0.113        -0.113 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 FD\[12\]  " "    0.146         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 clock_generator:u1\|clk_1KHz  " "    0.297         0.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 keypad:u4\|tmpTouch  " "    0.423         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.564         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275559306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.439 " "Worst-case hold slack is -0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439        -1.425 fin  " "   -0.439        -1.425 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -2.246 uart:u7\|uck1  " "   -0.330        -2.246 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -2.239 clock_generator:u1\|clk_1MHz  " "   -0.260        -2.239 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228        -0.228 DHT11:u0\|clk_1M  " "   -0.228        -0.228 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.224 clock_generator:u1\|clk_1KHz  " "   -0.224        -0.224 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 keypad:u4\|tmpTouch  " "    0.039         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 uart:u7\|countE1  " "    0.186         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 uart:u7\|uck2  " "    0.187         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 FD\[12\]  " "    0.188         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clock_generator:u1\|clk_100Hz  " "    0.188         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.206         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.223         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275559336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.174 " "Worst-case recovery slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174        -0.174 keypad:u4\|tmpTouch  " "   -0.174        -0.174 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076        -0.304 uart:u7\|uck2  " "   -0.076        -0.304 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087         0.000 DHT11:u0\|clk_1M  " "    0.087         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 uart:u7\|uck1  " "    0.384         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275559356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.165 " "Worst-case removal slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.660 uart:u7\|uck1  " "   -0.165        -0.660 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 DHT11:u0\|clk_1M  " "    0.494         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657         0.000 keypad:u4\|tmpTouch  " "    0.657         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662         0.000 uart:u7\|uck2  " "    0.662         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275559376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -760.048 fin  " "   -3.000      -760.048 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -121.000 DHT11:u0\|clk_1M  " "   -1.000      -121.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -90.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.000       -90.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 clock_generator:u1\|clk_100Hz  " "   -1.000       -43.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 clock_generator:u1\|clk_1MHz  " "   -1.000       -22.000 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 FD\[12\]  " "   -1.000       -21.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 uart:u7\|uck1  " "   -1.000       -12.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 uart:u7\|uck2  " "   -1.000        -9.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 seven_seg_display:u8\|FD\[10\]  " "   -1.000        -8.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 uart:u7\|countE1  " "   -1.000        -8.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 keypad:u4\|tmpTouch  " "   -1.000        -5.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clock_generator:u1\|clk_1KHz  " "   -1.000        -4.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606275559396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606275561183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606275561183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606275561562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:39:21 2020 " "Processing ended: Wed Nov 25 11:39:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606275561562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606275561562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606275561562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606275561562 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus II Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606275562446 ""}
