Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch_isim_beh.exe -prj C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch_beh.prj work.stopwatch work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch.v" Line 95: Redeclaration of ansi port minutes1 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch.v" Line 96: Redeclaration of ansi port minutes2 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch.v" Line 97: Redeclaration of ansi port seconds1 is not allowed
WARNING:HDLCompiler:751 - "C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch.v" Line 98: Redeclaration of ansi port seconds2 is not allowed
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module stopwatch
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/Users/152/Downloads/Lab3/Lab3-AAJ/stopwatch_isim_beh.exe
Fuse Memory Usage: 26716 KB
Fuse CPU Usage: 482 ms
