Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 09:54:09 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_2_1_timing_summary_routed.rpt -pb lcd_2_1_timing_summary_routed.pb -rpx lcd_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_2_1
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  129          inf        0.000                      0                  129           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 3.715ns (40.293%)  route 5.505ns (59.707%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W17                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.291    LCD_E_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.387 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=52, routed)          3.184     6.571    LCD_E_OBUF_BUFG
    AB17                 OBUF (Prop_obuf_I_O)         2.649     9.219 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     9.219    LCD_E
    AB17                                                              r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 1.375ns (22.165%)  route 4.829ns (77.835%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           1.074     6.204    LCD_RS_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  LCD_DATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[7]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 1.375ns (22.165%)  route 4.829ns (77.835%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           1.074     6.204    LCD_RS_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  LCD_DATA_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 1.375ns (22.676%)  route 4.689ns (77.324%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.934     6.064    LCD_RS_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  LCD_DATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 1.375ns (23.818%)  route 4.398ns (76.182%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.643     5.773    LCD_RS_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  LCD_DATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 1.375ns (23.818%)  route 4.398ns (76.182%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.643     5.773    LCD_RS_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  LCD_DATA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_RS_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 1.375ns (23.818%)  route 4.398ns (76.182%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.643     5.773    LCD_RS_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  LCD_RS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.522ns  (logic 1.375ns (24.902%)  route 4.147ns (75.098%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.392     5.522    LCD_RS_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  LCD_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.522ns  (logic 1.375ns (24.902%)  route 4.147ns (75.098%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.392     5.522    LCD_RS_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  LCD_DATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[6]
                            (input port)
  Destination:            LCD_DATA_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.483ns  (logic 1.375ns (25.081%)  route 4.108ns (74.919%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  number_btn[6] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[6]
    U16                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  number_btn_IBUF[6]_inst/O
                         net (fo=6, routed)           2.004     3.007    number_btn_IBUF[6]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     3.131 f  LCD_RS_i_7/O
                         net (fo=1, routed)           0.799     3.930    LCD_RS_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.054 r  LCD_RS_i_3/O
                         net (fo=1, routed)           0.952     5.006    LCD_RS_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.130 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.352     5.483    LCD_RS_i_1_n_0
    SLICE_X0Y31          FDCE                                         r  LCD_DATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[10]
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[10]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[3]
    SLICE_X3Y33          LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[3]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.062     0.190    O1/btn_reg[5]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.289    O1/btn_trig[5]_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE                         0.000     0.000 r  O1/btn_reg_reg[11]/C
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[11]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[11]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[11]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[11]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  O1/btn_trig_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[1]
    SLICE_X2Y33          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[1]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[4]
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.120     0.261    state__0[2]
    SLICE_X1Y27          LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  LED_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    LED_out[2]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  LED_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.132     0.273    state__0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    LCD_DATA0_in[5]
    SLICE_X0Y28          FDCE                                         r  LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.132     0.273    state__0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.048     0.321 r  LCD_RS_i_2/O
                         net (fo=1, routed)           0.000     0.321    LCD_RS_i_2_n_0
    SLICE_X0Y28          FDCE                                         r  LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.143     0.284    state__0[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    LCD_DATA0_in[2]
    SLICE_X0Y32          FDCE                                         r  LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------





