Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Jun 01 11:49:10 2015
| Host         : WK86 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
| Design       : PmodOLEDCtrl
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    26 |
| Minimum Number of register sites lost to control set restrictions |    97 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           14 |
| Yes          | No                    | No                     |              73 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                        |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Init/SPI_COMP/FSM_sequential_current_state[3]_i_1_n_0       | RST_IBUF                                     |                2 |              3 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/FSM_sequential_current_state[3]_i_1__0_n_0 | RST_IBUF                                     |                2 |              3 |
|  CLK_IBUF_BUFG |                                                             | RST_IBUF                                     |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1__0_n_0                         |                                              |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data[5]_i_1__0_n_0                         | Example/temp_spi_data[7]_i_1__0_n_0          |                2 |              4 |
|  CLK_IBUF_BUFG | Example/temp_index[3]_i_2_n_0                               | Example/temp_index[3]_i_1_n_0                |                2 |              4 |
|  CLK_IBUF_BUFG |                                                             | Init/SPI_COMP/counter[4]_i_1_n_0             |                1 |              5 |
|  CLK_IBUF_BUFG |                                                             | Example/SPI_COMP/counter[4]_i_1__0_n_0       |                1 |              5 |
|  CLK_IBUF_BUFG | Init/g0_b0_n_0                                              |                                              |                2 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/E[0]                                          | RST_IBUF                                     |                2 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                                      | Init/SPI_COMP/shift_counter[3]_i_1_n_0       |                2 |              5 |
|  CLK_IBUF_BUFG | Example/g0_b0__2_n_0                                        |                                              |                3 |              5 |
|  CLK_IBUF_BUFG | Example/after_page_state[4]_i_1_n_0                         |                                              |                2 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/E[0]                                       |                                              |                3 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/temp_sdo                                   | Example/SPI_COMP/SR[0]                       |                2 |              5 |
|  CLK_IBUF_BUFG | Example/after_update_state[0]_i_1_n_0                       |                                              |                2 |              6 |
|  CLK_IBUF_BUFG | Init/g0_b0__1_n_0                                           |                                              |                1 |              8 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register[7]_i_1_n_0                     |                                              |                4 |              8 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/shift_register[7]_i_1__0_n_0               |                                              |                3 |              8 |
|  CLK_IBUF_BUFG | Example/temp_index[3]_i_2_n_0                               |                                              |                5 |              9 |
|  CLK_IBUF_BUFG | Example/g0_b0__3_n_0                                        |                                              |                4 |             10 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter[0]_i_2_n_0                       | Init/DELAY_COMP/ms_counter[0]_i_1_n_0        |                3 |             12 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/ms_counter[0]_i_2__0_n_0                 | Example/DELAY_COMP/ms_counter[0]_i_1__0_n_0  |                3 |             12 |
|  CLK_IBUF_BUFG |                                                             |                                              |               11 |             17 |
|  CLK_IBUF_BUFG |                                                             | Init/DELAY_COMP/clk_counter[0]_i_1_n_0       |                5 |             17 |
|  CLK_IBUF_BUFG |                                                             | Example/DELAY_COMP/clk_counter[0]_i_1__0_n_0 |                5 |             17 |
+----------------+-------------------------------------------------------------+----------------------------------------------+------------------+----------------+


