{
  "Top": "matrixmul",
  "RtlTop": "matrixmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "a",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "b",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "res",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_interface matrixmul -mode axis -register -register_mode both a",
      "set_directive_interface matrixmul -mode axis -register -register_mode both b",
      "set_directive_interface matrixmul -mode axis -register -register_mode both res",
      "set_directive_interface matrixmul -mode ap_ctrl_none return",
      "set_directive_pipeline matrixmul\/col -II 1",
      "set_directive_top matrixmul -name matrixmul"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "5137"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul",
    "Version": "1.0",
    "DisplayName": "Matrixmul",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matrixmul_regslice_both.vhd",
      "impl\/vhdl\/matrixmul_tempA.vhd",
      "impl\/vhdl\/matrixmul_tempAB.vhd",
      "impl\/vhdl\/matrixmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matrixmul_regslice_both.v",
      "impl\/verilog\/matrixmul_tempA.v",
      "impl\/verilog\/matrixmul_tempAB.v",
      "impl\/verilog\/matrixmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/matrixmul.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/guill\/Documents\/Overlay\/Matmul\/Matmul\/solution1\/.debug\/matrixmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "a": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "a_",
      "ports": [
        "a_TDATA",
        "a_TREADY",
        "a_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "a"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "a:b:res",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "b": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "b_",
      "ports": [
        "b_TDATA",
        "b_TREADY",
        "b_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "b"
        }]
    },
    "res": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "res_",
      "ports": [
        "res_TDATA",
        "res_TREADY",
        "res_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "a_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "a_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "a_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "b_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "b_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "b_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "res_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "res_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "res_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrixmul"},
    "Info": {"matrixmul": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul": {
        "Latency": {
          "LatencyBest": "5137",
          "LatencyAvg": "5137",
          "LatencyWorst": "5137",
          "PipelineII": "5138",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_12_1_VITIS_LOOP_13_2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_17_3_VITIS_LOOP_18_4",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "row_col",
            "TripCount": "1024",
            "Latency": "2055",
            "PipelineII": "2",
            "PipelineDepth": "10"
          },
          {
            "Name": "VITIS_LOOP_40_5_VITIS_LOOP_41_6",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "62",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "9381",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "4708",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-11 17:11:59 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
