use crate::database::*;
use crate::fasmparse::*;
use crate::bels::*;
use multimap::MultiMap;
use std::collections::{BTreeMap, BTreeSet, HashMap};
use std::io::Write;

use log::*;

// 2D bit array
#[derive(Clone)]
pub struct BitMatrix {
    pub frames: usize,
    pub bits: usize,
    data: Vec<bool>,
}

impl BitMatrix {
    // Create new empty bitmatrix
    pub fn new(frames: usize, bits: usize) -> BitMatrix {
        BitMatrix {
            frames: frames,
            bits: bits,
            data: vec![false; frames * bits],
        }
    }
    // Getting and setting bits
    pub fn get(&self, frame: usize, bit: usize) -> bool {
        self.data[frame * self.bits + bit]
    }
    pub fn set(&mut self, frame: usize, bit: usize, val: bool) {
        self.data[frame * self.bits + bit] = val
    }
    // Copy another bitmatrix to a window of this one
    pub fn copy_window(&mut self, from: &Self, start_frame: usize, start_bit: usize) {
        for f in 0..from.frames {
            for b in 0..from.bits {
                self.data[(f + start_frame) * self.bits + (b + start_bit)] =
                    from.data[f * from.bits + b];
            }
        }
    }
    // Copy a window another bitmatrix  to this one
    pub fn copy_from_window(&mut self, from: &Self, start_frame: usize, start_bit: usize) {
        for f in 0..self.frames {
            for b in 0..self.bits {
                self.data[f * self.bits + b] =
                    from.data[(f + start_frame) * from.bits + (b + start_bit)];
            }
        }
    }
    // Get a list of the differences
    // as a tuple (frame, bit, new value)
    pub fn delta(&self, base: &Self) -> Vec<(usize, usize, bool)> {
        base.data
            .iter()
            .zip(self.data.iter())
            .enumerate()
            .filter_map(|(i, (o, n))| {
                let f = i / self.bits;
                let b = i % self.bits;
                match (o, n) {
                    (false, true) => Some((f, b, true)),  // going high
                    (true, false) => Some((f, b, false)), // going low
                    _ => None,
                }
            })
            .collect()
    }
    // Pretty-print a list of frame-bits
    pub fn print(&self, mut out: &mut dyn Write) {
        for (i, _x) in self.data.iter().enumerate().filter(|(_i, x)| **x) {
            let f = i / self.bits;
            let b = i % self.bits;
            writeln!(&mut out, "F{}B{}", f, b).unwrap();
        }
    }
    // Return true if any bit is set
    pub fn any(&self) -> bool {
        return self.data.iter().any(|x| *x);
    }
    // Get all set bits
    pub fn set_bits(&self) -> BTreeSet<(usize, usize)> {
        self.data
            .iter()
            .enumerate()
            .filter(|(_i, x)| **x)
            .map(|(i, _x)| (i / self.bits, i % self.bits))
            .collect()
    }
}

#[derive(Clone)]
pub struct Chip {
    // Family name
    pub family: String,
    // Device name
    pub device: String,
    // Variant name
    pub variant: String,
    // Device data
    pub data: DeviceData,
    // Entire main bitstream content
    pub cram: BitMatrix,
    // All of the tiles in the chip
    pub tiles: Vec<Tile>,
    // IP core and EBR configuration
    pub ipconfig: BTreeMap<u32, u8>,
    // Fast references to tiles
    tiles_by_name: HashMap<String, usize>,
    tiles_by_loc: MultiMap<(u32, u32), usize>,
    // Groups of tiles for bitgen purposes
    pub tilegroups: HashMap<String, Vec<String>>,
    // Metadata (comment strings in bitstream)
    pub metadata: Vec<String>,
    // Extra bitstream settings
    pub settings: BTreeMap<String, String>,
    // number of TAP frames
    pub tap_frame_count: usize,
    // bits masked for ecc purposes
    pub ecc_masked: BTreeSet<(usize, usize)>,
}

pub type ChipDelta = BTreeMap<String, Vec<(usize, usize, bool)>>;
// address, bit, new value
pub type IPDelta = Vec<(u32, u8, bool)>;

impl Chip {
    pub fn new(family: &str, device: &str, variant: &str,  data: &DeviceData, tiles: &DeviceTilegrid) -> Chip {
        let mut c = Chip {
            family: family.to_string(),
            device: device.to_string(),
            variant: variant.to_string(),
            data: data.clone(),
            cram: BitMatrix::new(data.frames, data.bits_per_frame),
            tiles: tiles
                .tiles
                .iter()
                .map(|(name, data)| Tile::new(name, family, data))
                .collect(),
            ipconfig: BTreeMap::new(),
            tiles_by_name: HashMap::new(),
            tiles_by_loc: MultiMap::new(),
            tilegroups: HashMap::new(),
            metadata: Vec::new(),
            settings: BTreeMap::new(),
            tap_frame_count: match device {
                "LFCPNX-100" => 42,
                _ => 24,
            },
            ecc_masked: BTreeSet::new(),
        };
        c.tiles_by_name = c
            .tiles
            .iter()
            .enumerate()
            .map(|(i, t)| (t.name.to_string(), i))
            .collect();
        c.tiles_by_loc = c
            .tiles
            .iter()
            .enumerate()
            .map(|(i, t)| ((t.x, t.y), i))
            .collect();
        c
    }
    // Create a new chip from the database based on IDCODE or name
    pub fn from_idcode(db: &mut Database, idcode: u32) -> Chip {
        let (fam, device, variant, data) = db.device_by_idcode(idcode).expect(&format!(
            "no device in database with IDCODE {:08x}\n",
            idcode
        ));
        Chip::new(&fam, &device, &variant, &data, db.device_tilegrid(&fam, &device))
    }
    pub fn from_name(db: &mut Database, name: &str) -> Chip {
        let (fam, device, data) = db
            .device_by_name(name)
            .expect(&format!("no device in database with name {}\n", name));
        Chip::new(&fam, &device, "", &data, db.device_tilegrid(&fam, &device))
    }
    pub fn from_name_variant(db: &mut Database, name: &str, variant: &str) -> Chip {
        let (fam, device, data) = db
            .device_by_name(name)
            .expect(&format!("no device in database with name {}\n", name));
        Chip::new(&fam, &device, variant, &data, db.device_tilegrid(&fam, &device))
    }
    pub fn from_fasm(db: &mut Database, fasm: &ParsedFasm, device: Option<&str>) -> Chip {
        let mut chip = match device {
            Some(d) => Chip::from_name(db, d),
            None => {
                let name = &fasm
                    .attrs
                    .iter()
                    .find(|(k, _)| k == "oxide.device")
                    .unwrap()
                    .1;
                let default_variant = ("".to_string(), "".to_string());
                let variant = &fasm
                    .attrs
                    .iter()
                    .find(|(k, _)| k == "oxide.device_variant")
                    .unwrap_or(&default_variant)
                    .1;
                Chip::from_name_variant(db, name, variant)
            }
        };
        chip.create_tilegroups(db);
        chip.metadata.extend(
            fasm.attrs
                .iter()
                .filter_map(|(k, v)| if k == "oxide.meta" { Some(v) } else { None })
                .cloned(),
        );
        for t in chip.tiles.iter_mut() {
            let tdb = db.tile_bitdb(&chip.family, &t.tiletype);
            for aon in tdb.db.always_on.iter() {
                t.cram.set(aon.frame, aon.bit, true);
            }
        }
        for (tn, ft) in fasm.tiles.iter() {
            // Might be a tilegroup or single tile
            if tn.starts_with("IP_") {
                // IP configuration space
                let ip_name = &tn[3..];
                chip.configure_ip(ip_name, db, ft);
            } else if chip.tilegroups.contains_key(tn) {
                chip.apply_tilegroup(tn, db, ft);
            } else {
                chip.tile_by_name_mut(tn).unwrap().from_fasm(db, ft);
            }
        }
        chip.tiles_to_cram(db);
        return chip;
    }
    pub fn update_ecc_mask(&mut self, db: &mut Database) {
        let bitdb = &db.tile_bitdb(&self.family, "PLC").db;
        self.ecc_masked.clear();
        for t in self.tiles.iter() {
            if t.tiletype != "PLC" {
                continue;
            }
            // Find logic tiles in DPRAM mode
            let mode_bits = bitdb.enums.get("SLICEC.MODE").unwrap().options.get("RAMW").unwrap();
            if mode_bits.iter().all(|b| t.cram.get(b.frame, b.bit) != b.invert) {
                // If in DPRAM mode, mask out the init of the lower two SLICEs
                for s in ["SLICEA.K0.INIT", "SLICEA.K1.INIT", "SLICEB.K0.INIT", "SLICEB.K1.INIT"] {
                    let slice_bits = bitdb.words.get(s).unwrap();
                    for bit in slice_bits.bits.iter().flatten() {
                        self.ecc_masked.insert((t.start_frame + bit.frame, t.start_bit + bit.bit));
                    }
                }
            }
        }
    }
    // Copy the whole-chip CRAM to the per-tile CRAM
    pub fn cram_to_tiles(&mut self) {
        for t in self.tiles.iter_mut() {
            t.cram
                .copy_from_window(&self.cram, t.start_frame, t.start_bit);
        }
    }
    // Copy the per-tile CRAM windows to the whole chip CRAM
    pub fn tiles_to_cram(&mut self, db: &mut Database) {
        self.update_ecc_mask(db);
        for t in self.tiles.iter() {
            self.cram.copy_window(&t.cram, t.start_frame, t.start_bit);
        }
    }
    // Get a tile by name
    pub fn tile_by_name(&self, name: &str) -> Result<&Tile, &'static str> {
        match self.tiles_by_name.get(name) {
            None => {
                println!("no tile named {}", name);
                Err("unknown tile name")
            }
            Some(i) => Ok(&self.tiles[*i]),
        }
    }
    // Get a mutable tile by name
    pub fn tile_by_name_mut(&mut self, name: &str) -> Result<&mut Tile, &'static str> {
        match self.tiles_by_name.get(name) {
            None => {
                println!("no tile named {}", name);
                Err("unknown tile name")
            }
            Some(i) => Ok(&mut self.tiles[*i]),
        }
    }
    // Get all tiles at a location
    pub fn tiles_by_xy(&self, x: u32, y: u32) -> Vec<&Tile> {
        match self.tiles_by_loc.get_vec(&(x, y)) {
            None => Vec::new(),
            Some(v) => v.iter().map(|i| &self.tiles[*i]).collect(),
        }
    }
    // Get tile by location and type
    pub fn tile_by_xy_type(&self, x: u32, y: u32, ttype: &str) -> Result<&Tile, &'static str> {
        match self.tiles_by_loc.get_vec(&(x, y)) {
            None =>  Err("unknown tile location"),
            Some(v) => {
                match v.iter().find(|&&t| self.tiles[t].tiletype == ttype) {
                    None => Err("unknown tile type"),
                    Some(x) => Ok(&self.tiles[*x])
                }
            }
        }
    }
    // Compare two chips
    pub fn delta(&self, base: &Self) -> ChipDelta {
        base.tiles
            .iter()
            .zip(self.tiles.iter())
            .map(|(t1, t2)| {
                assert_eq!(t1.name, t2.name);
                (t1.name.to_string(), t2.cram.delta(&t1.cram))
            })
            .filter(|(_k, v)| v.len() > 0)
            .collect()
    }
    // Compare the IP config of two chips
    pub fn ip_delta(&self, base: &Self, start_addr: u32, end_addr: u32) -> IPDelta {
        let mut delta = IPDelta::new();
        for a in start_addr..end_addr {
            let d1 = self.ipconfig.get(&a).unwrap_or(&0x00);
            let d0 = base.ipconfig.get(&a).unwrap_or(&0x00);
            for b in 0..8 {
                if (d1 >> b) & (0x1 as u8) != (d0 >> b) & (0x1 as u8) {
                    delta.push((a - start_addr, b, ((d1 >> b) & (0x1 as u8)) != 0));
                }
            }
        }
        return delta;
    }
    // Dump chip to a simple text format for debugging
    pub fn print(&self, mut out: &mut dyn Write) {
        writeln!(&mut out, ".device {}", self.device).unwrap();
        for m in self.metadata.iter() {
            writeln!(&mut out, ".metadata {}", m).unwrap();
        }
        for t in self.tiles.iter() {
            t.print(&mut out);
        }
        for (addr, data) in self.ipconfig.iter() {
            writeln!(&mut out, ".write 0x{:08x} 0x{:08x}", addr, data).unwrap();
        }
    }
    // Convert frame address to flat frame index
    pub fn frame_addr_to_idx(&self, addr: u32) -> usize {
        match addr {
            0x0000..=0x7FFF => (self.cram.frames - 1) - (addr as usize),
            0x8000..=0x800F => (15 - ((addr - 0x8000) as usize)) + (16 + self.tap_frame_count), // right side IO
            0x8010..=0x801F => (15 - ((addr - 0x8010) as usize)) + 0,  // left side IO
            0x8020..=0x81FF => ((self.tap_frame_count - 1) - ((addr - 0x8020) as usize)) + 16, // TAPs (row-segment clocking)
            _ => panic!("unable to process frame address 0x{:08x}", addr),
        }
    }
    // Get the frame size in bytes for bus regions
    pub fn get_bus_frame_size(&self, addr: u32) -> usize {
        match (addr & 0xF0000000) >> 28 {
            0 => 1, // non-PCIe IP cores
            2 => 5, // BRAM and LRAM
            3 => 4, // PCIe IP
            _ => panic!(
                "unable to determine frame size of bus address 0x{:08x}",
                addr
            ),
        }
    }
    // Convert a long package name to a short one
    pub fn get_package_short_name(long_name: &str) -> String {
        if long_name.starts_with("CABGA") {
            format!("BG{}", &long_name[5..])
        } else if long_name.starts_with("CSBGA") {
            format!("MG{}", &long_name[5..])
        } else if long_name.starts_with("CSFBGA") {
            format!("MG{}", &long_name[6..])
        } else if long_name.starts_with("QFN") {
            format!("SG{}", &long_name[3..])
        } else if long_name.starts_with("WLCSP") {
            format!("UWG{}", &long_name[5..])
        } else {
            panic!("unknown package name {}", &long_name);
        }
    }
    // Get the base address for an IP
    pub fn get_ip_baseaddr(&self, db: &mut Database, ip: &str) -> u32 {
        let baseaddrs = db.device_baseaddrs(&self.family, &self.device);
        if ip.starts_with("EBR_WID") {
            // Special case as we don't want to fill up the DB with 2048 entries
            let base = baseaddrs.regions.get("EBR_WID0").unwrap().addr;
            let offset = baseaddrs.regions.get("EBR_WID1").unwrap().addr - base;
            let wid = ip[7..].parse::<u32>().unwrap();
            return base + wid * offset;
        } else {
            return baseaddrs.regions.get(ip).unwrap_or_else(|| panic!("no IP named {}", ip)).addr;
        }
    }
    // Sets an IP bit
    pub fn set_ip_bit(&mut self, offset: u32, word: u32, bit: u32, value: bool) {
        let byte = self.ipconfig.entry(offset + word).or_insert(0);
        if value {
            *byte |= 1 << bit;
        } else {
            *byte &= !(1 << bit);
        }
    }
    // Set up tile groups
    pub fn create_tilegroups(&mut self, db: &mut Database) {
        // Create tilegroups for all bels
        for t in self.tiles.iter() {
            let bels = get_tile_bels(&t.tiletype, &db.tile_bitdb(&self.family, &t.tiletype).db);
            for bel in bels {
                let bel_name = format!("R{}C{}_{}", (t.y as i32) + bel.rel_y, (t.x as i32) + bel.rel_x, bel.name);
                let bel_tiles = get_bel_tiles(&self, t, &bel);
                self.tilegroups.insert(bel_name, bel_tiles);
            }
        }
        // Create a tilegroup for chipwide settings
        // It will contain every tile other than logic and basic interconnect
        let global_tiles : Vec::<String> = self.tiles.iter().filter(|x| x.tiletype != "PLC" && x.tiletype != "CIB").map(|x| x.name.to_string()).collect();
        self.tilegroups.insert("GLOBAL".to_string(), global_tiles);
    }
    // Apply a tilegroup to all tiles within it
    // This sets applicable words and enums to all tiles that match inside the tilegroup
    pub fn apply_tilegroup(&mut self, group: &str, db: &mut Database, ft: &FasmTile) {
        let tg = self.tilegroups.get(group).unwrap_or_else(|| panic!("No tilegroup named {}", group)).clone();
        let tdbs : Vec<TileBitsDatabase> = tg.iter().map(|x| db.tile_bitdb(&self.family, &self.tile_by_name(x).unwrap().tiletype).db.clone()).collect();
        for i in 0..2 {
            // Process "BASE_" enums first
            for (k, v) in ft
                .enums
                .iter()
                .filter(|(k, _)| k.starts_with("BASE_") == (i == 0) && !k.starts_with("UNKNOWN."))
            {
                let mut found = false;
                for (tile, tdb) in tg.iter().zip(tdbs.iter()) {
                    match tdb.enums.get(k) {
                        Some(en) => {
                            let opt = en.options.get(v).unwrap_or_else(|| panic!("No option named {} for enum {} in tile {}.\n\
Valid options are: {}\n\
Please make sure Oxide and nextpnr are up to date and input source code is meaningful. If they are, consider reporting this as an issue.",
                                        v, k, &tile,
                                        en.options.keys().cloned().collect::<Vec<String>>().join(", ")));
                            let tiledata = self.tile_by_name_mut(&tile).unwrap();
                            for bit in opt.iter() {
                                tiledata.cram.set(bit.frame, bit.bit, !bit.invert);
                            }
                            found = true;
                        }
                        None => {}
                    }
                }
                if !found {
                    panic!("No enum named {} in tilegroup {}.\n\
Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, group);
                }
            }
        }
        // Process words
        for (k, v) in ft.words.iter() {
            let mut found = false;
            for (tile, tdb) in tg.iter().zip(tdbs.iter()) {
                match tdb.words.get(k) {
                    Some(w) => {
                        if (v.bits() as usize) > w.bits.len() {
                            panic!(
                                "Word {} in tile {} has value width {} exceeding database width of {}",
                                k,
                                &tile,
                                v.bits(),
                                w.bits.len()
                            );
                        }
                        let tiledata = self.tile_by_name_mut(&tile).unwrap();
                        for (i, wb) in w.bits.iter().enumerate() {
                            let bit_val = v.bit(i as u64);
                            for bit in wb {
                                tiledata.cram.set(bit.frame, bit.bit, bit.invert != bit_val);
                            }
                        }
                        found = true;
                    }
                    None => {}
                }
            }
            if !found {
                panic!("No word named {} in tilegroup {}.\n\
Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, group);
            }
        }
    }
    // Go from IP name to IP type
    pub fn get_ip_type(&self, ip: &str) -> &'static str {
        if ip.starts_with("EBR_WID") {
            return "EBR_INIT";
        } else if ip.starts_with("PLL_") {
            return "PLL_CORE";
        } else if ip.starts_with("TDPHY_") {
            return "DPHY_CORE";
        } else if ip.starts_with("TPCIE_") {
            return "PCIE_CORE";
        } else if ip.starts_with("LRAM_") {
            return "LRAM_INIT";
        } else {
            panic!("no IP data for {}", ip);
        }
    }
    // Configure an IP
    pub fn configure_ip(&mut self, ip: &str, db: &mut Database, ft: &FasmTile) {
        // This is a special tile for currently-unknown IP bits
        if ip == "UNKNOWN" {
            for (k, v) in ft.words.iter() {
                assert!(&k[0..2] == "0x");
                let addr = u32::from_str_radix(&k[2..], 16).unwrap();
                for i in 0..8 {
                    let bit_val = v.bit(i as u64);
                    self.set_ip_bit(0x0, addr, i, bit_val);
                }
            }
        } else {
            let baseaddr = self.get_ip_baseaddr(db, ip);
            let tdb = &db.ip_bitdb(&self.family, self.get_ip_type(ip)).db;
            // Special PLL enable/update bit
            if ip.starts_with("PLL_") {
                self.set_ip_bit(baseaddr, 0, 0, true);
            } else if ip.starts_with("LRAM_") {
                // In order to avoid a multi-megabyte file and slow DB loads, we define most of the LRAM initialisation programmatically
                assert!(ft.enums.is_empty());
                // Full set of zeros is needed
                for i in 0..81920 {
                    self.set_ip_bit(baseaddr, i, 0, false);
                }

                for (k, v) in ft.words.iter() {
                    assert!(k.starts_with("INITVAL_"));
                    let init_word: u32 = u32::from_str_radix(&k[8..], 16).unwrap();
                    let offset = 0x280 * init_word;
                    let  w = tdb.words.get("INITVAL_00").unwrap();
                    for (i, wb) in w.bits.iter().enumerate() {
                        let bit_val = v.bit(i as u64);
                        for bit in wb {
                            self.set_ip_bit(baseaddr + offset, bit.frame as u32, bit.bit as u32, bit.invert != bit_val);
                        }
                    }
                }
                return;
            }
            // Enums
            for (k, v) in ft
                .enums
                .iter()
            {
                let en = tdb.enums.get(k).unwrap_or_else(|| panic!("No enum named {} in IP {}.\n\
    Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, ip));
                let opt = en.options.get(v).unwrap_or_else(|| panic!("No option named {} for enum {} in tile {}.\n\
    Valid options are: {}\n\
    Please make sure Oxide and nextpnr are up to date and input source code is meaningful. If they are, consider reporting this as an issue.",
                            v, k, ip,
                            en.options.keys().cloned().collect::<Vec<String>>().join(", ")));
                for bit in opt.iter() {
                    self.set_ip_bit(baseaddr, bit.frame as u32, bit.bit as u32, !bit.invert);
                }
            }
            // Words
            for (k, v) in ft.words.iter() {
                let w = tdb.words.get(k).unwrap_or_else(|| panic!("No word named {} in IP {}.\n\
    Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, ip));
                if (v.bits() as usize) > w.bits.len() {
                    panic!(
                        "Word {} in IP {} has value width {} exceeding database width of {}",
                        k,
                        ip,
                        v.bits(),
                        w.bits.len()
                    );
                }
                for (i, wb) in w.bits.iter().enumerate() {
                    let bit_val = v.bit(i as u64);
                    for bit in wb {
                        self.set_ip_bit(baseaddr, bit.frame as u32, bit.bit as u32, bit.invert != bit_val);
                    }
                }
            }
        }
    }
    // Lookup idcode
    pub fn get_idcode(&self) -> u32 {
        self.data.variants.get(&self.variant).unwrap_or_else(|| panic!("Chip {} has no variant named {}",
            self.device, self.variant)).idcode
    }
}

// Actual instance of a tile
#[derive(Clone)]
pub struct Tile {
    pub name: String,
    pub family: String,
    pub tiletype: String,
    pub x: u32,
    pub y: u32,
    pub start_bit: usize,
    pub start_frame: usize,
    pub cram: BitMatrix,
}

impl Tile {
    pub fn new(name: &str, family: &str, data: &TileData) -> Tile {
        Tile {
            name: name.to_string(),
            family: family.to_string(),
            tiletype: data.tiletype.to_string(),
            x: data.x,
            y: data.y,
            start_bit: data.start_bit,
            start_frame: data.start_frame,
            cram: BitMatrix::new(data.frames, data.bits),
        }
    }
    pub fn print(&self, mut out: &mut dyn Write) {
        if self.cram.any() {
            writeln!(&mut out, ".tile {}:{}", self.name, self.tiletype).unwrap();
            self.cram.print(&mut out);
        }
    }
    pub fn from_fasm(&mut self, db: &mut Database, ft: &FasmTile) {
        let tdb = db.tile_bitdb(&self.family, &self.tiletype);
        for i in 0..2 {
            // Process "BASE_" enums first
            for (k, v) in ft
                .enums
                .iter()
                .filter(|(k, _)| k.starts_with("BASE_") == (i == 0) && !k.starts_with("UNKNOWN."))
            {
                let en = tdb.db.enums.get(k).unwrap_or_else(|| panic!("No enum named {} in tile {}.\n\
Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, self.name));
                let opt = en.options.get(v).unwrap_or_else(|| panic!("No option named {} for enum {} in tile {}.\n\
Valid options are: {}\n\
Please make sure Oxide and nextpnr are up to date and input source code is meaningful. If they are, consider reporting this as an issue.",
                            v, k, self.name,
                            en.options.keys().cloned().collect::<Vec<String>>().join(", ")));
                for bit in opt.iter() {
                    self.cram.set(bit.frame, bit.bit, !bit.invert);
                }
            }
        }
        // Process words
        for (k, v) in ft.words.iter() {
            let w = tdb.db.words.get(k).unwrap_or_else(|| panic!("No word named {} in tile {}.\n\
Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", k, self.name));
            if (v.bits() as usize) > w.bits.len() {
                panic!(
                    "Word {} in tile {} has value width {} exceeding database width of {}",
                    k,
                    self.name,
                    v.bits(),
                    w.bits.len()
                );
            }
            for (i, wb) in w.bits.iter().enumerate() {
                let bit_val = v.bit(i as u64);
                for bit in wb {
                    self.cram.set(bit.frame, bit.bit, bit.invert != bit_val);
                }
            }
        }
        // Process pips
        for (tw, fw) in ft.pips.iter() {
            let found_pip = tdb
                .db
                .pips
                .get(tw)
                .map_or(None, |pips| pips.iter().find(|p| &p.from_wire == fw));
            match found_pip {
                Some(p) => {
                    for bit in p.bits.iter() {
                        self.cram.set(bit.frame, bit.bit, !bit.invert);
                    }
                }
                None => {
                    // Panic iff fixed connection doesn't exist
                    let found_fc = tdb
                        .db
                        .conns
                        .get(tw)
                        .map_or(None, |conns| conns.iter().find(|c| &c.from_wire == fw));
                    if found_fc.is_none() {
                        panic!("No pip {}.{} in tile {}.\n\
Please make sure Oxide and nextpnr are up to date. If they are, consider reporting this as an issue.", fw, tw, self.name);
                    }
                }
            }
        }
        // Process unknowns
        for (f, b) in ft.unknowns.iter() {
            self.cram.set(*f, *b, true);
        }
    }
    pub fn write_fasm(&self, db: &mut Database, mut out: &mut dyn Write) {
        let tdb = db.tile_bitdb(&self.family, &self.tiletype);
        let fasm_name = self.name.replace(':', "__");
        let mut known_bits = BTreeSet::<(usize, usize)>::new();
        let mut total_matches = 0;
        for (to_wire, pips) in tdb.db.pips.iter() {
            let best_match = pips
                .iter()
                .filter(|p| {
                    p.bits.iter().any(|cb| !cb.invert)
                        && p.bits
                            .iter()
                            .all(|cb| self.cram.get(cb.frame, cb.bit) == !cb.invert)
                })
                .max_by_key(|p| p.bits.len());
            if let Some(m) = best_match {
                writeln!(
                    &mut out,
                    "{}.PIP.{}.{}",
                    fasm_name,
                    to_wire.replace(':', "__"),
                    m.from_wire.replace(':', "__")
                )
                .unwrap();
                let mut matched_bits = m.bits.iter().map(|cb| (cb.frame, cb.bit)).collect();
                known_bits.append(&mut matched_bits);
                total_matches += 1;
            }
        }
        for (name, edata) in tdb.db.enums.iter() {
            let best_match = edata
                .options
                .iter()
                .filter(|(_k, v)| {
                    v.iter().any(|cb| !cb.invert)
                        && v.iter()
                            .all(|cb| self.cram.get(cb.frame, cb.bit) == !cb.invert)
                })
                .max_by_key(|(_k, v)| v.len());
            if let Some((opt, bits)) = best_match {
                writeln!(&mut out, "{}.{}.{}", fasm_name, name, opt).unwrap();
                let mut matched_bits = bits.iter().map(|cb| (cb.frame, cb.bit)).collect();
                known_bits.append(&mut matched_bits);
                total_matches += 1;
            }
        }
        for (name, wdata) in tdb.db.words.iter() {
            // Skip words with no set bits
            if !wdata
                .bits
                .iter()
                .flatten()
                .any(|cb| self.cram.get(cb.frame, cb.bit))
            {
                continue;
            }
            let bitstr: String = wdata
                .bits
                .iter()
                .rev()
                .map(|b| {
                    match b
                        .iter()
                        .all(|cb| self.cram.get(cb.frame, cb.bit) == !cb.invert)
                    {
                        true => '1',
                        false => '0',
                    }
                })
                .collect();
            writeln!(
                &mut out,
                "{}.{}[{}:0] = {}'b{}",
                fasm_name,
                name,
                wdata.bits.len() - 1,
                wdata.bits.len(),
                bitstr
            )
            .unwrap();
            let mut matched_bits = wdata
                .bits
                .iter()
                .flatten()
                .map(|cb| (cb.frame, cb.bit))
                .collect();
            known_bits.append(&mut matched_bits);
            total_matches += 1;
        }
        for aon in tdb.db.always_on.iter() {
            if self.cram.get(aon.frame, aon.bit) {
                known_bits.insert((aon.frame, aon.bit));
            } else {
                warn!("Supposedly always on bit F{}B{} in {} found to be cleared!\n", aon.frame, aon.bit, fasm_name);
            }
        }
        for f in 0..self.cram.frames {
            for b in 0..self.cram.bits {
                if self.cram.get(f, b) && !known_bits.contains(&(f, b)) {
                    writeln!(&mut out, "{}.UNKNOWN.{}.{}", fasm_name, f, b).unwrap();
                    total_matches += 1;
                }
            }
        }
        if total_matches > 0 {
            writeln!(&mut out, "").unwrap();
        }
    }
}
