Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: x7seg_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "x7seg_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "x7seg_top"
Output Format                      : NGC
Target Device                      : xa3s200-4-ftg256

---- Source Options
Top Module Name                    : x7seg_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/x7seg_top is now defined in a different file.  It was defined in "C:/Users/tedd/Downloads/PAK NANDO NEW/Lab7C1/x7seg_top.vhd", and is now defined in "H:/PAK NANDO NEW/Lab7C1/x7seg_top.vhd".
WARNING:HDLParsers:3607 - Unit work/x7seg_top/Behavioral is now defined in a different file.  It was defined in "C:/Users/tedd/Downloads/PAK NANDO NEW/Lab7C1/x7seg_top.vhd", and is now defined in "H:/PAK NANDO NEW/Lab7C1/x7seg_top.vhd".
WARNING:HDLParsers:3607 - Unit work/x7seg is now defined in a different file.  It was defined in "C:/Users/tedd/Downloads/PAK NANDO NEW/Lab7C1/x7seg.vhd", and is now defined in "H:/PAK NANDO NEW/Lab7C1/x7seg.vhd".
WARNING:HDLParsers:3607 - Unit work/x7seg/Behavioral is now defined in a different file.  It was defined in "C:/Users/tedd/Downloads/PAK NANDO NEW/Lab7C1/x7seg.vhd", and is now defined in "H:/PAK NANDO NEW/Lab7C1/x7seg.vhd".
Compiling vhdl file "H:/PAK NANDO NEW/Lab7C1/x7seg.vhd" in Library work.
Architecture behavioral of Entity x7seg is up to date.
Compiling vhdl file "H:/PAK NANDO NEW/Lab7C1/x7seg_top.vhd" in Library work.
Architecture behavioral of Entity x7seg_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <x7seg_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x7seg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <x7seg_top> in library <work> (Architecture <behavioral>).
Entity <x7seg_top> analyzed. Unit <x7seg_top> generated.

Analyzing Entity <x7seg> in library <work> (Architecture <behavioral>).
Entity <x7seg> analyzed. Unit <x7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <x7seg>.
    Related source file is "H:/PAK NANDO NEW/Lab7C1/x7seg.vhd".
WARNING:Xst:646 - Signal <aen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <digit> of Case statement line 66 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <digit> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <digit>.
    Found 4x15-bit ROM for signal <digit>.
    Found 21-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <x7seg> synthesized.


Synthesizing Unit <x7seg_top>.
    Related source file is "H:/PAK NANDO NEW/Lab7C1/x7seg_top.vhd".
Unit <x7seg_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x15-bit ROM                                          : 1
# Counters                                             : 1
 21-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x15-bit ROM                                          : 1
# Counters                                             : 1
 21-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <x7seg_top> ...

Optimizing unit <x7seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block x7seg_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : x7seg_top.ngr
Top Level Output File Name         : x7seg_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 71
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 20
#      LUT2                        : 7
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 21
#      FDC                         : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s200ftg256-4 

 Number of Slices:                       15  out of   1920     0%  
 Number of Slice Flip Flops:             21  out of   3840     0%  
 Number of 4 input LUTs:                 28  out of   3840     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn                                | IBUF                   | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.170ns (Maximum Frequency: 193.424MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.214ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.170ns (frequency: 193.424MHz)
  Total number of paths / destination ports: 231 / 21
-------------------------------------------------------------------------
Delay:               5.170ns (Levels of Logic = 21)
  Source:            x1/clkdiv_1 (FF)
  Destination:       x1/clkdiv_20 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: x1/clkdiv_1 to x1/clkdiv_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   1.140  x1/clkdiv_1 (x1/clkdiv_1)
     LUT1:I0->O            1   0.551   0.000  x1/Mcount_clkdiv_cy<1>_rt (x1/Mcount_clkdiv_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  x1/Mcount_clkdiv_cy<1> (x1/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<2> (x1/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<3> (x1/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<4> (x1/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<5> (x1/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<6> (x1/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<7> (x1/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<8> (x1/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<9> (x1/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<10> (x1/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<11> (x1/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<12> (x1/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<13> (x1/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<14> (x1/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<15> (x1/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<16> (x1/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<17> (x1/Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  x1/Mcount_clkdiv_cy<18> (x1/Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           0   0.064   0.000  x1/Mcount_clkdiv_cy<19> (x1/Mcount_clkdiv_cy<19>)
     XORCY:CI->O           1   0.904   0.000  x1/Mcount_clkdiv_xor<20> (x1/Result<20>)
     FDC:D                     0.203          x1/clkdiv_20
    ----------------------------------------
    Total                      5.170ns (4.030ns logic, 1.140ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              9.214ns (Levels of Logic = 2)
  Source:            x1/clkdiv_19 (FF)
  Destination:       an<2> (PAD)
  Source Clock:      mclk rising

  Data Path: x1/clkdiv_19 to an<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.720   1.422  x1/clkdiv_19 (x1/clkdiv_19)
     LUT2:I0->O            2   0.551   0.877  x1/an<2>1 (a_to_g_2_OBUF)
     OBUF:I->O                 5.644          an_2_OBUF (an<2>)
    ----------------------------------------
    Total                      9.214ns (6.915ns logic, 2.299ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.72 secs
 
--> 

Total memory usage is 4533740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

