// Seed: 1624778161
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wire module_0,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output uwire id_13
);
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5
);
  assign id_5 = 1'd0;
  module_0(
      id_2, id_4, id_0, id_1, id_0, id_0, id_4, id_5, id_2, id_1, id_4, id_0, id_1, id_0
  );
endmodule
