<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3705" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3705{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3705{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3705{left:710px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3705{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t5_3705{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3705{left:70px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t7_3705{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3705{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3705{left:70px;bottom:964px;letter-spacing:-0.09px;}
#ta_3705{left:156px;bottom:964px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#tb_3705{left:70px;bottom:942px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3705{left:70px;bottom:925px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3705{left:70px;bottom:908px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3705{left:70px;bottom:858px;letter-spacing:-0.09px;}
#tf_3705{left:156px;bottom:858px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tg_3705{left:70px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3705{left:70px;bottom:819px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3705{left:70px;bottom:760px;letter-spacing:0.13px;}
#tj_3705{left:152px;bottom:760px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_3705{left:70px;bottom:711px;letter-spacing:-0.09px;}
#tl_3705{left:156px;bottom:711px;letter-spacing:-0.16px;}
#tm_3705{left:70px;bottom:688px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tn_3705{left:70px;bottom:671px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#to_3705{left:70px;bottom:655px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tp_3705{left:70px;bottom:605px;letter-spacing:-0.09px;}
#tq_3705{left:156px;bottom:605px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tr_3705{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3705{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_3705{left:70px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_3705{left:70px;bottom:492px;letter-spacing:-0.09px;}
#tv_3705{left:156px;bottom:492px;letter-spacing:-0.15px;}
#tw_3705{left:70px;bottom:470px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_3705{left:70px;bottom:453px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ty_3705{left:70px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_3705{left:70px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3705{left:70px;bottom:169px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t11_3705{left:70px;bottom:146px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t12_3705{left:70px;bottom:129px;letter-spacing:-0.2px;word-spacing:-0.36px;}
#t13_3705{left:361px;bottom:405px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t14_3705{left:447px;bottom:405px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t15_3705{left:76px;bottom:383px;letter-spacing:-0.16px;}
#t16_3705{left:253px;bottom:383px;letter-spacing:-0.14px;}
#t17_3705{left:374px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t18_3705{left:468px;bottom:383px;letter-spacing:-0.14px;}
#t19_3705{left:76px;bottom:358px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_3705{left:253px;bottom:358px;letter-spacing:-0.11px;}
#t1b_3705{left:374px;bottom:358px;letter-spacing:-0.2px;}
#t1c_3705{left:468px;bottom:358px;letter-spacing:-0.11px;}
#t1d_3705{left:468px;bottom:341px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_3705{left:76px;bottom:317px;letter-spacing:-0.13px;}
#t1f_3705{left:253px;bottom:317px;letter-spacing:-0.11px;}
#t1g_3705{left:374px;bottom:317px;letter-spacing:-0.21px;}
#t1h_3705{left:468px;bottom:317px;letter-spacing:-0.12px;}
#t1i_3705{left:468px;bottom:300px;letter-spacing:-0.12px;}
#t1j_3705{left:76px;bottom:276px;letter-spacing:-0.12px;}
#t1k_3705{left:253px;bottom:276px;letter-spacing:-0.11px;}
#t1l_3705{left:374px;bottom:276px;letter-spacing:-0.21px;}
#t1m_3705{left:468px;bottom:276px;letter-spacing:-0.12px;}
#t1n_3705{left:468px;bottom:259px;letter-spacing:-0.12px;}

.s1_3705{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3705{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3705{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3705{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3705{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3705{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3705{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3705" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3705Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3705" style="-webkit-user-select: none;"><object width="935" height="1210" data="3705/3705.svg" type="image/svg+xml" id="pdf3705" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3705" class="t s1_3705">Vol. 3B </span><span id="t2_3705" class="t s1_3705">19-5 </span>
<span id="t3_3705" class="t s2_3705">LAST BRANCH RECORDS </span>
<span id="t4_3705" class="t s3_3705">There is an LBR cycle counter valid bit, IA32_LBR_x_INFO.CYC_CNT_VALID. When set, the CYC_CNT field holds a </span>
<span id="t5_3705" class="t s3_3705">valid value, the number of elapsed cycles since the last operation recorded in an LBR (up to 0FFFFH). </span>
<span id="t6_3705" class="t s3_3705">Some implementations may opt to reduce the granularity of the CYC_CNT field for larger values. The implication of </span>
<span id="t7_3705" class="t s3_3705">this is that the least significant bits may be forced to 1 in cases where the count has reached some minimum </span>
<span id="t8_3705" class="t s3_3705">threshold. It is guaranteed that this reduced granularity will never result in an inaccuracy of more than 10%. </span>
<span id="t9_3705" class="t s4_3705">19.1.3.4 </span><span id="ta_3705" class="t s4_3705">Mispredict Information </span>
<span id="tb_3705" class="t s3_3705">IA32_LBR_x_INFO.MISPRED provides an indication of whether the recorded branch was predicted incorrectly by </span>
<span id="tc_3705" class="t s3_3705">the processor. The bit is set if either the taken/not-taken direction of a conditional branch was mispredicted, or if </span>
<span id="td_3705" class="t s3_3705">the target of an indirect branch was mispredicted. </span>
<span id="te_3705" class="t s4_3705">19.1.3.5 </span><span id="tf_3705" class="t s4_3705">Intel® TSX Information </span>
<span id="tg_3705" class="t s3_3705">IA32_LBR_x_INFO.IN_TSX indicates whether the operation recorded retired during a TSX transaction. </span>
<span id="th_3705" class="t s3_3705">IA32_LBR_x_INFO.TSX_ABORT indicates that the operation is a TSX Abort. </span>
<span id="ti_3705" class="t s5_3705">19.1.4 </span><span id="tj_3705" class="t s5_3705">Interaction with Other Processor Features </span>
<span id="tk_3705" class="t s4_3705">19.1.4.1 </span><span id="tl_3705" class="t s4_3705">SMM </span>
<span id="tm_3705" class="t s3_3705">IA32_LBR_CTL.LBREn is saved and cleared on #SMI, and restored on RSM. As a result of disabling LBRs, the #SMI </span>
<span id="tn_3705" class="t s3_3705">is not recorded. RSM is recorded only if IA32_DEBUGCTL.FREEZE_WHILE_SMM is set to 0, and the FROM_IP will be </span>
<span id="to_3705" class="t s3_3705">set to the same value as the TO_IP. </span>
<span id="tp_3705" class="t s4_3705">19.1.4.2 </span><span id="tq_3705" class="t s4_3705">SMM Transfer Monitor (STM) </span>
<span id="tr_3705" class="t s3_3705">LBREn is not cleared on #SMI when it causes SMM VM exit. Instead, the STM should use the VMCS controls </span>
<span id="ts_3705" class="t s3_3705">described in Section 19.1.4.3 to disable LBRs while in SMM, and to restore them on VM entries that exit SMM. </span>
<span id="tt_3705" class="t s3_3705">On VMCALL to configure STM, IA32_LBR_CTL is cleared. </span>
<span id="tu_3705" class="t s4_3705">19.1.4.3 </span><span id="tv_3705" class="t s4_3705">VMX </span>
<span id="tw_3705" class="t s3_3705">By default, LBR operation persists across VMX transitions. However, VMCS fields have been added to enable </span>
<span id="tx_3705" class="t s3_3705">constraining LBR usage to within non-root operation only. See details in Table 19-4. </span>
<span id="ty_3705" class="t s3_3705">To enable “guest-only” LBR use, a VMM should set both the “Load Guest IA32_LBR_CTL” entry control and the </span>
<span id="tz_3705" class="t s3_3705">“Clear IA32_LBR_CTL” exit control. For “system-wide” LBR use, where LBRs remain enabled across host and </span>
<span id="t10_3705" class="t s3_3705">guest(s), a VMM should keep both new VMCS controls clear. </span>
<span id="t11_3705" class="t s3_3705">VM entry checks that, if the “Load Guest IA32_LBR_CTL” entry control is 1, bits reserved in the IA32_LBR_CTL MSR </span>
<span id="t12_3705" class="t s3_3705">must be 0 in the field for that register. </span>
<span id="t13_3705" class="t s6_3705">Table 19-4. </span><span id="t14_3705" class="t s6_3705">LBR VMCS Fields </span>
<span id="t15_3705" class="t s7_3705">Name </span><span id="t16_3705" class="t s7_3705">Type </span><span id="t17_3705" class="t s7_3705">Bit Position </span><span id="t18_3705" class="t s7_3705">Behavior </span>
<span id="t19_3705" class="t s8_3705">Guest IA32_LBR_CTL </span><span id="t1a_3705" class="t s8_3705">Guest State Field </span><span id="t1b_3705" class="t s8_3705">NA </span><span id="t1c_3705" class="t s8_3705">The guest value of IA32_LBR_CTL is written to this field on all </span>
<span id="t1d_3705" class="t s8_3705">VM exits. </span>
<span id="t1e_3705" class="t s8_3705">Load Guest IA32_LBR_CTL </span><span id="t1f_3705" class="t s8_3705">Entry Control </span><span id="t1g_3705" class="t s8_3705">21 </span><span id="t1h_3705" class="t s8_3705">When set, VM entry will write the value from the “Guest </span>
<span id="t1i_3705" class="t s8_3705">IA32_LBR_CTL” guest state field to IA32_LBR_CTL. </span>
<span id="t1j_3705" class="t s8_3705">Clear IA32_LBR_CTL </span><span id="t1k_3705" class="t s8_3705">Exit Control </span><span id="t1l_3705" class="t s8_3705">26 </span><span id="t1m_3705" class="t s8_3705">When set, VM exit will clear IA32_LBR_CTL after the value has </span>
<span id="t1n_3705" class="t s8_3705">been saved to the “Guest IA32_LBR_CTL” guest state field. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
