# RISCV_NPU_SoC_SIM â€” Full Documentation Review

ë³¸ ë¬¸ì„œëŠ” `docs/` ë””ë ‰í† ë¦¬(ë‹¨, `docs/references/` ì œì™¸)ì˜ ëª¨ë“  ë¬¸ì„œì— ëŒ€í•œ ë¦¬ë·°ë¥¼ í†µí•©í•œ ë¬¸ì„œì´ë‹¤.  
ê° ë¬¸ì„œì˜ ëª©ì , í˜„ì¬ ìˆ˜ì¤€, ê°•ì , ë¶€ì¡±í•œ ì , ê·¸ë¦¬ê³  í–¥í›„ ê°œì„  ë°©í–¥ì„ ëª…í™•íˆ ì •ë¦¬í•˜ì—¬  
ì½”ë“œë² ì´ìŠ¤ì˜ ë¬¸ì„œ ì™„ì„±ë„ë¥¼ ëŒì–´ì˜¬ë¦¬ëŠ” ë° ëª©ì ì´ ìˆë‹¤.

---

# 1. Top-Level ë¬¸ì„œ

## 1.1 docs/README_SPEC.md

### âœ” Summary
ë¬¸ì„œ ì§‘í•©ì˜ ì—”íŠ¸ë¦¬ í¬ì¸íŠ¸ ì—­í• ì„ í•˜ëŠ” ìƒìœ„ ë¬¸ì„œë¡œ, spec-driven êµ¬ì¡°ë¥¼ ì„¤ëª…í•˜ëŠ” í•µì‹¬ ë¬¸ì„œ.

### âœ” Strengths
- ì „ì²´ ì¹´í…Œê³ ë¦¬ë¥¼ ì •ë¦¬í•´ ë¬¸ì„œ ë„¤ë¹„ê²Œì´ì…˜ ì—­í•  ìˆ˜í–‰
- SDD ê¸°ë°˜ ê°œë°œ ë°©í–¥ì„±ì„ ëª…í™•íˆ í‘œí˜„

### âœ– Weaknesses
- ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ ê°œìš”ê°€ ë¶€ì¡±í•¨  
- ë…ìê°€ ì½ì–´ì•¼ í•  ë¬¸ì„œ ìš°ì„ ìˆœìœ„ ë¶€ì¬  
- ì „ë°˜ì ì¸ pipeline(onnxâ†’irâ†’compileâ†’sim)ì´ ëª…í™•íˆ ë“œëŸ¬ë‚˜ì§€ ì•ŠìŒ

### â­ Recommendations
- `docs/overview/*` ë¬¸ì„œì™€ ì—°ê²°í•˜ëŠ” navigation section ì¶”ê°€  
- ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ ë„ì‹ í¬í•¨  
- â€œDocumentation Reading Guideâ€ ì„¹ì…˜ ì¶”ê°€

---

# 2. Design Directory ë¦¬ë·°

ì•„ë˜ ë¬¸ì„œë“¤ì€ ì‹œë®¬ë ˆì´í„°ì˜ í•µì‹¬ ëª¨ë“ˆë“¤ì„ ì •ì˜í•œë‹¤.

ë¬¸ì„œ ëª©ë¡:
```
cmdq_generator_design.md
control_fsm_design.md
cycle_loop_design.md
dma_engine_design.md
ir_builder_design.md
npu_simulator_core_design.md
offline_compiler_design.md
spm_allocator_design.md
static_scheduler_design.md
te_engine_design.md
ve_engine_design.md
tiling_planner_design.md
visualizer_design.md
```

---

## 2.1 cmdq_generator_design.md

### âœ” Summary
StaticScheduler ë° Tile Plannerì˜ ì‚°ì¶œë¬¼ì„ ê¸°ë°˜ìœ¼ë¡œ CMDQë¥¼ ìƒì„±í•˜ëŠ” ëª¨ë“ˆì˜ ì •ì˜.

### âœ” Strengths
- Tile-level ScheduleDAG â†’ CMDQ entry íë¦„ ì •ì˜
- CMDQ ìƒì„±ì´ pipeline ë‚´ ìœ„ì¹˜ê°€ ëª…í™•í•¨

### âœ– Weaknesses
- CMDQ JSON schemaê°€ ì¶©ë¶„íˆ ìƒì„¸í•˜ì§€ ì•ŠìŒ  
- ì˜ˆì œ(CMDQ entry ì˜ˆì‹œ)ê°€ ì—†ìŒ  
- dependency resolution ê·œì¹™ì´ ë‹¨í¸ì   

### â­ Recommendations
- CMDQ JSON Schema ë¬¸ì„œí™”  
- TE/VE/DMA tile ì˜ˆì œ CMDQ ìƒì„± ê³¼ì • ì¶”ê°€  
- StaticScheduler â†’ CMDQ ì˜ stageë³„ mapping flow ì¶”ê°€  

---

## 2.2 control_fsm_design.md

### âœ” Strengths
- Control FSMì˜ ìƒíƒœ ê¸°ë°˜ ì—…ë°ì´íŠ¸ ë°©ì‹ì„ ê¸°ìˆ   
- Cycle loop ë‚´ì—ì„œ FSMì˜ ì—­í• ì´ ëª…í™•

### âœ– Weaknesses
- CPU/NPU ê²½ê³„ì—ì„œ ì—­í•  ëª…í™•í™” í•„ìš”  
- FSM ìƒíƒœ ì •ì˜ê°€ ë¯¸í¡  
- ì´ë²¤íŠ¸/ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬ íë¦„ ë¶€ì¬  

### â­ Recommendations
- FSM ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨(mermaid) ì¶”ê°€  
- idle/blocked/starved ë“±ì˜ state semantics ì •ì˜  
- NPU-CPU ì¸í„°í˜ì´ìŠ¤ ì‹œê·¸ë„ ëª©ë¡ ëª…ì„¸í™”  

---

## 2.3 cycle_loop_design.md

### âœ” Strengths
- â€œGlobal cycle loop = ì „ì²´ ì‹œë®¬ë ˆì´í„°ì˜ tick ë‹¨ìœ„ ë©”ì»¤ë‹ˆì¦˜â€ì„ ëª…í™•íˆ ì„ ì–¸  
- ê° ì—”ì§„/ë©”ëª¨ë¦¬ ì—…ë°ì´íŠ¸ ìˆœì„œê°€ ê¸°ìˆ ë¨

### âœ– Weaknesses
- clock domain ì°¨ì´(ì˜ˆ: CPU 2GHz / NPU 1GHz) ì²˜ë¦¬ ê·œì¹™ ë¯¸ë¹„  
- stall/bandwidth/latency ë°˜ì˜ ê¸°ì¤€ ë¶€ì¡±  
- trace event timestamp ê·œì¹™ ë¶€ì¬  

### â­ Recommendations
- ê° ì—”ì§„/ë©”ëª¨ë¦¬ì˜ `cycles_per_global_tick` ê°œë… ì¶”ê°€  
- TE/VE/DMA contention ëª¨ë¸ì„ í‘œë¡œ ì •ì˜  
- Trace flush ê·œì¹™ ì •ì˜  

---

## 2.4 dma_engine_design.md

### âœ” Strengths
- DMA â†’ BUS â†’ SPM íë¦„ ì„¤ëª…  
- ëª¨ë°”ì¼ NPUì—ì„œ DMAì˜ ì¤‘ìš”ì„±ì„ ì˜ í¬ì°©í•¨

### âœ– Weaknesses
- DRAM bank conflict, burst length, arbitration ë¯¸ë¹„  
- ì—¬ëŸ¬ DMA ìš”ì²­ì˜ priority ë° schedule ë¯¸ì •  
- SPM refill ì •ì±… ë¬¸ì„œí™” ë¶€ì¡±  

### â­ Recommendations
- Arbitration (RR, fixed-pri, dynamic-pri) ê·œì¹™ ëª…ì‹œ  
- DRAM latency model(`tRCD`, `tCL`, `bank conflict penalty`) í¬í•¨  
- SPM line-based vs tile-based refill ì •ì±… ë¬¸ì„œí™”  

---

## 2.5 ir_builder_design.md

### âœ” Strengths
- ONNX â†’ ë‚´ë¶€ IRë¡œ ë³€í™˜í•˜ëŠ” í”„ë ˆì„ì›Œí¬ë¥¼ ì •ì˜  
- IR node êµ¬ì¡° ê°œëµ ì œì‹œ

### âœ– Weaknesses
- IR specì´ ê°œìš” ìˆ˜ì¤€ì— ê·¸ì¹¨  
- IR í•„ë“œ, íƒ€ì…, quant, layout ë“±ì˜ êµ¬ì²´ êµ¬ì¡° ë¯¸ë¹„  
- IR pass pipeline ë¶€ì¬  

### â­ Recommendations
- `spec/npu_ir_spec.md` íŒŒì¼ë¡œ í™•ì¥  
- Pass pipeline ëª…ì‹œ:
  ```
  ONNX â†’ Canonicalize â†’ ShapeInference â†’ Tiling â†’ MemoryPlan â†’ Scheduling â†’ CMDQ â†’ ISA Lowering
  ```
- IR node êµ¬ì¡°/í•„ë“œì˜ í…Œì´ë¸” ì •ì˜

---

## 2.6 npu_simulator_core_design.md

### âœ” Strengths
- SimulatorCoreë¥¼ top-level aggregatorë¡œ ì •ì˜  
- ì „ì²´ êµ¬ì¡°ë¥¼ í•˜ë‚˜ì˜ entry pointë¡œ ë‹¨ì¼í™”í•œ ì  íƒì›”

### âœ– Weaknesses
- ë‚´ë¶€ ëª¨ë“ˆê°„ ê´€ê³„ë¥¼ ë‚˜íƒ€ë‚´ëŠ” diagram ë¯¸ë¹„  
- init â†’ run â†’ finalize lifecycle ì—†ìŒ  
- multi-thread ì‹œ ì‚¬ìš© ì—¬ë¶€ ë¬¸ì„œí™”ë˜ì§€ ì•ŠìŒ  

### â­ Recommendations
- Core architecture diagram ì¶”ê°€  
- Simulator public API ì •ì˜  
- NPU-CPU í•˜ìœ„ ì¸í„°í˜ì´ìŠ¤ ìŠ¤í™ í¬í•¨  

---

## 2.7 offline_compiler_design.md

### âœ” Strengths
- Offline compile pipelineì„ ë³„ë„ë¡œ ì„¤ê³„  
- ëª¨ë°”ì¼ ì •ì  ìŠ¤ì¼€ì¤„ë§ ë°©ì‹ê³¼ ì¼ì¹˜

### âœ– Weaknesses
- Compiler artifacts ì •ì˜ê°€ ë¶ˆì¶©ë¶„  
- layer-by-layer vs whole-model compile ë¹„êµ ì—†ìŒ  

### â­ Recommendations
- output schema ì •ì˜(tile.json, schedule.json, cmdq.json)  
- Offline compiler pipeline ê·¸ë˜í”„ ì œê³µ  

---

## 2.8 spm_allocator_design.md

### âœ” Strengths
- SPM allocatorë¥¼ ë…ë¦½ ëª¨ë“ˆë¡œ ì •ì˜  
- tile-level allocation êµ¬ì¡°ê°€ ë°˜ì˜ë¨

### âœ– Weaknesses
- SPM fragmentation handling ì—†ìŒ  
- bank conflict ê³ ë ¤ ë¶€ì¡±  
- direct-mapped / set-assoc ì„ íƒì´ ë¶ˆëª…í™•  

### â­ Recommendations
- 2D tile-aware allocation ì„¤ëª…  
- SPM bank conflict ëª¨ë¸ë§ ì¶”ê°€  
- SPM ì¡°íšŒ/í• ë‹¹ ë¹„ìš© í•¨ìˆ˜ ì •ì˜  

---

## 2.9 static_scheduler_design.md

### âœ” Strengths
- ëª¨ë°”ì¼ NPUì— ì í•©í•œ ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜  
- tile DAG ê¸°ë°˜ ì ‘ê·¼ì´ ì ì ˆ

### âœ– Weaknesses
- ìŠ¤ì¼€ì¤„ ìš°ì„ ìˆœìœ„ ê·œì¹™ ë¯¸ì •  
- TE/VE/DMA ìŠ¤ì¼€ì¤„ ì¡°í•© ê·œì¹™ ë¶€ì¡±  
- dependency solver ê¸°ëŠ¥ ë¯¸ë¬¸ì„œí™”  

### â­ Recommendations
- priority-based scheduling ê·œì¹™ ì •ì˜  
- unified DAG ì˜ˆì‹œ ì¶”ê°€  

---

## 2.10 te_engine_design.md

### âœ” Strengths
- TEì˜ tile ì—°ì‚° ëª¨ë¸ ì •ì˜  
- Tensor Engineì˜ ì—­í•  êµ¬ë¶„ì´ ëª…í™•

### âœ– Weaknesses
- pipeline stage ë¶€ì¡±  
- systolic array ê¸°ë°˜ latency ëª¨ë¸ ì—†ìŒ  
- VEì™€ì˜ ì°¨ë³„í™” ìš”ì†Œê°€ ë¶€ì¬  

### â­ Recommendations
- pipeline stage(fetch â†’ load â†’ compute â†’ store) ì •ì˜  
- tile-to-array mapping ê·œì¹™ ëª…ì„¸  
- TE-specific latency ê³µì‹ í¬í•¨  

---

## 2.11 ve_engine_design.md

### âœ” Strengths
- VEë¥¼ ë…ë¦½ ì—”ì§„ìœ¼ë¡œ ëª…í™•íˆ ë¶„ë¦¬  
- SIMD ê¸°ë°˜ ë²¡í„° ì—°ì‚° íë¦„ ì¡´ì¬

### âœ– Weaknesses
- lane ìˆ˜, vector width ëª…ì‹œ ì—†ìŒ  
- reduction latency ë¯¸ë¬¸ì„œí™”  
- TE-VE ê°„ ë³‘ë ¬ ì‹¤í–‰ ì¡°ê±´ ë¶€ì¬  

### â­ Recommendations
- SIMD lane diagram ì¶”ê°€  
- reduction/accumulate ëŒ€ê¸°ì‹œê°„ ì •ì˜  
- TE/VE scheduling conflict model ì¶”ê°€  

---

## 2.12 tiling_planner_design.md

### âœ” Strengths
- LLM workloadsì˜ í•µì‹¬: tile planningì„ ë”°ë¡œ ë¶„ë¦¬  
- Tiling planner êµ¬ì¡°ê°€ ëª…í™•

### âœ– Weaknesses
- tile size íƒìƒ‰ ì•Œê³ ë¦¬ì¦˜ ì„¤ëª… ë¶€ì¡±  
- TE/VE tile size ìƒí˜¸ì‘ìš© ì—†ìŒ  
- DRAMâ€“SPM ë¹„ìš© ëª¨ë¸ ë¯¸ë¹„  

### â­ Recommendations
- LLM attention/FFNìš© tiling ê·œì¹™ ì •ì˜  
- íƒ€ì¼ search space ì •ì˜  
- ë¹„ìš© í•¨ìˆ˜(cost function) ëª…ì‹œ  

---

## 2.13 visualizer_design.md

### âœ” Strengths
- timeline/trace ê¸°ë°˜ ì‹œê°í™” êµ¬ì¡° ì •ì˜  
- Gantt chart í˜•íƒœì˜ ëª©í‘œ ëª…í™•

### âœ– Weaknesses
- trace schema ì„¤ëª… ë¶€ì¡±  
- memory bandwidth, stall breakdown visualization ë¶€ì¬  

### â­ Recommendations
- JSON trace schema ì •ì˜  
- ì˜ˆì‹œ timeline ì¶”ê°€  
- bandwidth/stall plotter ì„¤ê³„ ë¬¸ì„œí™”  

---

# 3. Overview Documents

### âœ” Strengths
- architecture overview ì‘ì„±ì„ ìœ„í•œ ê¸°ë°˜ì€ ì¡´ì¬

### âœ– Weaknesses
- system overview, dataflow overview, memory/noC overviewê°€ ë¶€ì¬  
- ì „ì²´ ë¬¸ì„œ ë„¤ë¹„ê²Œì´ì…˜ í¬ì¸íŠ¸ ë¶€ì¡±  
- IR/Compiler/Simulator/Tracerì˜ ì „ì²´ íë¦„ì´ í•˜ë‚˜ì˜ í˜ì´ì§€ì— ì—†ìŒ  

### â­ Recommendations
í•„ìˆ˜ ì‹ ê·œ ë¬¸ì„œ:
```
docs/overview/system_architecture_overview.md
docs/overview/compute_dataflow_overview.md
docs/overview/memory_noc_overview.md
docs/overview/sdd_devflow_overview.md
```

---

# 4. Test Documents

## test/test_plan.md  

### âœ” Strengths
- í…ŒìŠ¤íŠ¸ ê³„íš ë¬¸ì„œê°€ ë³„ë„ ì¡´ì¬í•˜ëŠ” ì  ìš°ìˆ˜

### âœ– Weaknesses
- Unit/Integration/E2E í…ŒìŠ¤íŠ¸ì˜ ë²”ìœ„ê°€ ì•„ì§ ë¶ˆëª…í™•  
- ê° ëª¨ë“ˆì˜ pass criteriaê°€ ì—†ìŒ  

### â­ Recommendations
- â€œLayer ë³„ í…ŒìŠ¤íŠ¸â€ + â€œPipeline ì „ì²´ í…ŒìŠ¤íŠ¸â€ ì •ì˜  
- CI ê¸°ì¤€(ì •í™•ì„± + ì„±ëŠ¥ ì¶”ì„¸) ì •ì˜  

---

# 5. Simulator Architecture â€” ì¢…í•© ê°œì„  ë°©í–¥

### ğŸ”¥ Problems Identified
1. ëª¨ë“ˆë³„ ë¬¸ì„œëŠ” ìˆìœ¼ë‚˜ ì „ì—­ í†µí•© ê·¸ë¦¼ì´ ì—†ìŒ  
2. IR â†’ Tiling â†’ Memory Plan â†’ Schedule â†’ CMDQ â†’ ISA â†’ Cycle Loop ë‹¨ê³„ ì—°ê²° ë¶€ì¬  
3. TE/VE/DMA/SPM/DRAM timing ëª¨ë¸ì´ ë¶€ì¡±  
4. ëª¨ë“  ë¬¸ì„œê°€ skeleton ìˆ˜ì¤€  
5. Trace & Visualizer ë¬¸ì„œê°€ ë¯¸ì™„ì„±  

### ğŸŒŸ Recommended Strategic Direction
- Phase 0: overview ë¬¸ì„œ ë¨¼ì € ê°•í™”  
- Phase 1: IR/ISA/CMDQ/Schedule/Timing specì„ ë‹¨ì¼ pipelineìœ¼ë¡œ ë¬¶ê¸°  
- ëª¨ë“  Design ë¬¸ì„œì— ìƒìœ„ Spec ì°¸ì¡° í¬í•¨  
- LLaMA block ì „ì²´ ì˜ˆì œ ì¶”ê°€  

---

# 6. Conclusion
ë³¸ ë¦¬ë·° ë¬¸ì„œëŠ” í–¥í›„ ë¬¸ì„œ/ì•„í‚¤í…ì²˜ ì •ë¹„ ì‘ì—…ì˜ ê¸°ì¤€ì ì´ ëœë‹¤.  
ê° ë¬¸ì„œì— ì¡´ì¬í•˜ëŠ” ê°•ì ì„ ê¸°ë°˜ìœ¼ë¡œ ë”ìš± ì¼ê´€ëœ SDD ë¬¸ì„œ ì²´ê³„ë¥¼ êµ¬ì¶•í•˜ë©´  
ì‹œë®¬ë ˆì´í„°ì˜ ìœ ì§€ë³´ìˆ˜ì„±ê³¼ í™•ì¥ì„±ì´ í¬ê²Œ í–¥ìƒë  ê²ƒì´ë‹¤.

---

# 7. Revision History

| Version | Date | Notes |
|--------|------|--------|
| 1.0 | 2025-12-02 | Full documentation review ìµœì´ˆ ìƒì„± |