

================================================================
== Vitis HLS Report for 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Tue Aug 29 22:27:44 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |       10|       10|         3|          1|          1|     9|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten492 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln75"   --->   Operation 9 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i63 %sext_ln75_read"   --->   Operation 10 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_24, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten492"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kh"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kw"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i13"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten492_load = load i4 %indvar_flatten492" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 16 'load' 'indvar_flatten492_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln75_cast" [vhls_src/layer2_layer2.cpp:75]   --->   Operation 17 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_eq  i4 %indvar_flatten492_load, i4 9" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 19 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln73_1 = add i4 %indvar_flatten492_load, i4 1" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 20 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc15.i, void %_ZN7layer_217load_weight_sliceEPA3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA128_A3_S4_ii.exit.exitStub" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 21 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln76 = store i4 %add_ln73_1, i4 %indvar_flatten492" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 22 'store' 'store_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 23 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%kw_load = load i2 %kw" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 24 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kh_load = load i2 %kh" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 25 'load' 'kh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.54ns)   --->   "%add_ln73 = add i2 %kh_load, i2 1" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 26 'add' 'add_ln73' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.54ns)   --->   "%icmp_ln76 = icmp_eq  i2 %kw_load, i2 3" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 29 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.17ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i2 0, i2 %kw_load" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 30 'select' 'select_ln73' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.17ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i2 %add_ln73, i2 %kh_load" [vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97]   --->   Operation 31 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %select_ln73_1" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 32 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln73_1, i2 0" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln78 = sub i4 %tmp_s, i4 %zext_ln78" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 34 'sub' 'sub_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i2 %select_ln73" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 36 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i4 %sub_ln78, i4 %zext_ln78_1" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 37 'add' 'add_ln78' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i4 %add_ln78" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 38 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%conv_wt_buf_addr = getelementptr i16 %conv_wt_buf, i64 0, i64 %zext_ln78_2" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 39 'getelementptr' 'conv_wt_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 40 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %wt_addr_read, i4 %conv_wt_buf_addr" [vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln76 = add i2 %select_ln73, i2 1" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 42 'add' 'add_ln76' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %select_ln73_1, i2 %kh" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 43 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %add_ln76, i2 %kw" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 44 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc.i13" [vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97]   --->   Operation 45 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten492') [6]  (0.000 ns)
	'load' operation ('indvar_flatten492_load', vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97) on local variable 'indvar_flatten492' [15]  (0.000 ns)
	'add' operation ('add_ln73_1', vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97) [19]  (0.797 ns)
	'store' operation ('store_ln76', vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97) of variable 'add_ln73_1', vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97 on local variable 'indvar_flatten492' [42]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('wt_addr_read', vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97) on port 'wt' (vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97) [39]  (7.300 ns)

 <State 3>: 1.873ns
The critical path consists of the following:
	'load' operation ('kw_load', vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97) on local variable 'kw' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln76', vhls_src/layer2_utils.cpp:76->vhls_src/layer2_layer2.cpp:97) [27]  (0.548 ns)
	'select' operation ('select_ln73', vhls_src/layer2_utils.cpp:73->vhls_src/layer2_layer2.cpp:97) [28]  (0.179 ns)
	'add' operation ('add_ln78', vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97) [35]  (0.469 ns)
	'getelementptr' operation ('conv_wt_buf_addr', vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97) [37]  (0.000 ns)
	'store' operation ('store_ln78', vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97) of variable 'wt_addr_read', vhls_src/layer2_utils.cpp:78->vhls_src/layer2_layer2.cpp:97 on array 'conv_wt_buf' [40]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
