

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:38:21 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  10.920 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  98.000 ns|  98.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |        6|        6|         3|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %c"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %x"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 17 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_15.cpp:8]   --->   Operation 18 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_15.cpp:10]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_15.cpp:8]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [./source/kp_502_15.cpp:10]   --->   Operation 23 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i1 %tmp_1" [./source/kp_502_15.cpp:10]   --->   Operation 24 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i128 %x, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.86ns)   --->   "%x_load = load i1 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 26 'load' 'x_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i128 %a, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 27 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.86ns)   --->   "%a_load = load i1 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 28 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i128 %b, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.86ns)   --->   "%b_load = load i1 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 30 'load' 'b_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 31 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 4" [./source/kp_502_15.cpp:8]   --->   Operation 31 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 33 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 34 [1/2] (1.86ns)   --->   "%x_load = load i1 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 34 'load' 'x_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%temp_x = trunc i128 %x_load" [./source/kp_502_15.cpp:10]   --->   Operation 35 'trunc' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.86ns)   --->   "%a_load = load i1 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 36 'load' 'a_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i128 %a_load" [./source/kp_502_15.cpp:11]   --->   Operation 37 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %trunc_ln11, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 38 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (1.86ns)   --->   "%b_load = load i1 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 39 'load' 'b_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i128 %b_load" [./source/kp_502_15.cpp:11]   --->   Operation 40 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %trunc_ln11_1, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 41 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i128 %c, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 42 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.86ns)   --->   "%c_load = load i1 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 43 'load' 'c_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_x_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 32, i32 63" [./source/kp_502_15.cpp:10]   --->   Operation 44 'partselect' 'temp_x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 45 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %tmp_5, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 46 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %mul_ln11_2, i32 %tmp_6" [./source/kp_502_15.cpp:11]   --->   Operation 48 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_x_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 64, i32 95" [./source/kp_502_15.cpp:10]   --->   Operation 49 'partselect' 'temp_x_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 50 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (6.88ns)   --->   "%mul_ln11_4 = mul i32 %tmp_9, i32 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 51 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.18ns)   --->   "%add_ln11_4 = add i32 %mul_ln11_4, i32 %tmp_s" [./source/kp_502_15.cpp:11]   --->   Operation 53 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_x_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 96, i32 127" [./source/kp_502_15.cpp:10]   --->   Operation 54 'partselect' 'temp_x_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (6.88ns)   --->   "%mul_ln11_6 = mul i32 %tmp_8, i32 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 56 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.18ns)   --->   "%add_ln11_6 = add i32 %mul_ln11_6, i32 %tmp_2" [./source/kp_502_15.cpp:11]   --->   Operation 58 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 59 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %add_ln11, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 60 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (1.86ns)   --->   "%c_load = load i1 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 61 'load' 'c_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i128 %c_load" [./source/kp_502_15.cpp:11]   --->   Operation 62 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %trunc_ln11_2, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 63 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %add_ln11_2, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 64 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 65 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %mul_ln11_3, i32 %tmp_7" [./source/kp_502_15.cpp:11]   --->   Operation 66 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (6.88ns)   --->   "%mul_ln11_5 = mul i32 %add_ln11_4, i32 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 67 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.18ns)   --->   "%add_ln11_5 = add i32 %mul_ln11_5, i32 %tmp_4" [./source/kp_502_15.cpp:11]   --->   Operation 69 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (6.88ns)   --->   "%mul_ln11_7 = mul i32 %add_ln11_6, i32 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 70 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.18ns)   --->   "%add_ln11_7 = add i32 %mul_ln11_7, i32 %tmp_3" [./source/kp_502_15.cpp:11]   --->   Operation 72 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln11_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln11_7, i32 %add_ln11_5, i32 %add_ln11_3, i32 %add_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 73 'bitconcatenate' 'or_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i128 %r, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 74 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.86ns)   --->   "%store_ln11 = store i128 %or_ln11_2, i1 %r_addr" [./source/kp_502_15.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_15.cpp:8) of constant 0 on local variable 'i' [18]  (1.32 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_15.cpp:10) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln8', ./source/kp_502_15.cpp:8) [72]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_15.cpp:8) of variable 'add_ln8', ./source/kp_502_15.cpp:8 on local variable 'i' [73]  (1.32 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	'load' operation ('x_load', ./source/kp_502_15.cpp:10) on array 'x' [30]  (1.86 ns)
	'mul' operation ('mul_ln11', ./source/kp_502_15.cpp:11) [35]  (6.88 ns)
	'add' operation ('add_ln11', ./source/kp_502_15.cpp:11) [39]  (2.18 ns)

 <State 4>: 10.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_1', ./source/kp_502_15.cpp:11) [40]  (6.88 ns)
	'add' operation ('add_ln11_1', ./source/kp_502_15.cpp:11) [44]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_15.cpp:11) of variable 'or_ln11_2', ./source/kp_502_15.cpp:11 on array 'r' [71]  (1.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
