{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555345809532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555345809532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 10:30:09 2019 " "Processing started: Mon Apr 15 10:30:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555345809532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345809532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRLatch -c SRLatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRLatch -c SRLatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345809532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555345809913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555345809913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_with_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch_with_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_with_gates " "Found entity 1: sr_latch_with_gates" {  } { { "sr_latch_with_gates.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/sr_latch_with_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555345825747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345825747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_with_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch_with_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_with_dataflow " "Found entity 1: sr_latch_with_dataflow" {  } { { "sr_latch_with_dataflow.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/sr_latch_with_dataflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555345825751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345825751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "srlatch.v 1 1 " "Using design file srlatch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555345825863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555345825863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 srlatch.v(24) " "Verilog HDL Implicit Net warning at srlatch.v(24): created implicit net for \"S1\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 srlatch.v(25) " "Verilog HDL Implicit Net warning at srlatch.v(25): created implicit net for \"R1\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 srlatch.v(26) " "Verilog HDL Implicit Net warning at srlatch.v(26): created implicit net for \"S2\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 srlatch.v(27) " "Verilog HDL Implicit Net warning at srlatch.v(27): created implicit net for \"R2\"" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sW srlatch.v(25) " "Verilog HDL error at srlatch.v(25): object \"sW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sW srlatch.v(26) " "Verilog HDL error at srlatch.v(26): object \"sW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "srlatch.v(28) " "Verilog HDL Instantiation warning at srlatch.v(28): instance has no name" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "srlatch.v(29) " "Verilog HDL Instantiation warning at srlatch.v(29): instance has no name" {  } { { "srlatch.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab11/srlatch.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555345825867 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555345826063 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 15 10:30:26 2019 " "Processing ended: Mon Apr 15 10:30:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555345826063 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555345826063 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555345826063 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345826063 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555345826752 ""}
