<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-omap2/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Interrupt handler for OMAP2 boards.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Nokia Corporation</span>
<span class="cm"> * Author: Paul Mundt &lt;paul.mundt@nokia.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License. See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/exception.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cm">/* selected INTC register offsets */</span>

<span class="cp">#define INTC_REVISION		0x0000</span>
<span class="cp">#define INTC_SYSCONFIG		0x0010</span>
<span class="cp">#define INTC_SYSSTATUS		0x0014</span>
<span class="cp">#define INTC_SIR		0x0040</span>
<span class="cp">#define INTC_CONTROL		0x0048</span>
<span class="cp">#define INTC_PROTECTION		0x004C</span>
<span class="cp">#define INTC_IDLE		0x0050</span>
<span class="cp">#define INTC_THRESHOLD		0x0068</span>
<span class="cp">#define INTC_MIR0		0x0084</span>
<span class="cp">#define INTC_MIR_CLEAR0		0x0088</span>
<span class="cp">#define INTC_MIR_SET0		0x008c</span>
<span class="cp">#define INTC_PENDING_IRQ0	0x0098</span>
<span class="cm">/* Number of IRQ state bits in each MIR register */</span>
<span class="cp">#define IRQ_BITS_PER_REG	32</span>

<span class="cp">#define OMAP2_IRQ_BASE		OMAP2_L4_IO_ADDRESS(OMAP24XX_IC_BASE)</span>
<span class="cp">#define OMAP3_IRQ_BASE		OMAP2_L4_IO_ADDRESS(OMAP34XX_IC_BASE)</span>
<span class="cp">#define INTCPS_SIR_IRQ_OFFSET	0x0040	</span><span class="cm">/* omap2/3 active interrupt offset */</span><span class="cp"></span>
<span class="cp">#define ACTIVEIRQ_MASK		0x7f	</span><span class="cm">/* omap2/3 active interrupt bits */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * OMAP2 has a number of different interrupt controllers, each interrupt</span>
<span class="cm"> * controller is identified as its own &quot;bank&quot;. Register definitions are</span>
<span class="cm"> * fairly consistent for each bank, but not all registers are implemented</span>
<span class="cm"> * for each bank.. when in doubt, consult the TRM.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_irqs</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">4</span><span class="p">)))</span> <span class="n">irq_banks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* MPU INTC */</span>
		<span class="p">.</span><span class="n">nr_irqs</span>	<span class="o">=</span> <span class="mi">96</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>

<span class="cm">/* Structure to save interrupt controller context */</span>
<span class="k">struct</span> <span class="n">omap3_intc_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sysconfig</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">protection</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idle</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">threshold</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ilr</span><span class="p">[</span><span class="n">INTCPS_NR_IRQS</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">mir</span><span class="p">[</span><span class="n">INTCPS_NR_MIR_REGS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* INTC bank register get/set */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intc_bank_write_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">intc_bank_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* XXX: FIQ and additional INTC support (only MPU at the moment) */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_banks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">INTC_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_mask_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_gc_mask_disable_reg</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">omap_ack_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap_irq_bank_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_REVISION</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;IRQ: Found an INTC at 0x%p &quot;</span>
			 <span class="s">&quot;(revision %ld.%ld) with %d interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">nr_irqs</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* soft reset */</span>
	<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSSTATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">))</span>
		<span class="cm">/* Wait for reset to complete */</span><span class="p">;</span>

	<span class="cm">/* Enable autoidle */</span>
	<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap_irq_pending</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_banks</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">nr_irqs</span><span class="p">;</span> <span class="n">irq</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_PENDING_IRQ0</span> <span class="o">+</span>
					       <span class="p">((</span><span class="n">irq</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)))</span>
				<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span>
<span class="nf">omap_alloc_gc</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;INTC&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>
					<span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">omap_mask_ack_irq</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_disable_reg</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_unmask_enable_reg</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IRQCHIP_SKIP_SET_WAKE</span><span class="p">;</span>

	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">INTC_MIR_CLEAR0</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">INTC_MIR_SET0</span><span class="p">;</span>
	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="n">num</span><span class="p">),</span> <span class="n">IRQ_GC_INIT_MASK_CACHE</span><span class="p">,</span>
				<span class="n">IRQ_NOREQUEST</span> <span class="o">|</span> <span class="n">IRQ_NOPROBE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap_init_irq</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_irqs</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">omap_irq_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">nr_of_irqs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_banks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="n">omap_irq_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">omap_irq_base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Couldn&#39;t allocate IRQ numbers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				       <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_banks</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">bank</span><span class="o">-&gt;</span><span class="n">nr_irqs</span> <span class="o">=</span> <span class="n">nr_irqs</span><span class="p">;</span>

		<span class="cm">/* Static mapping, never released */</span>
		<span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Could not ioremap irq bank%i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">omap_irq_bank_init_one</span><span class="p">(</span><span class="n">bank</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">nr_irqs</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span>
			<span class="n">omap_alloc_gc</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">base_reg</span> <span class="o">+</span> <span class="n">j</span><span class="p">,</span> <span class="n">j</span> <span class="o">+</span> <span class="n">irq_base</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>

		<span class="n">nr_of_irqs</span> <span class="o">+=</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">nr_irqs</span><span class="p">;</span>
		<span class="n">nr_banks</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Total of %ld interrupts on %d active controller%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">nr_of_irqs</span><span class="p">,</span> <span class="n">nr_banks</span><span class="p">,</span> <span class="n">nr_banks</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">?</span> <span class="s">&quot;s&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap2_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_init_irq</span><span class="p">(</span><span class="n">OMAP24XX_IC_BASE</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap3_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_init_irq</span><span class="p">(</span><span class="n">OMAP34XX_IC_BASE</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">ti81xx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_init_irq</span><span class="p">(</span><span class="n">OMAP34XX_IC_BASE</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">omap_intc_handle_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base_addr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">irqnr</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base_addr</span> <span class="o">+</span> <span class="mh">0x98</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irqnr</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base_addr</span> <span class="o">+</span> <span class="mh">0xb8</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irqnr</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base_addr</span> <span class="o">+</span> <span class="mh">0xd8</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SOC_TI81XX</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irqnr</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base_addr</span> <span class="o">+</span> <span class="mh">0xf8</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="nl">out:</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irqnr</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">irqnr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">INTCPS_SIR_IRQ_OFFSET</span><span class="p">);</span>
		<span class="n">irqnr</span> <span class="o">&amp;=</span> <span class="n">ACTIVEIRQ_MASK</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irqnr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irqnr</span> <span class="o">=</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">domain</span><span class="p">,</span> <span class="n">irqnr</span><span class="p">);</span>
			<span class="n">handle_IRQ</span><span class="p">(</span><span class="n">irqnr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">irqnr</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">omap2_intc_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base_addr</span> <span class="o">=</span> <span class="n">OMAP2_IRQ_BASE</span><span class="p">;</span>
	<span class="n">omap_intc_handle_irq</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap_intc_of_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nr_irqs</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;unable to get intc registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,intc-size&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nr_irqs</span><span class="p">))</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;unable to get intc-size, default to %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">);</span>

	<span class="n">omap_init_irq</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">nr_irqs</span><span class="p">,</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">node</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP3</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">omap3_intc_regs</span> <span class="n">intc_context</span><span class="p">[</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">)];</span>

<span class="kt">void</span> <span class="nf">omap_intc_save_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ind</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ind</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ind</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">);</span> <span class="n">ind</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_banks</span> <span class="o">+</span> <span class="n">ind</span><span class="p">;</span>
		<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">sysconfig</span> <span class="o">=</span>
			<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
		<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">protection</span> <span class="o">=</span>
			<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_PROTECTION</span><span class="p">);</span>
		<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">idle</span> <span class="o">=</span>
			<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_IDLE</span><span class="p">);</span>
		<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">threshold</span> <span class="o">=</span>
			<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="n">INTC_THRESHOLD</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">INTCPS_NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">ilr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x100</span> <span class="o">+</span> <span class="mh">0x4</span><span class="o">*</span><span class="n">i</span><span class="p">));</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">INTCPS_NR_MIR_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">mir</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
				<span class="n">intc_bank_read_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_banks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">INTC_MIR0</span> <span class="o">+</span>
				<span class="p">(</span><span class="mh">0x20</span> <span class="o">*</span> <span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap_intc_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ind</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ind</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ind</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">irq_banks</span><span class="p">);</span> <span class="n">ind</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">omap_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_banks</span> <span class="o">+</span> <span class="n">ind</span><span class="p">;</span>
		<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">sysconfig</span><span class="p">,</span>
					<span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
		<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">sysconfig</span><span class="p">,</span>
					<span class="n">bank</span><span class="p">,</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
		<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">protection</span><span class="p">,</span>
					<span class="n">bank</span><span class="p">,</span> <span class="n">INTC_PROTECTION</span><span class="p">);</span>
		<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">idle</span><span class="p">,</span>
					<span class="n">bank</span><span class="p">,</span> <span class="n">INTC_IDLE</span><span class="p">);</span>
		<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">threshold</span><span class="p">,</span>
					<span class="n">bank</span><span class="p">,</span> <span class="n">INTC_THRESHOLD</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">INTCPS_NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">ilr</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				<span class="n">bank</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x100</span> <span class="o">+</span> <span class="mh">0x4</span><span class="o">*</span><span class="n">i</span><span class="p">));</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">INTCPS_NR_MIR_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="n">intc_context</span><span class="p">[</span><span class="n">ind</span><span class="p">].</span><span class="n">mir</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				 <span class="o">&amp;</span><span class="n">irq_banks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">INTC_MIR0</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x20</span> <span class="o">*</span> <span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* MIRs are saved and restore with other PRCM registers */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap3_intc_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* A pending interrupt would prevent OMAP from entering suspend */</span>
	<span class="n">omap_ack_irq</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap3_intc_prepare_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable autoidle as it can stall interrupt controller,</span>
<span class="cm">	 * cf. errata ID i540 for 3430 (all revisions up to 3.1.x)</span>
<span class="cm">	 */</span>
	<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_banks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap3_intc_resume_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Re-enable autoidle */</span>
	<span class="n">intc_bank_write_reg</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_banks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">INTC_SYSCONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">__exception_irq_entry</span> <span class="nf">omap3_intc_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base_addr</span> <span class="o">=</span> <span class="n">OMAP3_IRQ_BASE</span><span class="p">;</span>
	<span class="n">omap_intc_handle_irq</span><span class="p">(</span><span class="n">base_addr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_OMAP3 */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
