
*** Running vivado
    with args -log i2c_master_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_master_top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source i2c_master_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.977 ; gain = 0.023 ; free physical = 20559 ; free virtual = 27535
Command: link_design -top i2c_master_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.383 ; gain = 0.000 ; free physical = 20207 ; free virtual = 27184
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.973 ; gain = 0.000 ; free physical = 20113 ; free virtual = 27091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1872.754 ; gain = 86.812 ; free physical = 20086 ; free virtual = 27064

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d8a851b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2367.613 ; gain = 494.859 ; free physical = 19632 ; free virtual = 26632

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d8a851b5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.504 ; gain = 0.000 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d8a851b5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.504 ; gain = 0.000 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 100e6a424

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.504 ; gain = 0.000 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 100e6a424

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2684.520 ; gain = 32.016 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11d399369

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.520 ; gain = 32.016 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d399369

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.520 ; gain = 32.016 ; free physical = 19328 ; free virtual = 26330
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.520 ; gain = 0.000 ; free physical = 19328 ; free virtual = 26330
Ending Logic Optimization Task | Checksum: 11d399369

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.520 ; gain = 32.016 ; free physical = 19328 ; free virtual = 26330

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11d399369

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.520 ; gain = 0.000 ; free physical = 19327 ; free virtual = 26330

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d399369

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.520 ; gain = 0.000 ; free physical = 19327 ; free virtual = 26330

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.520 ; gain = 0.000 ; free physical = 19327 ; free virtual = 26330
Ending Netlist Obfuscation Task | Checksum: 11d399369

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.520 ; gain = 0.000 ; free physical = 19327 ; free virtual = 26330
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.520 ; gain = 898.578 ; free physical = 19327 ; free virtual = 26330
INFO: [runtcl-4] Executing : report_drc -file i2c_master_top_drc_opted.rpt -pb i2c_master_top_drc_opted.pb -rpx i2c_master_top_drc_opted.rpx
Command: report_drc -file i2c_master_top_drc_opted.rpt -pb i2c_master_top_drc_opted.pb -rpx i2c_master_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19300 ; free virtual = 26304
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 76875b5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19300 ; free virtual = 26304
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19300 ; free virtual = 26304

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c194b67d

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19280 ; free virtual = 26288

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18433ea75

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19280 ; free virtual = 26288

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18433ea75

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19280 ; free virtual = 26288
Phase 1 Placer Initialization | Checksum: 18433ea75

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19279 ; free virtual = 26287

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18433ea75

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19278 ; free virtual = 26286

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18433ea75

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19278 ; free virtual = 26286

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18433ea75

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19278 ; free virtual = 26286

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 13daf0adc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254
Phase 2 Global Placement | Checksum: 13daf0adc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13daf0adc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a65120f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 259889545

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 259889545

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19245 ; free virtual = 26254

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19241 ; free virtual = 26251

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19241 ; free virtual = 26251

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19241 ; free virtual = 26251
Phase 3 Detail Placement | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19241 ; free virtual = 26251

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250
Phase 4.3 Placer Reporting | Checksum: 127c3dea9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15a638ead

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250
Ending Placer Task | Checksum: 126ed71a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19240 ; free virtual = 26250
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file i2c_master_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19244 ; free virtual = 26254
INFO: [runtcl-4] Executing : report_utilization -file i2c_master_top_utilization_placed.rpt -pb i2c_master_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2c_master_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19237 ; free virtual = 26247
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19242 ; free virtual = 26253
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2724.539 ; gain = 0.000 ; free physical = 19241 ; free virtual = 26252
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2734.316 ; gain = 9.777 ; free physical = 19238 ; free virtual = 26250
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3ea59232 ConstDB: 0 ShapeSum: e847df6f RouteDB: 0
Post Restoration Checksum: NetGraph: 5820769c | NumContArr: 950285e4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1062d522d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.023 ; gain = 45.980 ; free physical = 19162 ; free virtual = 26165

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1062d522d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2860.023 ; gain = 77.980 ; free physical = 19130 ; free virtual = 26134

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1062d522d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2860.023 ; gain = 77.980 ; free physical = 19129 ; free virtual = 26134
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 272
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 272
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13d221f68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13d221f68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113
Phase 3 Initial Routing | Checksum: 44edcba5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19109 ; free virtual = 26114

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113
Phase 4 Rip-up And Reroute | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19109 ; free virtual = 26114
Phase 6 Post Hold Fix | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19109 ; free virtual = 26114

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0452521 %
  Global Horizontal Routing Utilization  = 0.0833333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19109 ; free virtual = 26114

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bceffb3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c5ae54bd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1adf00c57

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.312 ; gain = 98.270 ; free physical = 19108 ; free virtual = 26113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2880.312 ; gain = 145.996 ; free physical = 19108 ; free virtual = 26113
INFO: [runtcl-4] Executing : report_drc -file i2c_master_top_drc_routed.rpt -pb i2c_master_top_drc_routed.pb -rpx i2c_master_top_drc_routed.rpx
Command: report_drc -file i2c_master_top_drc_routed.rpt -pb i2c_master_top_drc_routed.pb -rpx i2c_master_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2c_master_top_methodology_drc_routed.rpt -pb i2c_master_top_methodology_drc_routed.pb -rpx i2c_master_top_methodology_drc_routed.rpx
Command: report_methodology -file i2c_master_top_methodology_drc_routed.rpt -pb i2c_master_top_methodology_drc_routed.pb -rpx i2c_master_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2c_master_top_power_routed.rpt -pb i2c_master_top_power_summary_routed.pb -rpx i2c_master_top_power_routed.rpx
Command: report_power -file i2c_master_top_power_routed.rpt -pb i2c_master_top_power_summary_routed.pb -rpx i2c_master_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file i2c_master_top_route_status.rpt -pb i2c_master_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_master_top_timing_summary_routed.rpt -pb i2c_master_top_timing_summary_routed.pb -rpx i2c_master_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2c_master_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2c_master_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file i2c_master_top_bus_skew_routed.rpt -pb i2c_master_top_bus_skew_routed.pb -rpx i2c_master_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2990.168 ; gain = 0.000 ; free physical = 19061 ; free virtual = 26069
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_master_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 21:24:07 2023...
