
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v' to AST representation.
Generating RTLIL representation for module `\eltwise_layer'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\eltwise_cu'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\input_logic'.
Generating RTLIL representation for module `\pe_array'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mul'.
Generating RTLIL representation for module `\seq_add'.
Generating RTLIL representation for module `\seq_sub'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2814: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2816: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2818: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub            
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   2 design levels: seq_sub             
root of   2 design levels: seq_add             
root of   2 design levels: seq_mul             
root of   3 design levels: processing_element  
root of   4 design levels: pe_array            
root of   0 design levels: input_logic         
root of   0 design levels: output_logic        
root of   5 design levels: eltwise_cu          
root of   0 design levels: ram                 
root of   6 design levels: eltwise_layer       
Automatically selected eltwise_layer as design top module.

2.2. Analyzing design hierarchy..
Top module:  \eltwise_layer
Used module:     \eltwise_cu
Used module:         \pe_array
Used module:             \processing_element
Used module:                 \seq_sub
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:                 \seq_add
Used module:                 \seq_mul
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \output_logic
Used module:         \input_logic
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \eltwise_layer
Used module:     \eltwise_cu
Used module:         \pe_array
Used module:             \processing_element
Used module:                 \seq_sub
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:                 \seq_add
Used module:                 \seq_mul
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \output_logic
Used module:         \input_logic
Used module:     \ram
Removed 0 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215 in module FPAddSub_AlignShift2.
Removed 2 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213 in module FPAddSub_AlignShift1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2589$208 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145 in module FPMult_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1777$144 in module seq_sub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143 in module seq_sub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1726$142 in module seq_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141 in module seq_add.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1679$140 in module seq_mul.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139 in module seq_mul.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1537$104 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1481$69 in module input_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63 in module input_logic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48 in module eltwise_cu.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19 in module eltwise_layer.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14 in module eltwise_layer.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13 in module eltwise_layer.
Removed a total of 5 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 60 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2773$237'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215'.
     1/9: $0\Lvl3[7:0] [7]
     2/9: $0\Lvl3[7:0] [5]
     3/9: $0\Lvl3[7:0] [6]
     4/9: $0\Lvl3[7:0] [4]
     5/9: $0\Lvl3[7:0] [3]
     6/9: $0\Lvl3[7:0] [2]
     7/9: $0\Lvl3[7:0] [1]
     8/9: $0\Lvl3[7:0] [0]
     9/9: $1\j[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213'.
     1/8: $0\Lvl2[7:0] [7:4]
     2/8: $0\Lvl2[7:0] [1]
     3/8: $0\Lvl2[7:0] [0]
     4/8: $0\Lvl2[7:0] [3]
     5/8: $0\Lvl2[7:0] [2]
     6/8: $3\i[31:0]
     7/8: $2\i[31:0]
     8/8: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2589$208'.
     1/1: $0\Lvl1[7:0]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
     1/4: $0\pipe_8[38:0]
     2/4: $0\pipe_5[35:0]
     3/4: $0\pipe_3[39:0]
     4/4: $0\pipe_1[53:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[55:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1777$144'.
     1/1: $0\sub_out_temp_reg[15:0]
Creating decoders for process `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1726$142'.
     1/1: $0\sum_out_temp_reg[15:0]
Creating decoders for process `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1679$140'.
     1/1: $0\mul_out_temp_reg[15:0]
Creating decoders for process `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1537$104'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1481$69'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
     1/3: $0\a_mem_access[0:0]
     2/3: $0\a_addr[9:0]
     3/3: $0\iterations[7:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
     1/4: $0\cnt[7:0]
     2/4: $0\c_data_available[0:0]
     3/4: $0\c_addr[9:0]
     4/4: $0\c_data_out[63:0]
Creating decoders for process `\eltwise_cu.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48'.
     1/2: $0\clk_cnt[31:0]
     2/2: $0\done_eltwise_op[0:0]
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
     1/12: $0\iterations[31:0]
     2/12: $0\validity_mask_b[3:0]
     3/12: $0\validity_mask_a[3:0]
     4/12: $0\address_mat_c[9:0]
     5/12: $0\address_mat_b[9:0]
     6/12: $0\address_mat_a[9:0]
     7/12: $0\state_apb[1:0]
     8/12: $0\reg_dummy[31:0]
     9/12: $0\clear_done_reg[0:0]
    10/12: $0\start_reg[0:0]
    11/12: $0\PREADY[0:0]
    12/12: $0\PRDATA[31:0]
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14'.
     1/2: $0\state[3:0]
     2/2: $0\start_eltwise_op[0:0]
Creating decoders for process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13'.
     1/55: $1\bram_rdata_ext[63:0]
     2/55: $1\bram_we_a_0_ext[3:0]
     3/55: $1\bram_wdata_a_0_ext[63:0]
     4/55: $1\bram_addr_a_0_ext[9:0]
     5/55: $1\bram_we_c_5_ext[3:0]
     6/55: $1\bram_wdata_c_5_ext[63:0]
     7/55: $1\bram_addr_c_5_ext[9:0]
     8/55: $1\bram_we_c_4_ext[3:0]
     9/55: $1\bram_wdata_c_4_ext[63:0]
    10/55: $1\bram_addr_c_4_ext[9:0]
    11/55: $1\bram_we_c_3_ext[3:0]
    12/55: $1\bram_wdata_c_3_ext[63:0]
    13/55: $1\bram_addr_c_3_ext[9:0]
    14/55: $1\bram_we_c_2_ext[3:0]
    15/55: $1\bram_wdata_c_2_ext[63:0]
    16/55: $1\bram_addr_c_2_ext[9:0]
    17/55: $1\bram_we_c_1_ext[3:0]
    18/55: $1\bram_wdata_c_1_ext[63:0]
    19/55: $1\bram_addr_c_1_ext[9:0]
    20/55: $1\bram_we_c_0_ext[3:0]
    21/55: $1\bram_wdata_c_0_ext[63:0]
    22/55: $1\bram_addr_c_0_ext[9:0]
    23/55: $1\bram_we_b_5_ext[3:0]
    24/55: $1\bram_wdata_b_5_ext[63:0]
    25/55: $1\bram_addr_b_5_ext[9:0]
    26/55: $1\bram_we_b_4_ext[3:0]
    27/55: $1\bram_wdata_b_4_ext[63:0]
    28/55: $1\bram_addr_b_4_ext[9:0]
    29/55: $1\bram_we_b_3_ext[3:0]
    30/55: $1\bram_wdata_b_3_ext[63:0]
    31/55: $1\bram_addr_b_3_ext[9:0]
    32/55: $1\bram_we_b_2_ext[3:0]
    33/55: $1\bram_wdata_b_2_ext[63:0]
    34/55: $1\bram_addr_b_2_ext[9:0]
    35/55: $1\bram_we_b_1_ext[3:0]
    36/55: $1\bram_wdata_b_1_ext[63:0]
    37/55: $1\bram_addr_b_1_ext[9:0]
    38/55: $1\bram_we_b_0_ext[3:0]
    39/55: $1\bram_wdata_b_0_ext[63:0]
    40/55: $1\bram_addr_b_0_ext[9:0]
    41/55: $1\bram_we_a_5_ext[3:0]
    42/55: $1\bram_wdata_a_5_ext[63:0]
    43/55: $1\bram_addr_a_5_ext[9:0]
    44/55: $1\bram_we_a_3_ext[3:0]
    45/55: $1\bram_wdata_a_3_ext[63:0]
    46/55: $1\bram_addr_a_3_ext[9:0]
    47/55: $1\bram_we_a_1_ext[3:0]
    48/55: $1\bram_wdata_a_1_ext[63:0]
    49/55: $1\bram_addr_a_1_ext[9:0]
    50/55: $1\bram_we_a_4_ext[3:0]
    51/55: $1\bram_wdata_a_4_ext[63:0]
    52/55: $1\bram_addr_a_4_ext[9:0]
    53/55: $1\bram_we_a_2_ext[3:0]
    54/55: $1\bram_wdata_a_2_ext[63:0]
    55/55: $1\bram_addr_a_2_ext[9:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240': $auto$proc_dlatch.cc:427:proc_dlatch$1512
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239': $auto$proc_dlatch.cc:427:proc_dlatch$1535
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239': $auto$proc_dlatch.cc:427:proc_dlatch$1552
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239': $auto$proc_dlatch.cc:427:proc_dlatch$1563
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239': $auto$proc_dlatch.cc:427:proc_dlatch$1572
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2773$237'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215': $auto$proc_dlatch.cc:427:proc_dlatch$1581
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213': $auto$proc_dlatch.cc:427:proc_dlatch$1626
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2589$208'.
No latch inferred for signal `\eltwise_layer.\bram_rdata_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13'.
Latch inferred for signal `\eltwise_layer.\bram_addr_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1637
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1648
Latch inferred for signal `\eltwise_layer.\bram_we_a_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1659
Latch inferred for signal `\eltwise_layer.\bram_addr_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1670
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1681
Latch inferred for signal `\eltwise_layer.\bram_we_a_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1692
Latch inferred for signal `\eltwise_layer.\bram_addr_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1703
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1714
Latch inferred for signal `\eltwise_layer.\bram_we_a_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1725
Latch inferred for signal `\eltwise_layer.\bram_addr_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1736
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1747
Latch inferred for signal `\eltwise_layer.\bram_we_a_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1758
Latch inferred for signal `\eltwise_layer.\bram_addr_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1769
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1780
Latch inferred for signal `\eltwise_layer.\bram_we_a_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1791
Latch inferred for signal `\eltwise_layer.\bram_addr_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1802
Latch inferred for signal `\eltwise_layer.\bram_wdata_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1813
Latch inferred for signal `\eltwise_layer.\bram_we_a_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1824
Latch inferred for signal `\eltwise_layer.\bram_addr_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1835
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1846
Latch inferred for signal `\eltwise_layer.\bram_we_b_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1857
Latch inferred for signal `\eltwise_layer.\bram_addr_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1868
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1879
Latch inferred for signal `\eltwise_layer.\bram_we_b_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1890
Latch inferred for signal `\eltwise_layer.\bram_addr_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1901
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1912
Latch inferred for signal `\eltwise_layer.\bram_we_b_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1923
Latch inferred for signal `\eltwise_layer.\bram_addr_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1934
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1945
Latch inferred for signal `\eltwise_layer.\bram_we_b_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1956
Latch inferred for signal `\eltwise_layer.\bram_addr_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1967
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1978
Latch inferred for signal `\eltwise_layer.\bram_we_b_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$1989
Latch inferred for signal `\eltwise_layer.\bram_addr_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2000
Latch inferred for signal `\eltwise_layer.\bram_wdata_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2011
Latch inferred for signal `\eltwise_layer.\bram_we_b_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2022
Latch inferred for signal `\eltwise_layer.\bram_addr_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2033
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2044
Latch inferred for signal `\eltwise_layer.\bram_we_c_0_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2055
Latch inferred for signal `\eltwise_layer.\bram_addr_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2066
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2077
Latch inferred for signal `\eltwise_layer.\bram_we_c_1_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2088
Latch inferred for signal `\eltwise_layer.\bram_addr_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2099
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2110
Latch inferred for signal `\eltwise_layer.\bram_we_c_2_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2121
Latch inferred for signal `\eltwise_layer.\bram_addr_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2132
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2143
Latch inferred for signal `\eltwise_layer.\bram_we_c_3_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2154
Latch inferred for signal `\eltwise_layer.\bram_addr_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2165
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2176
Latch inferred for signal `\eltwise_layer.\bram_we_c_4_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2187
Latch inferred for signal `\eltwise_layer.\bram_addr_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2198
Latch inferred for signal `\eltwise_layer.\bram_wdata_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2209
Latch inferred for signal `\eltwise_layer.\bram_we_c_5_ext' from process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13': $auto$proc_dlatch.cc:427:proc_dlatch$2220

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FPAddSub.\pipe_1' using process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_3' using process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_5' using process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `\FPAddSub.\pipe_8' using process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `\seq_sub.\sub_out_temp_reg' using process `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1777$144'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `\seq_sub.\a_flopped' using process `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `\seq_sub.\b_flopped' using process `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `\seq_add.\sum_out_temp_reg' using process `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1726$142'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `\seq_add.\a_flopped' using process `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `\seq_add.\b_flopped' using process `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `\seq_mul.\mul_out_temp_reg' using process `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1679$140'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `\seq_mul.\a_flopped' using process `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `\seq_mul.\b_flopped' using process `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `\input_logic.\b_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1537$104'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `\input_logic.\b_addr' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `\input_logic.\b_mem_access' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access_counter' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1481$69'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `\input_logic.\iterations' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `\input_logic.\a_addr' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `\input_logic.\a_mem_access' using process `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `\output_logic.\cnt' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `\eltwise_cu.\done_eltwise_op' using process `\eltwise_cu.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `\eltwise_cu.\clk_cnt' using process `\eltwise_cu.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `\eltwise_layer.\PRDATA' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `\eltwise_layer.\PREADY' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `\eltwise_layer.\start_reg' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `\eltwise_layer.\clear_done_reg' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `\eltwise_layer.\reg_dummy' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `\eltwise_layer.\state_apb' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_a' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_b' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `\eltwise_layer.\address_mat_c' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `\eltwise_layer.\validity_mask_a' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `\eltwise_layer.\validity_mask_b' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `\eltwise_layer.\iterations' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
  created $dff cell `$procdff$2263' with positive edge clock.
Creating register for signal `\eltwise_layer.\start_eltwise_op' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14'.
  created $dff cell `$procdff$2264' with positive edge clock.
Creating register for signal `\eltwise_layer.\state' using process `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14'.
  created $dff cell `$procdff$2265' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2824$240'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2809$239'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2773$237'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2659$215'.
Found and cleaned up 3 empty switches in `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2605$213'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2589$208'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2589$208'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
Removing empty process `FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2307$177'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
Removing empty process `FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1873$145'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1777$144'.
Removing empty process `seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1777$144'.
Found and cleaned up 1 empty switch in `\seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143'.
Removing empty process `seq_sub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1757$143'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1726$142'.
Removing empty process `seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1726$142'.
Found and cleaned up 1 empty switch in `\seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141'.
Removing empty process `seq_add.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1709$141'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1679$140'.
Removing empty process `seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1679$140'.
Found and cleaned up 1 empty switch in `\seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139'.
Removing empty process `seq_mul.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1662$139'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1537$104'.
Removing empty process `input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1537$104'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99'.
Removing empty process `input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1518$99'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1481$69'.
Removing empty process `input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1481$69'.
Found and cleaned up 2 empty switches in `\input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
Removing empty process `input_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1459$63'.
Found and cleaned up 2 empty switches in `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
Removing empty process `output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1376$56'.
Found and cleaned up 3 empty switches in `\eltwise_cu.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48'.
Removing empty process `eltwise_cu.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1249$48'.
Found and cleaned up 8 empty switches in `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:761$19'.
Found and cleaned up 5 empty switches in `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:702$14'.
Found and cleaned up 1 empty switch in `\eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13'.
Removing empty process `eltwise_layer.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:323$13'.
Cleaned up 42 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
<suppressed ~13 debug messages>
Optimizing module FPAddSub_AlignShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module seq_sub.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module processing_element.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module input_logic.
<suppressed ~10 debug messages>
Optimizing module output_logic.
Optimizing module eltwise_cu.
<suppressed ~3 debug messages>
Optimizing module ram.
Optimizing module eltwise_layer.
<suppressed ~298 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module seq_sub.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module processing_element.
Optimizing module pe_array.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module eltwise_cu.
Optimizing module ram.
Optimizing module eltwise_layer.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~96 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~75 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\input_logic'.
<suppressed ~21 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~3 debug messages>
Finding identical cells in module `\eltwise_cu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ram'.
Finding identical cells in module `\eltwise_layer'.
<suppressed ~366 debug messages>
Removed a total of 282 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$476.
    dead port 2/5 on $pmux $procmux$476.
    dead port 3/5 on $pmux $procmux$476.
    dead port 4/5 on $pmux $procmux$476.
    dead port 5/5 on $pmux $procmux$476.
    dead port 1/5 on $pmux $procmux$487.
    dead port 2/5 on $pmux $procmux$487.
    dead port 3/5 on $pmux $procmux$487.
    dead port 4/5 on $pmux $procmux$487.
    dead port 5/5 on $pmux $procmux$487.
    dead port 1/5 on $pmux $procmux$454.
    dead port 2/5 on $pmux $procmux$454.
    dead port 3/5 on $pmux $procmux$454.
    dead port 4/5 on $pmux $procmux$454.
    dead port 5/5 on $pmux $procmux$454.
    dead port 1/5 on $pmux $procmux$465.
    dead port 2/5 on $pmux $procmux$465.
    dead port 3/5 on $pmux $procmux$465.
    dead port 4/5 on $pmux $procmux$465.
    dead port 5/5 on $pmux $procmux$465.
    dead port 1/5 on $pmux $procmux$443.
    dead port 2/5 on $pmux $procmux$443.
    dead port 3/5 on $pmux $procmux$443.
    dead port 4/5 on $pmux $procmux$443.
    dead port 5/5 on $pmux $procmux$443.
    dead port 1/3 on $pmux $procmux$498.
    dead port 2/3 on $pmux $procmux$498.
    dead port 3/3 on $pmux $procmux$498.
    dead port 1/2 on $mux $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2599$212.
    dead port 2/2 on $mux $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2599$212.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2119$175: \PreShiftM -> { 1'0 \PreShiftM [6:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:2119$175: { 1'0 \PreShiftM [7:1] } -> { 2'01 \PreShiftM [6:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$643: \done_eltwise_op -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 30 multiplexer ports.
<suppressed ~115 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$394: $auto$opt_reduce.cc:134:opt_mux$2267
    New ctrl vector for $pmux cell $procmux$389: { }
    New ctrl vector for $pmux cell $procmux$384: { $procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$2269 }
    New ctrl vector for $pmux cell $procmux$381: $procmux$395_CMP
    New ctrl vector for $pmux cell $procmux$296: { $procmux$375_CMP $procmux$374_CMP $auto$opt_reduce.cc:134:opt_mux$2271 }
    New ctrl vector for $pmux cell $procmux$291: { $procmux$375_CMP $auto$opt_reduce.cc:134:opt_mux$2273 }
    New ctrl vector for $pmux cell $procmux$371: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$408: { $procmux$442_CMP $procmux$441_CMP $auto$opt_reduce.cc:134:opt_mux$2275 }
    New ctrl vector for $pmux cell $procmux$438: { }
    New ctrl vector for $pmux cell $procmux$398: { $procmux$442_CMP $auto$opt_reduce.cc:134:opt_mux$2277 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \seq_sub.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
    New ctrl vector for $mux cell $procmux$610: { }
  Optimizing cells in module \output_logic.
  Optimizing cells in module \eltwise_cu.
    New ctrl vector for $mux cell $procmux$643: { }
    New ctrl vector for $mux cell $procmux$634: { }
    New ctrl vector for $mux cell $procmux$637: { }
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \ram.
  Optimizing cells in module \eltwise_layer.
    New ctrl vector for $pmux cell $procmux$754: $auto$opt_reduce.cc:134:opt_mux$2279
  Optimizing cells in module \eltwise_layer.
Performed a total of 15 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\seq_sub'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\eltwise_layer'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$1626 ($dlatch) from module FPAddSub_AlignShift1.
Adding SRST signal on $procdff$2221 ($dff) from module FPAddSub (D = { \Opout_0 \Aout_0 \Bout_0 \Sa_0 \Sb_0 \ShiftDet_0 \InputExc_0 }, Q = \pipe_1, rval = 54'000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2222 ($dff) from module FPAddSub (D = { \pipe_1 [53] \pipe_1 [22:21] \MaxAB_1 \CExp_1 \Shift_1 \Mmax_1 \pipe_1 [4:0] \MminS_2 }, Q = \pipe_3, rval = 40'0000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2223 ($dff) from module FPAddSub (D = { \pipe_3 [39] \PSgn_4 \Opr_4 \pipe_3 [38:28] \pipe_3 [12:8] \Sum_4 }, Q = \pipe_5, rval = 36'000000000000000000000000000000000000).
Adding SRST signal on $procdff$2224 ($dff) from module FPAddSub (D = { \FG_8 \pipe_5 [35:34] \pipe_5 [32:17] \NormM_8 \NormE_8 \ZeroSum_8 \NegE_8 \R_8 \S_8 }, Q = \pipe_8, rval = 39'000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2225 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$2226 ($dff) from module FPMult_16 (D = { \pipe_0 [22:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [54:0], rval = 55'0000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2227 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$2228 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$2229 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Adding SRST signal on $procdff$2230 ($dff) from module seq_sub (D = \sub_out_temp, Q = \sub_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2231 ($dff) from module seq_sub (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2232 ($dff) from module seq_sub (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2233 ($dff) from module seq_add (D = \sum_out_temp, Q = \sum_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2234 ($dff) from module seq_add (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2235 ($dff) from module seq_add (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2236 ($dff) from module seq_mul (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2237 ($dff) from module seq_mul (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2238 ($dff) from module seq_mul (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding EN signal on $procdff$2240 ($dff) from module input_logic (D = $procmux$586_Y, Q = \b_addr).
Adding SRST signal on $procdff$2241 ($dff) from module input_logic (D = $procmux$578_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2302 ($sdff) from module input_logic (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$2242 ($dff) from module input_logic (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1486$73_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$2245 ($dff) from module input_logic (D = $procmux$594_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2309 ($sdff) from module input_logic (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$2243 ($dff) from module input_logic (D = $procmux$604_Y, Q = \iterations, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2311 ($sdff) from module input_logic (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1473$68_Y [7:0], Q = \iterations).
Adding SRST signal on $procdff$2239 ($dff) from module input_logic (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v:1542$108_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$2244 ($dff) from module input_logic (D = $procmux$602_Y, Q = \a_addr).
Adding SRST signal on $procdff$2249 ($dff) from module output_logic (D = $procmux$610_Y, Q = \cnt, rval = 8'00000000).
Adding SRST signal on $procdff$2248 ($dff) from module output_logic (D = $procmux$616_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2322 ($sdff) from module output_logic (D = 1'1, Q = \c_data_available).
Adding SRST signal on $procdff$2246 ($dff) from module output_logic (D = $procmux$628_Y, Q = \c_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2324 ($sdff) from module output_logic (D = { \out3 \out2 \out1 \out0 }, Q = \c_data_out).
Adding EN signal on $procdff$2247 ($dff) from module output_logic (D = $procmux$625_Y, Q = \c_addr).
Adding SRST signal on $procdff$2250 ($dff) from module eltwise_cu (D = $procmux$646_Y, Q = \done_eltwise_op, rval = 1'0).
Adding SRST signal on $procdff$2251 ($dff) from module eltwise_cu (D = $procmux$637_Y, Q = \clk_cnt, rval = 0).
Adding SRST signal on $procdff$2265 ($dff) from module eltwise_layer (D = $procmux$838_Y, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2331 ($sdff) from module eltwise_layer (D = $procmux$838_Y, Q = \state).
Adding SRST signal on $procdff$2264 ($dff) from module eltwise_layer (D = $procmux$856_Y, Q = \start_eltwise_op, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2335 ($sdff) from module eltwise_layer (D = $procmux$856_Y, Q = \start_eltwise_op).
Adding EN signal on $procdff$2263 ($dff) from module eltwise_layer (D = \PWDATA, Q = \iterations).
Adding SRST signal on $procdff$2262 ($dff) from module eltwise_layer (D = $procmux$671_Y, Q = \validity_mask_b, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$2346 ($sdff) from module eltwise_layer (D = \PWDATA [3:0], Q = \validity_mask_b).
Adding SRST signal on $procdff$2261 ($dff) from module eltwise_layer (D = $procmux$685_Y, Q = \validity_mask_a, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$2350 ($sdff) from module eltwise_layer (D = \PWDATA [3:0], Q = \validity_mask_a).
Adding SRST signal on $procdff$2260 ($dff) from module eltwise_layer (D = $procmux$700_Y, Q = \address_mat_c, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2354 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_c).
Adding SRST signal on $procdff$2259 ($dff) from module eltwise_layer (D = $procmux$716_Y, Q = \address_mat_b, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2358 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_b).
Adding SRST signal on $procdff$2258 ($dff) from module eltwise_layer (D = $procmux$733_Y, Q = \address_mat_a, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2362 ($sdff) from module eltwise_layer (D = \PWDATA [9:0], Q = \address_mat_a).
Adding SRST signal on $procdff$2257 ($dff) from module eltwise_layer (D = $procmux$744_Y, Q = \state_apb, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2366 ($sdff) from module eltwise_layer (D = $procmux$742_Y, Q = \state_apb).
Adding EN signal on $procdff$2256 ($dff) from module eltwise_layer (D = \PWDATA, Q = \reg_dummy).
Adding EN signal on $procdff$2255 ($dff) from module eltwise_layer (D = \PWDATA [31], Q = \clear_done_reg).
Adding EN signal on $procdff$2254 ($dff) from module eltwise_layer (D = \PWDATA [0], Q = \start_reg).
Adding SRST signal on $procdff$2253 ($dff) from module eltwise_layer (D = $procmux$808_Y, Q = \PREADY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2381 ($sdff) from module eltwise_layer (D = $procmux$808_Y, Q = \PREADY).
Adding SRST signal on $procdff$2252 ($dff) from module eltwise_layer (D = $procmux$829_Y, Q = \PRDATA, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2391 ($sdff) from module eltwise_layer (D = $procmux$829_Y, Q = \PRDATA).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \seq_sub..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \eltwise_layer..
Removed 110 unused cells and 1112 unused wires.
<suppressed ~143 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
<suppressed ~4 debug messages>
Optimizing module input_logic.
<suppressed ~2 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \eltwise_layer.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\eltwise_layer'.
<suppressed ~6 debug messages>
Finding identical cells in module `\input_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \eltwise_layer..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_cu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \eltwise_layer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \input_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pe_array..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_add..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \eltwise_cu.
  Optimizing cells in module \eltwise_layer.
  Optimizing cells in module \input_logic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pe_array.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_add.
  Optimizing cells in module \seq_mul.
  Optimizing cells in module \seq_sub.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\eltwise_cu'.
Finding identical cells in module `\eltwise_layer'.
Finding identical cells in module `\input_logic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pe_array'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_add'.
Finding identical cells in module `\seq_mul'.
Finding identical cells in module `\seq_sub'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \eltwise_cu..
Finding unused cells or wires in module \eltwise_layer..
Finding unused cells or wires in module \input_logic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pe_array..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_add..
Finding unused cells or wires in module \seq_mul..
Finding unused cells or wires in module \seq_sub..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module eltwise_cu.
Optimizing module eltwise_layer.
Optimizing module input_logic.
Optimizing module output_logic.
Optimizing module pe_array.
Optimizing module processing_element.
Optimizing module ram.
Optimizing module seq_add.
Optimizing module seq_mul.
Optimizing module seq_sub.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            611
   Number of public wires:          45
   Number of public wire bits:     611
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                           4
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             77
   Number of public wires:           8
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:           9
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $mux                            1
     $not                            1
     $pmux                           5
     $reduce_or                      1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             48
   Number of public wires:           5
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $eq                             3
     $logic_not                      1
     $pmux                           8
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             81
   Number of public wires:          10
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                         3
     $eq                             6
     $logic_not                      2
     $mux                            2
     $not                            3
     $pmux                          18
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             71
   Number of public wires:          13
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            307
   Number of public wires:          16
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            133
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                           5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                            3

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== eltwise_cu ===

   Number of wires:                 39
   Number of wire bits:            600
   Number of public wires:          33
   Number of public wire bits:     532
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            2
     $eq                             1
     $logic_or                       1
     $mux                            1
     $not                            1
     $sdff                           2
     input_logic                     1
     output_logic                    1
     pe_array                        1

=== eltwise_layer ===

   Number of wires:                285
   Number of wire bits:           6066
   Number of public wires:         210
   Number of public wire bits:    5885
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $dffe                           4
     $dlatch                        54
     $eq                            29
     $logic_and                      4
     $logic_not                      4
     $mux                           20
     $ne                             3
     $not                            3
     $or                             5
     $pmux                           6
     $reduce_and                    12
     $reduce_bool                    4
     $reduce_or                      1
     $sdffe                         10
     eltwise_cu                      6
     ram                            18

=== input_logic ===

   Number of wires:                 82
   Number of wire bits:            733
   Number of public wires:          27
   Number of public wire bits:     367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     $add                            5
     $and                           16
     $dffe                           2
     $eq                             8
     $ge                             2
     $le                             1
     $logic_and                      8
     $logic_or                       7
     $mux                            6
     $not                           10
     $reduce_bool                    1
     $reduce_or                      1
     $sdff                           2
     $sdffe                          2

=== output_logic ===

   Number of wires:                 21
   Number of wire bits:            249
   Number of public wires:          13
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                            2
     $dffe                           1
     $gt                             1
     $mux                            2
     $not                            1
     $or                             1
     $reduce_bool                    1
     $sdff                           1
     $sdffe                          2

=== pe_array ===

   Number of wires:                 17
   Number of wire bits:            198
   Number of public wires:          17
   Number of public wire bits:     198
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $or                             1
     processing_element              4

=== processing_element ===

   Number of wires:                 12
   Number of wire bits:            118
   Number of public wires:           9
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $logic_not                      1
     $mux                            2
     seq_add                         1
     seq_mul                         1
     seq_sub                         1

=== ram ===

   Number of wires:                 11
   Number of wire bits:            287
   Number of public wires:          11
   Number of public wire bits:     287
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $reduce_or                      2
     dual_port_ram                   1

=== seq_add ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                           3
     FPAddSub                        1

=== seq_mul ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                           3
     FPMult_16                       1

=== seq_sub ===

   Number of wires:                  9
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdff                           3
     FPAddSub                        1

=== design hierarchy ===

   eltwise_layer                     1
     eltwise_cu                      6
       input_logic                   1
       output_logic                  1
       pe_array                      1
         processing_element          4
           seq_add                   1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
           seq_mul                   1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
           seq_sub                   1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
     ram                            18

   Number of wires:              15621
   Number of wire bits:         135912
   Number of public wires:       10740
   Number of public wire bits:  110759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9261
     $add                          486
     $and                         1080
     $dffe                          22
     $dlatch                       198
     $eq                           539
     $ge                            12
     $gt                             6
     $le                             6
     $logic_and                     52
     $logic_not                    412
     $logic_or                      48
     $lt                            48
     $mul                           24
     $mux                         1562
     $ne                             3
     $not                          555
     $or                           737
     $pmux                        1494
     $reduce_and                   204
     $reduce_bool                   16
     $reduce_or                    763
     $sdff                         558
     $sdffe                         34
     $sub                          168
     $xor                          216
     dual_port_ram                  18

Warnings: 2 unique messages, 96 total
End of script. Logfile hash: 0dec394409, CPU: user 0.82s system 0.00s, MEM: 24.80 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 2x read_verilog (0 sec), 17% 5x opt_expr (0 sec), ...
