
*** Running vivado
    with args -log RealFFT_hls_real2xfft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RealFFT_hls_real2xfft_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RealFFT_hls_real2xfft_0_0.tcl -notrace
Command: synth_design -top RealFFT_hls_real2xfft_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1257.031 ; gain = 81.996 ; free physical = 108 ; free virtual = 3783
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RealFFT_hls_real2xfft_0_0' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/synth/RealFFT_hls_real2xfft_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_top' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft.v:12]
INFO: [Synth 8-638] synthesizing module 'Loop_sliding_win_del' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_del.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_del.v:79]
INFO: [Synth 8-638] synthesizing module 'Loop_sliding_win_bkb' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Loop_sliding_win_bkb_core' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Loop_sliding_win_bkb_core' (1#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'Loop_sliding_win_bkb' (2#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:52]
INFO: [Synth 8-256] done synthesizing module 'Loop_sliding_win_del' (3#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_del.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_sliding_win_out' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:86]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_014_0_i_1_reg_118_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:231]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_014_0_i_reg_108_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:232]
INFO: [Synth 8-256] done synthesizing module 'Loop_sliding_win_out' (4#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:10]
INFO: [Synth 8-638] synthesizing module 'window_fn' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn.v:72]
INFO: [Synth 8-638] synthesizing module 'window_fn_coeff_tcud' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tcud.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'window_fn_coeff_tcud_rom' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tcud.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './window_fn_coeff_tcud_rom.dat' is read successfully [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'window_fn_coeff_tcud_rom' (5#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'window_fn_coeff_tcud' (6#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tcud.v:43]
INFO: [Synth 8-638] synthesizing module 'window_fn_coeff_tdEe' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tdEe.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'window_fn_coeff_tdEe_rom' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tdEe.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './window_fn_coeff_tdEe_rom.dat' is read successfully [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tdEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'window_fn_coeff_tdEe_rom' (7#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'window_fn_coeff_tdEe' (8#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn_coeff_tdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_muleOg' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_muleOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_muleOg_DSP48_0' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_muleOg.v:4]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_muleOg_DSP48_0' (9#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_muleOg.v:4]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_muleOg' (10#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_muleOg.v:30]
INFO: [Synth 8-256] done synthesizing module 'window_fn' (11#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/window_fn.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_real2xfft_outpu' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_real2xfft_outpu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_real2xfft_outpu.v:57]
INFO: [Synth 8-256] done synthesizing module 'Loop_real2xfft_outpu' (12#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_real2xfft_outpu.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d256_A' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d256_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d256_A' (13#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d256_A.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d512_A' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d512_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d512_A' (14#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d512_A.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_slfYi' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_slfYi.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_slfYi_shiftReg' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_slfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_slfYi_shiftReg' (17#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_slfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_slfYi' (18#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_slfYi.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_window_g8j' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_window_g8j.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_window_g8j_shiftReg' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_window_g8j.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_window_g8j_shiftReg' (19#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_window_g8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_window_g8j' (20#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_window_g8j.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_rehbi' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_rehbi.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_rehbi_shiftReg' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_rehbi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_rehbi_shiftReg' (21#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_rehbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_rehbi' (22#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/start_for_Loop_rehbi.v:45]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft' (23#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft.v:12]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_m_axis_dout_if' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_m_axis_dout_if.v:11]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_m_axis_dout_reg_slice' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_m_axis_dout_if.v:66]
	Parameter N bound to: 33 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_m_axis_dout_reg_slice' (24#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_m_axis_dout_if.v:66]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_m_axis_dout_if' (25#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_m_axis_dout_if.v:11]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_s_axis_din_if' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:11]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_s_axis_din_reg_slice' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:168]
	Parameter N bound to: 16 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_s_axis_din_reg_slice' (26#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:168]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_s_axis_din_fifo' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:93]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_s_axis_din_fifo' (27#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_s_axis_din_if' (28#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:11]
INFO: [Synth 8-638] synthesizing module 'hls_real2xfft_ap_rst_if' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_ap_rst_if' (29#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'hls_real2xfft_top' (30#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'RealFFT_hls_real2xfft_0_0' (31#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/synth/RealFFT_hls_real2xfft_0_0.v:57]
WARNING: [Synth 8-3331] design hls_real2xfft_muleOg_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design window_fn_coeff_tdEe has unconnected port reset
WARNING: [Synth 8-3331] design window_fn_coeff_tcud has unconnected port reset
WARNING: [Synth 8-3331] design Loop_sliding_win_bkb has unconnected port reset
WARNING: [Synth 8-3331] design Loop_sliding_win_bkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.562 ; gain = 137.527 ; free physical = 152 ; free virtual = 3763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.562 ; gain = 137.527 ; free physical = 182 ; free virtual = 3793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/constraints/hls_real2xfft_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/constraints/hls_real2xfft_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.runs/RealFFT_hls_real2xfft_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.runs/RealFFT_hls_real2xfft_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1680.578 ; gain = 3.000 ; free physical = 159 ; free virtual = 3350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:45 . Memory (MB): peak = 1680.578 ; gain = 505.543 ; free physical = 195 ; free virtual = 3450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:45 . Memory (MB): peak = 1680.578 ; gain = 505.543 ; free physical = 194 ; free virtual = 3450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.runs/RealFFT_hls_real2xfft_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:45 . Memory (MB): peak = 1680.578 ; gain = 505.543 ; free physical = 194 ; free virtual = 3450
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[0] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[1] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[2] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[3] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[4] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[5] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[6] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[7] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[8] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[9] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[10] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[11] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[12] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[13] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[14] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[15] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[16] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[17] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[18] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[19] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[20] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[21] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[22] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[23] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[24] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[25] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[26] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[27] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[28] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[29] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[30] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[31] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[32] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[33] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[34] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[35] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[36] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[37] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[38] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[39] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[40] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[41] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[42] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[43] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[44] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[45] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[46] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[47] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[48] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[49] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[50] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[51] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[52] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[53] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[54] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[55] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[56] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[57] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[58] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[59] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[60] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[61] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[62] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[63] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[64] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[65] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[66] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[67] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[68] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[69] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[70] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[71] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[72] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[73] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[74] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[75] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[76] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[77] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[78] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[79] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[80] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[81] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[82] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[83] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[84] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[85] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[86] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[87] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[88] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[89] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[90] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[91] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[92] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[93] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[94] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[95] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[96] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
WARNING: [Synth 8-6014] Unused sequential element ShiftRegMem_reg[97] was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_bkb.v:43]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond51_i_i_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_reg_166_reg[0:0]' into 'tmp_4_reg_170_reg[0:0]' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/Loop_sliding_win_out.v:242]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_last_V_fu_114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d256_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/fifo_w16_d512_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ipshared/22c3/hdl/verilog/hls_real2xfft_s_axis_din_if.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:50 . Memory (MB): peak = 1680.578 ; gain = 505.543 ; free physical = 161 ; free virtual = 3432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 21    
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 65    
+---RAMs : 
	               8K Bit         RAMs := 2     
	               4K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 77    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Loop_sliding_win_del 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Loop_sliding_win_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module window_fn_coeff_tcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module window_fn_coeff_tdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module hls_real2xfft_muleOg_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module window_fn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Loop_real2xfft_outpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d256_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d512_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Loop_slfYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_slfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_window_g8j_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_window_g8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_rehbi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_rehbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hls_real2xfft_m_axis_dout_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hls_real2xfft_s_axis_din_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module hls_real2xfft_s_axis_din_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "hls_real2xfft_U/Loop_sliding_win_del_U0/exitcond51_i_i_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hls_real2xfft_U/Loop_real2xfft_outpu_U0/tmp_last_V_fu_114_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: register hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/a_reg_reg is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: register hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: operator hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U13/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: register hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/a_reg_reg is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: register hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
DSP Report: operator hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg0 is absorbed into DSP hls_real2xfft_U/window_fn_U0/hls_real2xfft_muleOg_U14/hls_real2xfft_muleOg_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_real2xfft_U/window_fn_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_real2xfft_U/Loop_sliding_win_out_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_real2xfft_U/Loop_real2xfft_outpu_U0/i1_reg_96_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_real2xfft_U/Loop_real2xfft_outpu_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_real2xfft_U/Loop_sliding_win_del_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_sliding_win_del_U0/ap_done_reg_reg) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_sliding_win_out_U0/ap_done_reg_reg) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_sliding_win_out_U0/ap_reg_pp0_iter1_exitcond_i_reg_179_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/ap_done_reg_reg) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/ap_reg_pp0_iter1_tmp_reg_225_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/ap_reg_pp0_iter2_tmp_reg_225_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/ap_reg_pp0_iter3_tmp_reg_225_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/ap_reg_pp0_iter4_tmp_reg_225_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[14]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[13]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[12]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[11]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[10]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[9]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[8]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[7]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[6]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[5]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[4]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[3]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[2]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[1]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_s_reg_269_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[14]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[13]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[12]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[11]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[10]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[9]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[8]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[7]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[6]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[5]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[4]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[3]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[2]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[1]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/p_Val2_1_reg_274_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_real2xfft_outpu_U0/ap_done_reg_reg) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_real2xfft_outpu_U0/i1_reg_96_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_Loop_slfYi_U/U_start_for_Loop_slfYi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_Loop_slfYi_U/U_start_for_Loop_slfYi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_window_g8j_U/U_start_for_window_g8j_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_window_g8j_U/U_start_for_window_g8j_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_Loop_rehbi_U/U_start_for_Loop_rehbi_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/start_for_Loop_rehbi_U/U_start_for_Loop_rehbi_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module hls_real2xfft_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:00 . Memory (MB): peak = 1680.578 ; gain = 505.543 ; free physical = 119 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                                    | Depth x Width | Implemented As | 
+-------------------------+-------------------------------------------------------------------------------+---------------+----------------+
|window_fn_coeff_tcud_rom | q0_reg                                                                        | 512x15        | Block RAM      | 
|window_fn_coeff_tdEe_rom | q0_reg                                                                        | 512x15        | Block RAM      | 
|hls_real2xfft_top        | hls_real2xfft_U/window_fn_U0/coeff_tab1_0_U/window_fn_coeff_tcud_rom_U/q0_reg | 512x15        | Block RAM      | 
|hls_real2xfft_top        | hls_real2xfft_U/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_tdEe_rom_U/q0_reg | 512x15        | Block RAM      | 
+-------------------------+-------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d256_A: | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d256_A: | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d512_A: | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d512_A: | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_real2xfft_top | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|hls_real2xfft_top | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:02:19 . Memory (MB): peak = 1685.578 ; gain = 510.543 ; free physical = 417 ; free virtual = 3869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:02:22 . Memory (MB): peak = 1726.852 ; gain = 551.816 ; free physical = 363 ; free virtual = 3832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d256_A: | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d256_A: | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d512_A: | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d512_A: | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_sliding_win_out_U0/tmp_5_reg_174_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/Loop_sliding_win_out_U0/i2_0_i1_reg_94_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/tmp_3_reg_220_reg[0]) is unused and will be removed from module hls_real2xfft_top.
WARNING: [Synth 8-3332] Sequential element (hls_real2xfft_U/window_fn_U0/i9_reg_114_reg[0]) is unused and will be removed from module hls_real2xfft_top.
INFO: [Synth 8-4480] The timing for the instance inst/hls_real2xfft_U/delayed_i_0_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_real2xfft_U/delayed_i_1_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_real2xfft_U/nodelay_i_0_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/hls_real2xfft_U/nodelay_i_1_channel_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:02:25 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 364 ; free virtual = 3836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 364 ; free virtual = 3836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 364 ; free virtual = 3836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 363 ; free virtual = 3836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:02:26 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 363 ; free virtual = 3836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:27 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 363 ; free virtual = 3836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:27 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 363 ; free virtual = 3836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_real2xfft_top | hls_real2xfft_U/Loop_sliding_win_del_U0/delay_line_Array_V_U/Loop_sliding_win_bkb_core_U/ShiftRegMem_reg[511][15] | 512    | 16    | NO           | NO                 | YES               | 0      | 256     | 
+------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name               | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[511]   | 512    | 16         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__1     | SRL_SIG_reg[2]         | 4      | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | gen_sr[15].mem_reg[15] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    10|
|2     |DSP48E1    |     2|
|3     |LUT1       |    19|
|4     |LUT2       |    62|
|5     |LUT3       |   135|
|6     |LUT4       |   112|
|7     |LUT5       |   106|
|8     |LUT6       |   120|
|9     |RAMB18E1   |     4|
|10    |RAMB18E1_3 |     1|
|11    |RAMB18E1_4 |     1|
|12    |SRL16E     |    80|
|13    |SRLC32E    |   256|
|14    |FDCE       |     1|
|15    |FDPE       |     5|
|16    |FDRE       |   573|
|17    |FDSE       |    24|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+------------------------------------+------+
|      |Instance                                 |Module                              |Cells |
+------+-----------------------------------------+------------------------------------+------+
|1     |top                                      |                                    |  1511|
|2     |  inst                                   |hls_real2xfft_top                   |  1511|
|3     |    hls_real2xfft_U                      |hls_real2xfft                       |  1317|
|4     |      Loop_real2xfft_outpu_U0            |Loop_real2xfft_outpu                |    27|
|5     |      Loop_sliding_win_del_U0            |Loop_sliding_win_del                |   365|
|6     |        delay_line_Array_V_U             |Loop_sliding_win_bkb                |   275|
|7     |          Loop_sliding_win_bkb_core_U    |Loop_sliding_win_bkb_core           |   275|
|8     |      Loop_sliding_win_out_U0            |Loop_sliding_win_out                |   103|
|9     |      data2window_0_channe_U             |fifo_w16_d2_A                       |    27|
|10    |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_9            |    18|
|11    |      data2window_1_channe_U             |fifo_w16_d2_A_0                     |    27|
|12    |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_8            |    18|
|13    |      delayed_i_0_channel_U              |fifo_w16_d256_A                     |   116|
|14    |      delayed_i_1_channel_U              |fifo_w16_d256_A_1                   |   116|
|15    |      nodelay_i_0_channel_U              |fifo_w16_d512_A                     |   146|
|16    |      nodelay_i_1_channel_U              |fifo_w16_d512_A_2                   |   147|
|17    |      start_for_Loop_rehbi_U             |start_for_Loop_rehbi                |    11|
|18    |      start_for_Loop_slfYi_U             |start_for_Loop_slfYi                |    10|
|19    |      start_for_window_g8j_U             |start_for_window_g8j                |    10|
|20    |      window_fn_U0                       |window_fn                           |   154|
|21    |        coeff_tab1_0_U                   |window_fn_coeff_tcud                |     2|
|22    |          window_fn_coeff_tcud_rom_U     |window_fn_coeff_tcud_rom            |     2|
|23    |        coeff_tab1_1_U                   |window_fn_coeff_tdEe                |    10|
|24    |          window_fn_coeff_tdEe_rom_U     |window_fn_coeff_tdEe_rom            |    10|
|25    |        hls_real2xfft_muleOg_U13         |hls_real2xfft_muleOg                |     1|
|26    |          hls_real2xfft_muleOg_DSP48_0_U |hls_real2xfft_muleOg_DSP48_0_7      |     1|
|27    |        hls_real2xfft_muleOg_U14         |hls_real2xfft_muleOg_6              |     3|
|28    |          hls_real2xfft_muleOg_DSP48_0_U |hls_real2xfft_muleOg_DSP48_0        |     3|
|29    |      windowed_0_channel_U               |fifo_w16_d2_A_3                     |    30|
|30    |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_5            |    18|
|31    |      windowed_1_channel_U               |fifo_w16_d2_A_4                     |    28|
|32    |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg              |    18|
|33    |    hls_real2xfft_m_axis_dout_if_U       |hls_real2xfft_m_axis_dout_if        |   106|
|34    |      rs                                 |hls_real2xfft_m_axis_dout_reg_slice |   106|
|35    |    hls_real2xfft_s_axis_din_if_U        |hls_real2xfft_s_axis_din_if         |    88|
|36    |      din_V_V_fifo                       |hls_real2xfft_s_axis_din_fifo       |    31|
|37    |      rs                                 |hls_real2xfft_s_axis_din_reg_slice  |    57|
+------+-----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:27 . Memory (MB): peak = 1745.578 ; gain = 570.543 ; free physical = 362 ; free virtual = 3836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 603 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1745.578 ; gain = 202.527 ; free physical = 436 ; free virtual = 3909
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:27 . Memory (MB): peak = 1745.586 ; gain = 570.543 ; free physical = 436 ; free virtual = 3909
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:30 . Memory (MB): peak = 1745.586 ; gain = 583.926 ; free physical = 436 ; free virtual = 3918
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.runs/RealFFT_hls_real2xfft_0_0_synth_1/RealFFT_hls_real2xfft_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/ip/RealFFT_hls_real2xfft_0_0/RealFFT_hls_real2xfft_0_0.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.runs/RealFFT_hls_real2xfft_0_0_synth_1/RealFFT_hls_real2xfft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RealFFT_hls_real2xfft_0_0_utilization_synth.rpt -pb RealFFT_hls_real2xfft_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1769.590 ; gain = 0.000 ; free physical = 433 ; free virtual = 3918
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 02:13:43 2019...
