

================================================================
== Vivado HLS Report for 'ConvolutionInputGene_1'
================================================================
* Date:           Mon Mar  1 01:06:23 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_ConvolutionInputGenerator_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.028 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24591|    24591| 0.246 ms | 0.246 ms |  24591|  24591|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    24589|    24589|         3|          1|          1|  24588|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1063|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|      64|     48|    -|
|Multiplexer      |        -|      -|       -|    240|    -|
|Register         |        -|      -|     381|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     445|   1372|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |ConvolutionInputGfYi_U1  |ConvolutionInputGfYi  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inputBuf_0_V_U  |ConvolutionInputGbkb  |        0|  16|  12|    0|    96|    8|     1|          768|
    |inputBuf_1_V_U  |ConvolutionInputGbkb  |        0|  16|  12|    0|    96|    8|     1|          768|
    |inputBuf_2_V_U  |ConvolutionInputGbkb  |        0|  16|  12|    0|    96|    8|     1|          768|
    |inputBuf_3_V_U  |ConvolutionInputGbkb  |        0|  16|  12|    0|    96|    8|     1|          768|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                      |        0|  64|  48|    0|   384|   32|     4|         3072|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln196_fu_382_p2                |     +    |      0|  0|  21|          15|           1|
    |add_ln203_fu_736_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln206_fu_752_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln210_fu_772_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln215_fu_429_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln219_1_fu_457_p2              |     +    |      0|  0|   2|          32|          32|
    |add_ln219_fu_439_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln220_1_fu_463_p2              |     +    |      0|  0|   2|           1|           2|
    |add_ln220_fu_469_p2                |     +    |      0|  0|   2|           2|           2|
    |add_ln222_fu_475_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln225_fu_492_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln231_fu_523_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln234_fu_543_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln255_1_fu_627_p2              |     +    |      0|  0|  15|           6|           1|
    |add_ln255_fu_633_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln262_fu_699_p2                |     +    |      0|  0|  39|          32|           1|
    |grp_fu_338_p2                      |     +    |      0|  0|  39|          32|           1|
    |sub_ln219_fu_451_p2                |     -    |      0|  0|   2|          32|          32|
    |and_ln244_fu_606_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_249                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_694                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_700                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_704                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_708                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op121_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op123_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op125_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op154_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op194_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_load_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln196_fu_376_p2               |   icmp   |      0|  0|  13|          15|          14|
    |icmp_ln198_fu_398_p2               |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln204_fu_350_p2               |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln207_fu_758_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln214_fu_407_p2               |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln223_fu_481_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln226_fu_498_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln229_fu_509_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln232_fu_529_p2               |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln235_fu_549_p2               |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln244_1_fu_600_p2             |   icmp   |      0|  0|  18|          27|           1|
    |icmp_ln244_fu_584_p2               |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln251_fu_344_p2               |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln256_fu_639_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln263_fu_705_p2               |   icmp   |      0|  0|  18|          32|          10|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |select_ln207_fu_764_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln235_1_fu_563_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln235_fu_555_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln251_1_fu_661_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln251_2_fu_669_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln251_fu_653_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln256_fu_645_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln263_fu_711_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1063|         905|         335|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |count_simd_1_0_fu_106         |   9|          2|   32|         64|
    |counter_internal_blo_fu_122   |   9|          2|   32|         64|
    |current_block_write_s_fu_114  |  15|          3|   32|         96|
    |current_line_1_0_fu_118       |  15|          3|   32|         96|
    |i_0_0_reg_279                 |   9|          2|   15|         30|
    |in_V_V_TDATA_blk_n            |   9|          2|    1|          2|
    |inp_15_0_fu_98                |  15|          3|   32|         96|
    |inputBuf_0_V_address1         |  15|          3|    7|         21|
    |inputBuf_1_V_address1         |  15|          3|    7|         21|
    |inputBuf_2_V_address1         |  15|          3|    7|         21|
    |inputBuf_3_V_address1         |  15|          3|    7|         21|
    |k_x_1_0_fu_102                |   9|          2|   32|         64|
    |k_y_1_0_fu_94                 |   9|          2|   32|         64|
    |ofm_x_1_0_fu_90               |   9|          2|   32|         64|
    |ofm_y_1_0_fu_86               |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n           |   9|          2|    1|          2|
    |read_block_1_0_fu_110         |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 240|         50|  368|        894|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln219_1_reg_908               |  32|   0|   32|          0|
    |add_ln220_reg_913                 |   2|   0|    2|          0|
    |add_ln220_reg_913_pp0_iter1_reg   |   2|   0|    2|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |count_simd_1_0_fu_106             |  32|   0|   32|          0|
    |counter_internal_blo_fu_122       |  32|   0|   32|          0|
    |current_block_write_s_fu_114      |  32|   0|   32|          0|
    |current_line_1_0_fu_118           |  32|   0|   32|          0|
    |i_0_0_reg_279                     |  15|   0|   15|          0|
    |icmp_ln198_reg_900                |   1|   0|    1|          0|
    |icmp_ln198_reg_900_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln214_reg_904                |   1|   0|    1|          0|
    |icmp_ln214_reg_904_pp0_iter1_reg  |   1|   0|    1|          0|
    |inp_15_0_fu_98                    |  32|   0|   32|          0|
    |k_x_1_0_fu_102                    |  32|   0|   32|          0|
    |k_y_1_0_fu_94                     |  32|   0|   32|          0|
    |ofm_x_1_0_fu_90                   |  32|   0|   32|          0|
    |ofm_y_1_0_fu_86                   |  32|   0|   32|          0|
    |read_block_1_0_fu_110             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 381|   0|  381|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|in_V_V_TDATA    |  in |    8|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |    8|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

