{"vcs1":{"timestamp_begin":1684260520.956726138, "rt":1.25, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684260522.295298384, "rt":1.16, "ut":0.43, "st":0.15}}
{"link":{"timestamp_begin":1684260523.524922093, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260520.312572494}
{"VCS_COMP_START_TIME": 1684260520.312572494}
{"VCS_COMP_END_TIME": 1684260525.528390383}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330364}}
{"stitch_vcselab": {"peak_mem": 211968}}
