<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components"/>
	</FUNCTION_INFORMATION>

	<INCLUDE>
		<FILE> mfam_family_macros.xml </FILE>
	</INCLUDE>

	<MACROS>
		<MACRO NAME="m_using_dqs_input_path"  DEFINITION="(USE_DQS == TRUE && USE_DQS_INPUT_PATH == TRUE)" />
		<MACRO NAME="m_using_dqs_delay_chain"  DEFINITION="(m_using_dqs_input_path && USE_DQS_DELAY_CHAIN == TRUE)" />					
		<MACRO NAME="m_using_dqs_enable_ctrl"  DEFINITION="(m_using_dqs_delay_chain && USE_DQS_ENABLE == TRUE && USE_DQS_ENABLE_CTRL == TRUE)" />					
		<MACRO NAME="m_using_dqs_output_path"  DEFINITION="(USE_DQS == TRUE && USE_DQS_OUTPUT_PATH == TRUE)" />
		<MACRO NAME="m_using_dqs_oe_path"  DEFINITION="(m_using_dqs_output_path && (USE_DQS_INPUT_PATH == TRUE || USE_DQS_OE_PATH == TRUE))" />
		<MACRO NAME="m_using_oct_in_full_rate_mode"  DEFINITION="(USE_DYNAMIC_OCT == TRUE 
																&& (OCT_REG_MODE == NONE 
																	|| ((OCT_REG_MODE == FF || OCT_REG_MODE == DDIO) && USE_HALF_RATE == FALSE)))" />
		<MACRO NAME="m_using_oct_in_half_rate_mode"  DEFINITION="(USE_DYNAMIC_OCT == TRUE 
																&& ((OCT_REG_MODE == FF || OCT_REG_MODE == DDIO) && USE_HALF_RATE == TRUE))" />
		<MACRO NAME="m_using_dqsn"  DEFINITION="(USE_DQS == TRUE && (DQS_DQSN_MODE == DIFFERENTIAL || DQS_DQSN_MODE == COMPLEMENTARY))" />
		<MACRO NAME="m_using_dq_output_path"  DEFINITION="(NUMBER_OF_OUTPUT_DQ > 0 || NUMBER_OF_BIDIR_DQ > 0)" />
		<MACRO NAME="m_using_dq_oe_path"  DEFINITION="((NUMBER_OF_OUTPUT_DQ > 0 && USE_DQ_OE_PATH == TRUE) || NUMBER_OF_BIDIR_DQ > 0)" />
		<MACRO NAME="m_using_dq_input_path"  DEFINITION="(NUMBER_OF_INPUT_DQ > 0 || NUMBER_OF_BIDIR_DQ > 0)" />
		<MACRO NAME="m_using_dq_ipa"  DEFINITION="(m_using_dq_input_path && DQ_INPUT_REG_MODE == DDIO && 
														(USE_DQ_IPA == TRUE || DQ_RESYNC_REG_MODE == IPA))" />
	</MACROS>


	<PARAMETER_RULES>

	<!-- Top-Level Parameters -->
		<PARAMETER NAME="USE_DQS" TYPE="STRING" />

		<PARAMETER NAME="USE_DQS_INPUT_PATH" TYPE="STRING">
			<FORCE_VALUE TO="TRUE" WHEN="(USE_DQS == TRUE && USE_DQS_OUTPUT_PATH == FALSE)" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_OE_PATH" TYPE="STRING">
			<FORCE_VALUE TO="TRUE" WHEN="(m_using_dqs_input_path && m_using_dqs_output_path)" />
		</PARAMETER>

		<PARAMETER NAME="DQS_DQSN_MODE" TYPE="STRING" />

		<PARAMETER NAME="NUMBER_OF_BIDIR_DQ" >
			<FORCE_RANGE MAX="48" MIN="0" />
		</PARAMETER>

		<PARAMETER NAME="NUMBER_OF_INPUT_DQ" >
			<FORCE_RANGE MAX="48" MIN="0" />
		</PARAMETER>

		<PARAMETER NAME="NUMBER_OF_OUTPUT_DQ" >
			<FORCE_RANGE MAX="48" MIN="0" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQ_OE_PATH" TYPE="STRING" />

		<PARAMETER NAME="USE_HALF_RATE" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DYNAMIC_OCT" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="NUMBER_OF_CLK_DIVIDER" >
			<FORCE_RANGE MAX="8" MIN="0" />
			<FORCE_VALUE TO="0" WHEN="(USE_HALF_RATE == FALSE)" />
		</PARAMETER>

	<!-- DQS Input Parameters -->
		<PARAMETER NAME="USE_DQS_INPUT_DELAY_CHAIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_DELAY_CHAIN" TYPE="STRING" />

		<PARAMETER NAME="USE_DQSBUSOUT_DELAY_CHAIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_ENABLE" TYPE="STRING" />

		<PARAMETER NAME="USE_DQSENABLE_DELAY_CHAIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_ENABLE_CTRL" TYPE="STRING" />

	<!-- DQS_DELAY_CHAIN Parameters -->
		<PARAMETER NAME="DQS_INPUT_FREQUENCY" TYPE="STRING" />

		<PARAMETER NAME="DQS_DELAY_CHAIN_DELAYCTRLIN_SOURCE" TYPE="STRING" />

		<PARAMETER NAME="USE_DQS_DELAY_CHAIN_PHASECTRLIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQS_DELAY_CHAIN_PHASE_SETTING" >
			<FORCE_RANGE MAX="4" MIN="0" />
		</PARAMETER>

		<PARAMETER NAME="DQS_PHASE_SHIFT" />

		<PARAMETER NAME="DQS_OFFSETCTRL_ENABLE" TYPE="STRING" />

		<PARAMETER NAME="DQS_CTRL_LATCHES_ENABLE" TYPE="STRING" />

	<!-- DQS_ENABLE_CTRL Parameters -->
		<PARAMETER NAME="USE_DQS_ENABLE_CTRL_PHASECTRLIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQS_ENABLE_CTRL_PHASE_SETTING">
			<FORCE_VALUE TO="0" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="LEVEL_DQS_ENABLE" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DELAY_DQS_ENABLE_BY_HALF_CYCLE" TYPE="STRING" />

		<PARAMETER NAME="DQS_ENABLE_CTRL_ADD_PHASE_TRANSFER_REG" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQS_ENABLE_CTRL_INVERT_PHASE" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

	<!-- IO_CLOCK_DIVIDER Parameters -->
		<PARAMETER NAME="USE_IO_CLOCK_DIVIDER_PHASECTRLIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="(USE_HALF_RATE == FALSE)" />
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="IO_CLOCK_DIVIDER_PHASE_SETTING">
			<FORCE_VALUE TO="0" WHEN="(USE_HALF_RATE == FALSE)" />
			<FORCE_VALUE TO="0" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="IO_CLOCK_DIVIDER_INVERT_PHASE" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="(USE_HALF_RATE == FALSE)" />
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_IO_CLOCK_DIVIDER_MASTERIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="(USE_HALF_RATE == FALSE)" />
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="IO_CLOCK_DIVIDER_CLK_SOURCE" TYPE="STRING" />

	<!-- DQS Output Parameters -->
		<PARAMETER NAME="USE_DQS_OUTPUT_DELAY_CHAIN1" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_OUTPUT_DELAY_CHAIN2" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OUTPUT_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="DDIO" WHEN="(m_using_dqs_output_path && USE_HALF_RATE == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OUTPUT_REG_POWER_UP" TYPE="STRING" />

		<PARAMETER NAME="DQS_OUTPUT_REG_ASYNC_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|CLEAR" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE != NONE && DQS_OUTPUT_REG_POWER_UP == LOW)" />
			<FORCE_VALUE TO="NONE|PRESET" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE != NONE && DQS_OUTPUT_REG_POWER_UP == HIGH)" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OUTPUT_REG_SYNC_MODE" TYPE="STRING" />

	<!-- DQS OE Parameters -->
		<PARAMETER NAME="USE_DQS_OE_DELAY_CHAIN1" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQS_OE_DELAY_CHAIN2" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OE_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="FF|DDIO" WHEN="(m_using_dqs_oe_path && USE_HALF_RATE == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OE_REG_POWER_UP" TYPE="STRING" />

		<PARAMETER NAME="DQS_OE_REG_ASYNC_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|CLEAR" WHEN="(m_using_dqs_oe_path && DQS_OE_REG_MODE != NONE && DQS_OE_REG_POWER_UP == LOW)" />
			<FORCE_VALUE TO="NONE|PRESET" WHEN="(m_using_dqs_oe_path && DQS_OE_REG_MODE != NONE && DQS_OE_REG_POWER_UP == HIGH)" />
		</PARAMETER>

		<PARAMETER NAME="DQS_OE_REG_SYNC_MODE" TYPE="STRING" />

	<!-- DQ Input Parameters -->
		<PARAMETER NAME="USE_DQ_INPUT_DELAY_CHAIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_INPUT_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="DDIO" WHEN="(m_using_dq_input_path && USE_HALF_RATE == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_INPUT_REG_POWER_UP" TYPE="STRING" />

		<PARAMETER NAME="DQ_INPUT_REG_ASYNC_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|CLEAR" WHEN="(m_using_dq_input_path && DQ_INPUT_REG_MODE != NONE && DQ_INPUT_REG_POWER_UP == LOW)" />
			<FORCE_VALUE TO="NONE|PRESET" WHEN="(m_using_dq_input_path && DQ_INPUT_REG_MODE != NONE && DQ_INPUT_REG_POWER_UP == HIGH)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_INPUT_REG_SYNC_MODE" TYPE="STRING" />

		<PARAMETER NAME="DQ_INPUT_REG_CLK_SOURCE" TYPE="STRING">
			<FORCE_VALUE TO="DQS_BUS" WHEN="(m_using_dq_input_path && DQ_INPUT_REG_MODE == DDIO && DQ_INPUT_REG_USE_CLKN == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_INPUT_REG_USE_CLKN" TYPE="STRING" />

		<PARAMETER NAME="DQ_RESYNC_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQ_IPA" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQ_IPA_PHASECTRLIN" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_IPA_PHASE_SETTING">
			<FORCE_VALUE TO="0" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_IPA_ADD_INPUT_CYCLE_DELAY" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_IPA_BYPASS_OUTPUT_REGISTER" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_IPA_ADD_PHASE_TRANSFER_REG" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>
	
		<PARAMETER NAME="DQ_IPA_INVERT_PHASE" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_HALF_RATE_USE_DATAOUTBYPASS" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

	<!-- DQ Output Parameters -->
		<PARAMETER NAME="USE_DQ_OUTPUT_DELAY_CHAIN1" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQ_OUTPUT_DELAY_CHAIN2" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OUTPUT_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="DDIO" WHEN="(m_using_dq_output_path && USE_HALF_RATE == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OUTPUT_REG_POWER_UP" TYPE="STRING" />

		<PARAMETER NAME="DQ_OUTPUT_REG_ASYNC_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|CLEAR" WHEN="(m_using_dq_output_path && DQ_OUTPUT_REG_MODE != NONE && DQ_OUTPUT_REG_POWER_UP == LOW)" />
			<FORCE_VALUE TO="NONE|PRESET" WHEN="(m_using_dq_output_path && DQ_OUTPUT_REG_MODE != NONE && DQ_OUTPUT_REG_POWER_UP == HIGH)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OUTPUT_REG_SYNC_MODE" TYPE="STRING" />
		
	<!-- DQ OE Parameters -->
		<PARAMETER NAME="USE_DQ_OE_DELAY_CHAIN1" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_DQ_OE_DELAY_CHAIN2" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OE_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="FF|DDIO" WHEN="(m_using_dq_oe_path && USE_HALF_RATE == TRUE)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OE_REG_POWER_UP" TYPE="STRING" />

		<PARAMETER NAME="DQ_OE_REG_ASYNC_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|CLEAR" WHEN="(m_using_dq_oe_path && DQ_OE_REG_MODE != NONE && DQ_OE_REG_POWER_UP == LOW)" />
			<FORCE_VALUE TO="NONE|PRESET" WHEN="(m_using_dq_oe_path && DQ_OE_REG_MODE != NONE && DQ_OE_REG_POWER_UP == HIGH)" />
		</PARAMETER>

		<PARAMETER NAME="DQ_OE_REG_SYNC_MODE" TYPE="STRING" />

	<!-- OCT Parameters -->
		<PARAMETER NAME="USE_OCT_DELAY_CHAIN1" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>

		<PARAMETER NAME="USE_OCT_DELAY_CHAIN2" TYPE="STRING">
			<FORCE_VALUE TO="FALSE" WHEN="mfam_family_arriaii" />
		</PARAMETER>
		
		<PARAMETER NAME="OCT_REG_MODE" TYPE="STRING">
			<FORCE_VALUE TO="NONE|FF|DDIO" />
			<FORCE_VALUE TO="NONE" WHEN="mfam_family_arriaii" />
			<FORCE_VALUE TO="FF|DDIO" WHEN="(USE_HALF_RATE == TRUE && USE_DYNAMIC_OCT == TRUE 
											&& (m_using_dqs_output_path || NUMBER_OF_BIDIR_DQ > 0 || NUMBER_OF_OUTPUT_DQ > 0))" />
		</PARAMETER>

	</PARAMETER_RULES>

	<PORT_RULES>
	
	<!-- DQS Ports -->
		<PORT NAME="dqs_areset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqs_sreset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqs_input_data_in" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_input_path)" />
		</PORT>

		<PORT NAME="dll_delayctrlin" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_delay_chain 
									&& DQS_DELAY_CHAIN_DELAYCTRLIN_SOURCE == DLL
									&& (USE_DQS_DELAY_CHAIN_PHASECTRLIN == TRUE || DQS_DELAY_CHAIN_PHASE_SETTING != 0))" />
			<STATE TO="USED" WHEN="(m_using_dqs_enable_ctrl
									&& (USE_DQS_ENABLE_CTRL_PHASECTRLIN == TRUE || DQS_ENABLE_CTRL_PHASE_SETTING != 0))" />
			<STATE TO="USED" WHEN="(m_using_dq_ipa
									&& (USE_DQ_IPA_PHASECTRLIN == TRUE || DQ_IPA_PHASE_SETTING != 0))" />
		</PORT>

		<PORT NAME="core_delayctrlin" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_delay_chain 
									&& DQS_DELAY_CHAIN_DELAYCTRLIN_SOURCE == CORE
									&& (USE_DQS_DELAY_CHAIN_PHASECTRLIN == TRUE || DQS_DELAY_CHAIN_PHASE_SETTING != 0))" />
		</PORT>

		<PORT NAME="offsetctrlin" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_delay_chain && DQS_OFFSETCTRL_ENABLE == TRUE)" />
		</PORT>

		<PORT NAME="dqsupdateen" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_delay_chain && DQS_CTRL_LATCHES_ENABLE == TRUE)" />
		</PORT>

		<PORT NAME="dqs_enable_in" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_delay_chain && USE_DQS_ENABLE == TRUE && USE_DQS_ENABLE_CTRL == FALSE)" />
		</PORT>

		<PORT NAME="dqs_enable_ctrl_in" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_enable_ctrl && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="dqs_enable_ctrl_clk" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_enable_ctrl)" />
		</PORT>

		<PORT NAME="dqs_enable_ctrl_hr_datainhi" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_enable_ctrl && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqs_enable_ctrl_hr_datainlo" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_enable_ctrl && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqs_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && (DQS_OUTPUT_REG_MODE == FF || DQS_OUTPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="dqs_output_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && (DQS_OUTPUT_REG_MODE == FF || DQS_OUTPUT_REG_MODE == DDIO))" />
		</PORT>	

		<PORT NAME="dqs_output_reg_clkena" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqs_output_data_in_high" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="dqs_output_data_in_low" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="dqs_hr_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqs_hr_output_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqs_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_oe_path 
									&& (DQS_OE_REG_MODE == NONE 
										|| ((DQS_OE_REG_MODE == FF || DQS_OE_REG_MODE == DDIO) && USE_HALF_RATE == FALSE)))" />
		</PORT>

		<PORT NAME="dqs_hr_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_oe_path 
									&& (DQS_OE_REG_MODE == FF || DQS_OE_REG_MODE == DDIO) && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="io_clock_divider_clk" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="UNUSED" WHEN="(USE_HALF_RATE == FALSE)" />
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(USE_HALF_RATE == TRUE && IO_CLOCK_DIVIDER_CLK_SOURCE == CORE
									&& (m_using_dqs_enable_ctrl || NUMBER_OF_BIDIR_DQ > 0 || NUMBER_OF_INPUT_DQ > 0))" />
		</PORT>

		<PORT NAME="io_clock_divider_masterin" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="UNUSED" WHEN="(USE_HALF_RATE == FALSE)" />
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(USE_HALF_RATE == TRUE && USE_IO_CLOCK_DIVIDER_MASTERIN == TRUE
									&& (m_using_dqs_enable_ctrl || NUMBER_OF_BIDIR_DQ > 0 || NUMBER_OF_INPUT_DQ > 0))" />
		</PORT>

		<PORT NAME="dqs_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(m_using_dqs_input_path && USE_DQS_DELAY_CHAIN == FALSE)" />
		</PORT>

		<PORT NAME="dqs_bus_out" TYPE="OUTPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqs_output_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_output_path)" />
		</PORT>

		<PORT NAME="dqs_oe_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqs_oe_path)" />
		</PORT>

		<PORT NAME="io_clock_divider_clkout" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="(USE_HALF_RATE == FALSE)" />
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="io_clock_divider_slaveout" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="(USE_HALF_RATE == FALSE)" />
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(USE_HALF_RATE == TRUE && USE_IO_CLOCK_DIVIDER_SLAVEOUT == TRUE
									&& (m_using_dqs_enable_ctrl || NUMBER_OF_BIDIR_DQ > 0 || NUMBER_OF_INPUT_DQ > 0))" />
		</PORT>

	<!-- DQSN Ports -->
		<PORT NAME="dqsn_areset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqsn_sreset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqsn_input_data_in" TYPE="INPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY && m_using_dqs_input_path)" />
		</PORT>

		<PORT NAME="dqsn_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY
									 && m_using_dqs_output_path && (DQS_OUTPUT_REG_MODE == FF || DQS_OUTPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="dqsn_output_data_in_high" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY 
									&& m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="dqsn_output_data_in_low" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY 
									&& m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>


		<PORT NAME="dqsn_hr_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY 
									&& m_using_dqs_output_path && DQS_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqsn_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqsn && m_using_dqs_oe_path 
									&& (DQS_OE_REG_MODE == NONE 
										|| ((DQS_OE_REG_MODE == FF || DQS_OE_REG_MODE == DDIO) && USE_HALF_RATE == FALSE)))" />
		</PORT>

		<PORT NAME="dqsn_hr_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqsn && m_using_dqs_oe_path 
									&& (DQS_OE_REG_MODE == FF || DQS_OE_REG_MODE == DDIO) && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dqsn_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">	
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY && m_using_dqs_input_path && USE_DQS_DELAY_CHAIN == FALSE)" />
		</PORT>

		<PORT NAME="dqsn_bus_out" TYPE="OUTPUT" USAGE="VARIABLE" />	

		<PORT NAME="dqsn_output_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(DQS_DQSN_MODE == COMPLEMENTARY && m_using_dqs_output_path)" />
		</PORT>

		<PORT NAME="dqsn_oe_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dqsn && m_using_dqs_oe_path)" />
		</PORT>
		
	<!-- Common DQ Ports -->
		<PORT NAME="dq_output_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dq_output_path && (DQ_OUTPUT_REG_MODE == FF || DQ_OUTPUT_REG_MODE == DDIO))" />
		</PORT>	

		<PORT NAME="dq_output_reg_clkena" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dq_hr_output_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dq_output_path && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="dq_input_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dq_input_path && DQ_INPUT_REG_CLK_SOURCE == CORE && (DQ_INPUT_REG_MODE == FF || DQ_INPUT_REG_MODE == DDIO))" />
		</PORT>	

		<PORT NAME="dq_input_reg_clkena" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="dq_resync_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(m_using_dq_input_path && DQ_RESYNC_REG_MODE != NONE)" />
		</PORT>

		<PORT NAME="dq_ipa_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dq_ipa)" />
		</PORT>

	<!-- BIDIR_DQ Ports -->
		<PORT NAME="bidir_dq_areset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="bidir_dq_sreset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="bidir_dq_input_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0)" />
		</PORT>

		<PORT NAME="bidir_dq_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && (DQ_OUTPUT_REG_MODE == FF || DQ_OUTPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="bidir_dq_output_data_in_high" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="bidir_dq_output_data_in_low" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="bidir_dq_hr_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="bidir_dq_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="((DQ_OE_REG_MODE == NONE || ((DQ_OE_REG_MODE == FF || DQ_OE_REG_MODE == DDIO) && USE_HALF_RATE == FALSE)) 
									&& NUMBER_OF_BIDIR_DQ > 0)" />
		</PORT>

		<PORT NAME="bidir_dq_hr_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="((DQ_OE_REG_MODE == FF || DQ_OE_REG_MODE == DDIO) 
									&& USE_HALF_RATE == TRUE 
									&& NUMBER_OF_BIDIR_DQ > 0)" />
		</PORT>

		<PORT NAME="bidir_dq_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && (DQ_INPUT_REG_MODE == FF || DQ_INPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="bidir_dq_input_data_out_high" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="bidir_dq_input_data_out_low" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="bidir_dq_hr_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="bidir_dq_output_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0)" />
		</PORT>

		<PORT NAME="bidir_dq_oe_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0)" />
		</PORT>

	<!-- INPUT_DQ Ports -->
		<PORT NAME="input_dq_areset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="input_dq_sreset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="input_dq_input_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_INPUT_DQ > 0)" />
		</PORT>

		<PORT NAME="input_dq_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_INPUT_DQ > 0 && (DQ_INPUT_REG_MODE == FF || DQ_INPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="input_dq_input_data_out_high" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_INPUT_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="input_dq_input_data_out_low" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_INPUT_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>
		
		<PORT NAME="input_dq_hr_input_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(NUMBER_OF_INPUT_DQ > 0 && DQ_INPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

	<!-- OUTPUT_DQ Ports -->
		<PORT NAME="output_dq_areset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="output_dq_sreset" TYPE="INPUT" USAGE="VARIABLE" />	

		<PORT NAME="output_dq_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0 && (DQ_OUTPUT_REG_MODE == FF || DQ_OUTPUT_REG_MODE == NONE))" />
		</PORT>

		<PORT NAME="output_dq_output_data_in_high" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="output_dq_output_data_in_low" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == FALSE)" />
		</PORT>

		<PORT NAME="output_dq_hr_output_data_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0 && DQ_OUTPUT_REG_MODE == DDIO && USE_HALF_RATE == TRUE)" />
		</PORT>

		<PORT NAME="output_dq_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="((DQ_OE_REG_MODE == NONE || ((DQ_OE_REG_MODE == FF || DQ_OE_REG_MODE == DDIO) && USE_HALF_RATE == FALSE)) 
									&& (NUMBER_OF_OUTPUT_DQ > 0 && USE_DQ_OE_PATH == TRUE))" />
		</PORT>

		<PORT NAME="output_dq_hr_oe_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="((DQ_OE_REG_MODE == FF || DQ_OE_REG_MODE == DDIO) 
									&& USE_HALF_RATE == TRUE 
									&& (NUMBER_OF_OUTPUT_DQ > 0 && USE_DQ_OE_PATH == TRUE))" />
		</PORT>

		<PORT NAME="output_dq_output_data_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0)" />
		</PORT>

		<PORT NAME="output_dq_oe_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="USED" WHEN="(NUMBER_OF_OUTPUT_DQ > 0 && USE_DQ_OE_PATH == TRUE)" />
		</PORT>

	<!-- OCT Ports -->
		<PORT NAME="oct_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_oct_in_full_rate_mode)" />
		</PORT>

		<PORT NAME="hr_oct_in" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_oct_in_half_rate_mode)" />
		</PORT>

		<PORT NAME="oct_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(USE_DYNAMIC_OCT == TRUE 
									&& (OCT_REG_MODE == FF || OCT_REG_MODE == DDIO) 
									&& (m_using_dqs_output_path || NUMBER_OF_BIDIR_DQ > 0))" />
		</PORT>

		<PORT NAME="hr_oct_reg_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(USE_HALF_RATE == TRUE && USE_DYNAMIC_OCT == TRUE 
									&& (OCT_REG_MODE == FF || OCT_REG_MODE == DDIO) 
									&& (m_using_dqs_output_path || NUMBER_OF_BIDIR_DQ > 0))" />
		</PORT>

		<PORT NAME="dqs_oct_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqs_output_path && USE_DYNAMIC_OCT == TRUE)" />
		</PORT>

		<PORT NAME="dqsn_oct_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(m_using_dqsn && m_using_dqs_output_path && USE_DYNAMIC_OCT == TRUE)" />
		</PORT>

		<PORT NAME="bidir_dq_oct_out" TYPE="OUTPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
			<STATE TO="USED" WHEN="(NUMBER_OF_BIDIR_DQ > 0 && USE_DYNAMIC_OCT == TRUE)" />
		</PORT>

	<!-- Config Ports -->
		<PORT NAME="config_datain" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="config_clk" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="config_update" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="dqs_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="dqs_io_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="dqsn_io_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="bidir_dq_io_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="input_dq_io_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

		<PORT NAME="output_dq_io_config_ena" TYPE="INPUT" USAGE="VARIABLE">
			<STATE TO="UNUSED" WHEN="mfam_family_arriaii" />
		</PORT>

	</PORT_RULES>

</ROOT>
