LIBRARY ieee; 
USE ieee.std_logic_1164.all;

ENTITY nbitreg IS 
	GENERIC( n: integer:= 4)
	PORT(rst_b: in std_logic;
		  din : in std_logic_vector(n-1 downto 0);
		  load, clk: in std_logic;
		  dout : out std_logic_vector(n-1 downto 0));
END nbitreg;

ARCHITECTURE struc OF nbitreg IS
COMPONENT enardFF_2 
	PORT(reset_b, d, enable, clk : in std_logic;
		  q, q_b : out std_logic);
END COMPONENT;

BEGIN
	reg: for i in n-1 downto 0 generate
		biti: enardFF_2  
			PORT MAP(reset_b => rst_b, 
						d => din(i), 
						enable => load, 
						clk => clk, 
						q => dout(i),
						q_b => open);
	end generate;
	
END struc;
			
		