#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 28 20:34:23 2019
# Process ID: 17356
# Current directory: C:/Verilog/02_08/verilog_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15100 C:\Verilog\02_08\verilog_ch\verilog_ch.xpr
# Log file: C:/Verilog/02_08/verilog_ch/vivado.log
# Journal file: C:/Verilog/02_08/verilog_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/02_08/verilog_ch/verilog_ch.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'V:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 717.277 ; gain = 80.348
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v] -no_script -reset -force -quiet
remove_files  C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v
file delete -force C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v
close [ open C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v w ]
add_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v w ]
add_files -fileset sim_1 C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v
file delete -force C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_is_prime' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_is_prime_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xelab -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.sim_is_prime
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_is_prime_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim/xsim.dir/sim_is_prime_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim/xsim.dir/sim_is_prime_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 22:14:51 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 22:14:51 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 749.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_is_prime_behav -key {Behavioral:sim_1:Functional:sim_is_prime} -tclbatch {sim_is_prime.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_is_prime.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Nice Job. Pat yourself on the back!
$stop called at time : 80 ns : File "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" Line 49
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 765.852 ; gain = 14.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_is_prime_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 765.852 ; gain = 16.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 767.738 ; gain = 1.887
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_is_prime' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_is_prime_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_is_prime
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xelab -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.sim_is_prime
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_is_prime_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_is_prime_behav -key {Behavioral:sim_1:Functional:sim_is_prime} -tclbatch {sim_is_prime.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_is_prime.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
There's something wrong with your module!
$stop called at time : 80 ns : File "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_is_prime_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 767.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_is_prime' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_is_prime_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_is_prime
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xelab -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.sim_is_prime
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_is_prime_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_is_prime_behav -key {Behavioral:sim_1:Functional:sim_is_prime} -tclbatch {sim_is_prime.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_is_prime.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns


There's something wrong with your module!


$stop called at time : 80 ns : File "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_is_prime_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 767.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_is_prime' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_is_prime_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_is_prime
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
"xelab -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d93fa2767cf4c36aa0a7f03e54bc125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_is_prime_behav xil_defaultlib.sim_is_prime xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.sim_is_prime
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_is_prime_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/02_08/verilog_ch/verilog_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_is_prime_behav -key {Behavioral:sim_1:Functional:sim_is_prime} -tclbatch {sim_is_prime.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_is_prime.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns


There's something wrong with your module. Don't give up!


$stop called at time : 80 ns : File "C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_is_prime_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 767.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 22:28:57 2019...
