--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18242 paths analyzed, 1429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.992ns.
--------------------------------------------------------------------------------

Paths for end point c1/w0_index_10 (SLICE_X48Y97.G1), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.952ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.YQ     Tcko                  0.587   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X61Y110.F4     net (fanout=4)        1.208   c1/state_FSM_FFd37
    SLICE_X61Y110.X      Tilo                  0.704   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X61Y108.F3     net (fanout=1)        0.312   c1/reset_mux0000111118
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y97.G1      net (fanout=13)       1.345   c1/N12
    SLICE_X48Y97.CLK     Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.952ns (5.164ns logic, 4.788ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd5 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd5 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y112.YQ     Tcko                  0.652   c1/state_FSM_FFd5
                                                       c1/state_FSM_FFd5
    SLICE_X61Y108.G4     net (fanout=3)        0.707   c1/state_FSM_FFd5
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y97.G1      net (fanout=13)       1.345   c1/N12
    SLICE_X48Y97.CLK     Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (5.229ns logic, 4.666ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd8 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.883ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd8 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.YQ     Tcko                  0.587   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    SLICE_X61Y108.G2     net (fanout=3)        0.760   c1/state_FSM_FFd8
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y97.G1      net (fanout=13)       1.345   c1/N12
    SLICE_X48Y97.CLK     Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.883ns (5.164ns logic, 4.719ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_13 (SLICE_X48Y98.F4), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.YQ     Tcko                  0.587   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X61Y110.F4     net (fanout=4)        1.208   c1/state_FSM_FFd37
    SLICE_X61Y110.X      Tilo                  0.704   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X61Y108.F3     net (fanout=1)        0.312   c1/reset_mux0000111118
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y98.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y98.CLK     Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (5.164ns logic, 4.638ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd5 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd5 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y112.YQ     Tcko                  0.652   c1/state_FSM_FFd5
                                                       c1/state_FSM_FFd5
    SLICE_X61Y108.G4     net (fanout=3)        0.707   c1/state_FSM_FFd5
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y98.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y98.CLK     Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (5.229ns logic, 4.516ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd8 (FF)
  Destination:          c1/w0_index_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd8 to c1/w0_index_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.YQ     Tcko                  0.587   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    SLICE_X61Y108.G2     net (fanout=3)        0.760   c1/state_FSM_FFd8
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y98.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y98.CLK     Tfck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<13>1
                                                       c1/w0_index_13
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (5.164ns logic, 4.569ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_15 (SLICE_X48Y99.F4), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.YQ     Tcko                  0.587   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X61Y110.F4     net (fanout=4)        1.208   c1/state_FSM_FFd37
    SLICE_X61Y110.X      Tilo                  0.704   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X61Y108.F3     net (fanout=1)        0.312   c1/reset_mux0000111118
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y99.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y99.CLK     Tfck                  0.892   c1/w0_index<15>
                                                       c1/w0_index_mux0000<15>1
                                                       c1/w0_index_15
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (5.164ns logic, 4.638ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd5 (FF)
  Destination:          c1/w0_index_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd5 to c1/w0_index_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y112.YQ     Tcko                  0.652   c1/state_FSM_FFd5
                                                       c1/state_FSM_FFd5
    SLICE_X61Y108.G4     net (fanout=3)        0.707   c1/state_FSM_FFd5
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y99.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y99.CLK     Tfck                  0.892   c1/w0_index<15>
                                                       c1/w0_index_mux0000<15>1
                                                       c1/w0_index_15
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (5.229ns logic, 4.516ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd8 (FF)
  Destination:          c1/w0_index_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd8 to c1/w0_index_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.YQ     Tcko                  0.587   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    SLICE_X61Y108.G2     net (fanout=3)        0.760   c1/state_FSM_FFd8
    SLICE_X61Y108.Y      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111141
    SLICE_X61Y108.F1     net (fanout=1)        0.691   c1/reset_mux00001111141/O
    SLICE_X61Y108.X      Tilo                  0.704   c1/N69
                                                       c1/reset_mux00001111114
    SLICE_X56Y104.G2     net (fanout=3)        0.660   c1/N69
    SLICE_X56Y104.Y      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_or00011
    SLICE_X56Y104.F2     net (fanout=3)        0.420   c1/w0_index_or0001
    SLICE_X56Y104.X      Tilo                  0.759   c1/w0_index_mux0000<0>143
                                                       c1/w0_index_mux0000<0>143
    SLICE_X50Y100.G3     net (fanout=2)        0.843   c1/w0_index_mux0000<0>143
    SLICE_X50Y100.Y      Tilo                  0.759   c1/w0_index<1>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X48Y99.F4      net (fanout=13)       1.195   c1/N12
    SLICE_X48Y99.CLK     Tfck                  0.892   c1/w0_index<15>
                                                       c1/w0_index_mux0000<15>1
                                                       c1/w0_index_15
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (5.164ns logic, 4.569ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point i_0 (SLICE_X52Y55.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_0 (FF)
  Destination:          i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50buf rising at 10.000ns
  Destination Clock:    clk50buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_0 to i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y55.YQ      Tcko                  0.522   i<0>
                                                       i_0
    SLICE_X52Y55.BY      net (fanout=2)        0.423   i<0>
    SLICE_X52Y55.CLK     Tckdi       (-Th)    -0.152   i<0>
                                                       i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.674ns logic, 0.423ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd8 (SLICE_X61Y111.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd9 (FF)
  Destination:          c1/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.018 - 0.011)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd9 to c1/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y110.YQ     Tcko                  0.522   c1/state_FSM_FFd9
                                                       c1/state_FSM_FFd9
    SLICE_X61Y111.BY     net (fanout=5)        0.449   c1/state_FSM_FFd9
    SLICE_X61Y111.CLK    Tckdi       (-Th)    -0.135   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.657ns logic, 0.449ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd34 (SLICE_X48Y77.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd35 (FF)
  Destination:          state0_FSM_FFd34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd35 to state0_FSM_FFd34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.YQ      Tcko                  0.470   state0_FSM_FFd36
                                                       state0_FSM_FFd35
    SLICE_X48Y77.BY      net (fanout=3)        0.481   state0_FSM_FFd35
    SLICE_X48Y77.CLK     Tckdi       (-Th)    -0.152   state0_FSM_FFd34
                                                       state0_FSM_FFd34
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.622ns logic, 0.481ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index<0>/SR
  Logical resource: c1/w0_index_0/SR
  Location pin: SLICE_X51Y100.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: c1/w0_index<0>/SR
  Logical resource: c1/w0_index_0/SR
  Location pin: SLICE_X51Y100.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<8>/SR
  Logical resource: Registers/cmd_reg_8/SR
  Location pin: SLICE_X29Y24.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 776 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.171ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X57Y60.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          21.167ns
  Data Path Delay:      5.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (0.107 - 0.188)
  Source Clock:         ov7670_pclkbufmux falling at 21.166ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.XQ      Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X57Y60.G4      net (fanout=17)       4.027   inst_ov7670capt1/latched_href
    SLICE_X57Y60.CLK     Tgck                  0.837   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.428ns logic, 4.027ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_11 (SLICE_X79Y60.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_11 (FF)
  Requirement:          21.167ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.169 - 0.188)
  Source Clock:         ov7670_pclkbufmux falling at 21.166ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.XQ      Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X79Y60.F2      net (fanout=17)       2.826   inst_ov7670capt1/latched_href
    SLICE_X79Y60.CLK     Tfck                  0.837   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_mux0001<11>1
                                                       inst_ov7670capt1/d_latch_11
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.428ns logic, 2.826ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_4 (SLICE_X56Y74.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_4 (FF)
  Requirement:          21.167ns
  Data Path Delay:      4.050ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (0.092 - 0.188)
  Source Clock:         ov7670_pclkbufmux falling at 21.166ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y99.XQ      Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X56Y74.G1      net (fanout=17)       2.567   inst_ov7670capt1/latched_href
    SLICE_X56Y74.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_mux0001<4>1
                                                       inst_ov7670capt1/d_latch_4
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.483ns logic, 2.567ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y7.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.118 - 0.105)
  Source Clock:         ov7670_pclkbufmux rising at 42.333ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<13>
                                                       inst_ov7670capt1/d_latch_13
    RAMB16_X1Y7.DIA5     net (fanout=3)        0.268   inst_ov7670capt1/d_latch<13>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.348ns logic, 0.268ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y7.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.211 - 0.198)
  Source Clock:         ov7670_pclkbufmux rising at 42.333ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y59.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y7.DIA0     net (fanout=3)        0.309   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.344ns logic, 0.309ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y7.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_10 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.118 - 0.105)
  Source Clock:         ov7670_pclkbufmux rising at 42.333ns
  Destination Clock:    ov7670_pclkbufmux rising at 42.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_10 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y60.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_10
    RAMB16_X1Y7.DIA2     net (fanout=3)        0.327   inst_ov7670capt1/d_latch<10>
    RAMB16_X1Y7.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.344ns logic, 0.327ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 42.333 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min low pulse limit / (low pulse / period)))
  Period: 42.333ns
  Low pulse: 21.166ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X67Y93.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 42.333ns
  High pulse: 21.166ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X67Y93.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 39.141ns (period - (min low pulse limit / (low pulse / period)))
  Period: 42.333ns
  Low pulse: 21.166ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X61Y90.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.992|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.950|    5.586|         |         |
ov7670_pclk2   |    8.950|    5.586|         |         |
ov7670_pclk3   |    8.950|    5.586|         |         |
ov7670_pclk4   |    8.950|    5.586|         |         |
sw<0>          |    8.950|    5.586|         |         |
sw<1>          |    8.950|    5.586|         |         |
sw<2>          |    8.950|    5.586|         |         |
sw<3>          |    8.950|    5.586|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19018 paths, 0 nets, and 3845 connections

Design statistics:
   Minimum period:  11.171ns{1}   (Maximum frequency:  89.518MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 18:32:27 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



