// checks registers at the start of each instruction cycle to make sure
// they match what's expected, and abort the simulation if they're not
// x - don't care
// z - won't be checked (immediate value at this pc location)
// dh       dl       ch       cl       bh       bl       ah       al    
// ..._| |______| |______| |______| |______| |______| |______| |______| 
@000
// test 8-bit immediate loads and adds
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00000111
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001000_xxxxxxxx_00000111
// test 16-bit immediate loads and adds          
@005    
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001000_xxxxxxxx_00001111
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001000_00000110_00000111
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001100_00001000_00000110_00000111
@00C
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001100_00001000_00010010_00001111
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz_zzzzzzzz
@00F
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001100_00001000_00010010_00001111
@010
// done!          
xxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx_00001100_00001000_00010010_00001111