INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/ControlMemory/sim/ControlMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/test_CU/new/tb_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CU
