library ieee;
use ieee.std_logic_1164.all;

entity tty_subsystem_test_logic is
	port ( input:						in std_logic_vector(2 downto 0);
			 output:						out std_logic_vector(5 downto 0)
	);
end tty_subsystem_test_logic;

architecture rtl of tty_subsystem_test_logic is
	component AND_gate is
		port( inputA: 					in std_logic;
				inputB:					in std_logic;
				output:					out std_logic
		);
	end component;
	component NAND_gate is
		port( inputA: 					in std_logic;
				inputB:					in std_logic;
				output:					out std_logic
			);
	end component;
	component ms_jk_ff is
		port ( j:						in std_logic;
				 k:						in std_logic;
				 clk:						in std_logic;
				 not_reset: 			in std_logic;
				 q:						out std_logic;
				 not_q:					out std_logic
		);
	end component;
	component counter_3_bit is
		port ( clr:						in std_logic;
				 not_reset:				in std_logic;
				 clk:						in std_logic;
				 output:					out std_logic_vector(2 downto 0)
		);
	end component;
	component decoder_3_to_6 is
		port ( input:					in std_logic_vector(2 downto 0);
				 output:					out std_logic_vector(5 downto 0)
		);
	end component;
	begin
		
end rtl;