--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml CTRL_TOP.twx CTRL_TOP.ncd -o CTRL_TOP.twr CTRL_TOP.pcf

Design file:              CTRL_TOP.ncd
Physical constraint file: CTRL_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_SYS
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TXD_HOST    |    0.515(R)|      SLOW  |    0.656(R)|      SLOW  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_SYS to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_B1_DSA<0>|         9.382(R)|      SLOW  |         3.770(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<1>|         9.332(R)|      SLOW  |         3.736(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<2>|         9.053(R)|      SLOW  |         3.667(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<3>|         9.053(R)|      SLOW  |         3.667(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<4>|         9.094(R)|      SLOW  |         3.667(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<5>|         8.935(R)|      SLOW  |         3.592(R)|      FAST  |clk               |   0.000|
RX_B1_LE<0> |         9.014(R)|      SLOW  |         3.575(R)|      FAST  |clk               |   0.000|
RX_B1_LE<1> |         9.014(R)|      SLOW  |         3.575(R)|      FAST  |clk               |   0.000|
RX_B1_LE<2> |         8.812(R)|      SLOW  |         3.501(R)|      FAST  |clk               |   0.000|
RX_B1_LE<3> |         8.812(R)|      SLOW  |         3.501(R)|      FAST  |clk               |   0.000|
RX_B1_LE<4> |         8.580(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
RX_B1_LE<5> |         8.580(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
RX_B1_LE<6> |         8.978(R)|      SLOW  |         3.561(R)|      FAST  |clk               |   0.000|
RX_B1_LE<7> |         8.978(R)|      SLOW  |         3.561(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<0>|         9.455(R)|      SLOW  |         3.904(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<1>|         9.639(R)|      SLOW  |         4.002(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<2>|         9.554(R)|      SLOW  |         3.914(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<3>|         9.554(R)|      SLOW  |         3.914(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<4>|         9.262(R)|      SLOW  |         3.730(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<5>|         9.303(R)|      SLOW  |         3.732(R)|      FAST  |clk               |   0.000|
RX_B2_LE<0> |         8.819(R)|      SLOW  |         3.459(R)|      FAST  |clk               |   0.000|
RX_B2_LE<1> |         8.819(R)|      SLOW  |         3.459(R)|      FAST  |clk               |   0.000|
RX_B2_LE<2> |         8.686(R)|      SLOW  |         3.412(R)|      FAST  |clk               |   0.000|
RX_B2_LE<3> |         8.686(R)|      SLOW  |         3.412(R)|      FAST  |clk               |   0.000|
RX_B2_LE<4> |         8.872(R)|      SLOW  |         3.576(R)|      FAST  |clk               |   0.000|
RX_B2_LE<5> |         8.872(R)|      SLOW  |         3.576(R)|      FAST  |clk               |   0.000|
RX_B2_LE<6> |         9.215(R)|      SLOW  |         3.798(R)|      FAST  |clk               |   0.000|
RX_B2_LE<7> |         8.981(R)|      SLOW  |         3.638(R)|      FAST  |clk               |   0.000|
RX_ON_B1    |        10.815(R)|      SLOW  |         4.552(R)|      FAST  |clk               |   0.000|
RX_ON_B2    |        10.747(R)|      SLOW  |         4.528(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<0>|         9.719(R)|      SLOW  |         3.965(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<1>|         9.563(R)|      SLOW  |         3.923(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<2>|         9.734(R)|      SLOW  |         3.969(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<3>|         9.769(R)|      SLOW  |         4.015(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<4>|         9.511(R)|      SLOW  |         3.851(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<5>|         9.511(R)|      SLOW  |         3.851(R)|      FAST  |clk               |   0.000|
TX_B1_LE<0> |         9.068(R)|      SLOW  |         3.602(R)|      FAST  |clk               |   0.000|
TX_B1_LE<1> |         8.796(R)|      SLOW  |         3.436(R)|      FAST  |clk               |   0.000|
TX_B1_LE<2> |         8.980(R)|      SLOW  |         3.534(R)|      FAST  |clk               |   0.000|
TX_B1_LE<3> |         8.864(R)|      SLOW  |         3.478(R)|      FAST  |clk               |   0.000|
TX_B1_LE<4> |         8.574(R)|      SLOW  |         3.344(R)|      FAST  |clk               |   0.000|
TX_B1_LE<5> |         9.037(R)|      SLOW  |         3.593(R)|      FAST  |clk               |   0.000|
TX_B1_LE<6> |         8.972(R)|      SLOW  |         3.555(R)|      FAST  |clk               |   0.000|
TX_B1_LE<7> |         9.044(R)|      SLOW  |         3.600(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<0>|        10.119(R)|      SLOW  |         4.251(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<1>|        10.119(R)|      SLOW  |         4.251(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<2>|        10.240(R)|      SLOW  |         4.338(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<3>|        10.207(R)|      SLOW  |         4.327(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<4>|        10.555(R)|      SLOW  |         4.509(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<5>|        10.318(R)|      SLOW  |         4.385(R)|      FAST  |clk               |   0.000|
TX_B2_LE<0> |         9.310(R)|      SLOW  |         3.812(R)|      FAST  |clk               |   0.000|
TX_B2_LE<1> |         9.137(R)|      SLOW  |         3.735(R)|      FAST  |clk               |   0.000|
TX_B2_LE<2> |         8.747(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
TX_B2_LE<3> |         8.747(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
TX_B2_LE<4> |         9.317(R)|      SLOW  |         3.829(R)|      FAST  |clk               |   0.000|
TX_B2_LE<5> |         9.508(R)|      SLOW  |         3.945(R)|      FAST  |clk               |   0.000|
TX_B2_LE<6> |         9.088(R)|      SLOW  |         3.660(R)|      FAST  |clk               |   0.000|
TX_B2_LE<7> |         8.844(R)|      SLOW  |         3.518(R)|      FAST  |clk               |   0.000|
TX_ON_B1    |        10.818(R)|      SLOW  |         4.559(R)|      FAST  |clk               |   0.000|
TX_ON_B2    |        10.891(R)|      SLOW  |         4.617(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    5.915|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PLUG_IN        |RX_ON_B1       |    8.868|
PLUG_IN        |RX_ON_B2       |    8.901|
PLUG_IN        |TX_ON_B1       |    8.653|
PLUG_IN        |TX_ON_B2       |    9.022|
RX_ON          |RX_ON_B1       |    9.346|
RX_ON          |RX_ON_B2       |    9.379|
RX_ON          |TX_ON_B1       |    9.308|
RX_ON          |TX_ON_B2       |    9.677|
TX_ON          |RX_ON_B1       |    8.675|
TX_ON          |RX_ON_B2       |    8.708|
TX_ON          |TX_ON_B1       |    8.223|
TX_ON          |TX_ON_B2       |    8.592|
---------------+---------------+---------+


Analysis completed Thu Nov 07 17:08:40 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



