#ifndef _I2C_DRV_H_
#define _I2C_DRV_H_

#if USE_I2C_DRV

/* Universal I2C/SMBUS read-write transaction struct */
typedef struct _i2c_utr_t {
	unsigned char mode;  // bit0..6: The byte number of the record for the new START (bit7: =1 - generate STOP/START)
	unsigned char rdlen; // bit0..6: Number of bytes read (bit7: =0 - the last byte read generates NACK, =1 - ACK)
	unsigned char wrdata[1]; // Array, the first byte is the address, then the bytes to write to the bus: i2c_addr_wr, wr_byte1, wr_byte2, wr_byte3, ... wr_byte126
} i2c_utr_t;

void init_i2c(void);
unsigned char scan_i2c_addr(unsigned char address);
int send_i2c_byte(unsigned char i2c_addr, unsigned char cmd);
int send_i2c_bytes(unsigned char i2c_addr, unsigned char * dataBuf, size_t dataLen);
int read_i2c_bytes(unsigned char i2c_addr, unsigned char * dataBuf, int dataLen);

int I2CBusUtr(void * outdata, i2c_utr_t *tr, unsigned int wrlen);

#endif // USE_I2C_DRV

#if USE_I2C_DRV_SW

/* Universal I2C/SMBUS read-write transaction struct */
typedef struct _i2c_utr_t {
	unsigned char mode;  // bit0..6: The byte number of the record for the new START (bit7: =1 - generate STOP/START)
	unsigned char rdlen; // bit0..6: Number of bytes read (bit7: =0 - the last byte read generates NACK, =1 - ACK)
	unsigned char wrdata[1]; // Array, the first byte is the address, then the bytes to write to the bus: i2c_addr_wr, wr_byte1, wr_byte2, wr_byte3, ... wr_byte126
} i2c_utr_t;

void init_i2c(void);
void i2c_soft_gpio_init(void);
void i2c_start(void);
void i2c_stop(void);
void send_i2c_byte_raw(unsigned char data);
void i2c_delay(unsigned long tim_1us);
unsigned char scan_i2c_addr(unsigned char address);
int send_i2c_byte(unsigned char i2c_addr, unsigned char cmd);
int send_i2c_bytes(unsigned char i2c_addr, unsigned char * dataBuf, size_t dataLen);
int read_i2c_bytes(unsigned char i2c_addr, unsigned char * dataBuf, int dataLen);

int I2CBusUtr(void * outdata, i2c_utr_t *tr, unsigned int wrlen);

#endif // USE_I2C_DRV_SW

#endif /* _I2C_DRV_H_ */
