 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:11:30 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_HVT)         0.83       0.83 f
  U504/Y (NBUFFX8_HVT)                     0.43       1.25 f
  U833/Y (XOR2X1_HVT)                      0.71       1.96 r
  U834/Y (NOR2X1_HVT)                      0.42       2.38 f
  U872/Y (OAI21X1_HVT)                     0.59       2.96 r
  U876/Y (AOI21X1_HVT)                     0.50       3.47 f
  U884/Y (OAI21X1_HVT)                     0.58       4.05 r
  U900/Y (AOI21X1_HVT)                     0.50       4.55 f
  U467/Y (OAI21X1_HVT)                     0.56       5.11 r
  U466/Y (AO21X1_HVT)                      0.27       5.37 r
  U468/CO (FADDX1_HVT)                     0.49       5.86 r
  U481/CO (FADDX1_RVT)                     0.28       6.14 r
  U480/CO (FADDX1_RVT)                     0.23       6.37 r
  U479/CO (FADDX1_RVT)                     0.23       6.60 r
  U478/CO (FADDX1_RVT)                     0.23       6.83 r
  U1478/CO (FADDX1_HVT)                    0.49       7.32 r
  U477/Y (NAND2X0_RVT)                     0.14       7.46 f
  U475/Y (NAND3X0_RVT)                     0.16       7.62 r
  U1493/CO (FADDX1_HVT)                    0.45       8.07 r
  U1496/Y (XOR2X1_HVT)                     0.60       8.67 f
  U1497/Y (NAND2X0_HVT)                    0.19       8.86 r
  U472/Y (NAND4X0_RVT)                     0.13       8.98 f
  Delay3_out1_reg[63]/D (DFFX1_HVT)        0.00       8.98 f
  data arrival time                                   8.98

  clock clk (rise edge)                   11.00      11.00
  clock network delay (ideal)              0.00      11.00
  Delay3_out1_reg[63]/CLK (DFFX1_HVT)      0.00      11.00 r
  library setup time                      -0.33      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -8.98
  -----------------------------------------------------------
  slack (MET)                                         1.69


1
