*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2024-Oct-26 15:46:30 (2024-Oct-26 13:46:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        ../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:      0.4534      68.95%
Total Switching Power:     0.1852      28.17%
Total Leakage Power:      0.01887       2.87%
Total Power:               0.6575 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3113     0.02393    0.006435      0.3417       51.97 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.1421      0.1613     0.01244      0.3158       48.03 
-----------------------------------------------------------------------------------------
Total                             0.4534      0.1852     0.01887      0.6575         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08     0.4534      0.1852     0.01887      0.6575         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ALU_CLK                          0.01909     0.01674   0.0002172     0.03605       5.482 
RX_CLK                         0.0004976   0.0007194   0.0001203    0.001337      0.2034 
TX_CLK                         2.108e-05   3.384e-05   0.0001448   0.0001997     0.03038 
REF_CLK                          0.06358     0.09043   0.0009392      0.1549       23.57 
scan_clk                          0.1095      0.1751    0.002791      0.2874       43.71 
UART_CLK                         0.00336      0.0019    0.000612    0.005872       0.893 
-----------------------------------------------------------------------------------------
Total                              0.196      0.2849    0.004825      0.4858       73.88 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          REF_CLK_M__L4_I2 (CLKINVX40M): 	   0.00886 
* 		Highest Leakage Power:         UART_CLK_M__L4_I0 (CLKBUFX40M): 	 5.483e-05 
* 		Total Cap: 	2.45692e-11 F
* 		Total instances in design:  1838
* 		Total instances in design with no power:     8
*          Total instances in design with no activty:     8
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

