{
  definitions: {
    ports: {
      clock: 1,
      reset_n: 1,

      // AMBA4.AXI4-Lite - Target
      t_axi4l_awvalid: 1,
      t_axi4l_awready: -1,
      t_axi4l_awaddr: 20,
      t_axi4l_awprot: 3,
      t_axi4l_wvalid: 1,
      t_axi4l_wready: -1,
      t_axi4l_wdata: 32,
      t_axi4l_wstrb: 4,
      t_axi4l_bvalid: -1,
      t_axi4l_bready: 1,
      t_axi4l_bresp: -2,
      t_axi4l_arvalid: 1,
      t_axi4l_arready: -1,
      t_axi4l_araddr: 20,
      t_axi4l_arprot: 3,
      t_axi4l_rvalid: -1,
      t_axi4l_rready: 1,
      t_axi4l_rdata: -32,
      t_axi4l_rresp: -2,

      // AMBA4.AXI4-Lite - Initiator
      i_axi4l_awvalid: -1,
      i_axi4l_awready: 1,
      i_axi4l_awaddr: -20,
      i_axi4l_awprot: -3,
      i_axi4l_wvalid: -1,
      i_axi4l_wready: 1,
      i_axi4l_wdata: -32,
      i_axi4l_wstrb: -4,
      i_axi4l_bvalid: 1,
      i_axi4l_bready: -1,
      i_axi4l_bresp: 2,
      i_axi4l_arvalid: -1,
      i_axi4l_arready: 1,
      i_axi4l_araddr: -20,
      i_axi4l_arprot: -3,
      i_axi4l_rvalid: 1,
      i_axi4l_rready: -1,
      i_axi4l_rdata: 32,
      i_axi4l_rresp: 2,

      // AMBA4.AXI4 - Target
      t_axi4_ACLK: 1,
      t_axi4_ARESETn: 1,
      t_axi4_ARQOS: 1,
      t_axi4_AWQOS: 1,
      t_axi4_AWID: 12,
      t_axi4_AWADDR: 37,
      t_axi4_AWLEN: 8,
      t_axi4_AWSIZE: 3,
      t_axi4_AWBURST: 2,
      t_axi4_AWVALID: 1,
      t_axi4_AWCACHE_0: 1,
      t_axi4_AWCOBUF: 1,
      t_axi4_AWLOCK: 1,
      t_axi4_AWALLSTRB: 1,
      t_axi4_AWPROT: 2,
      t_axi4_AWREGION: 2,
      t_axi4_AWAPCMD: 1,
      t_axi4_WLAST: 1,
      t_axi4_WVALID: 1,
      t_axi4_WDATA: 256,
      t_axi4_WSTRB: 32,
      t_axi4_BREADY: 1,
      t_axi4_ARID: 12,
      t_axi4_ARADDR: 37,
      t_axi4_ARLEN: 8,
      t_axi4_ARSIZE: 3,
      t_axi4_ARBURST: 2,
      t_axi4_ARVALID: 1,
      t_axi4_ARLOCK: 1,
      t_axi4_ARPROT: 2,
      t_axi4_ARREGION: 2,
      t_axi4_ARAPCMD: 1,
      t_axi4_RREADY: 1,
      t_axi4_AWREADY: -1,
      t_axi4_WREADY: -1,
      t_axi4_BID: -12,
      t_axi4_BRESP: -2,
      t_axi4_BVALID: -1,
      t_axi4_ARREADY: -1,
      t_axi4_RID: -12,
      t_axi4_RLAST: -1,
      t_axi4_RVALID: -1,
      t_axi4_RDATA: -256,
      t_axi4_RRESP: -2,

      // AMBA4.AXI4 - Initiator
      i_axi4_ACLK: -1,
      i_axi4_ARESETn: -1,
      i_axi4_ARQOS: -1,
      i_axi4_AWQOS: -1,
      i_axi4_AWID: -12,
      i_axi4_AWADDR: -37,
      i_axi4_AWLEN: -8,
      i_axi4_AWSIZE: -3,
      i_axi4_AWBURST: -2,
      i_axi4_AWVALID: -1,
      i_axi4_AWCACHE_0: -1,
      i_axi4_AWCOBUF: -1,
      i_axi4_AWLOCK: -1,
      i_axi4_AWALLSTRB: -1,
      i_axi4_AWPROT: -2,
      i_axi4_AWREGION: -2,
      i_axi4_AWAPCMD: -1,
      i_axi4_WLAST: -1,
      i_axi4_ARESETn: -1,
      i_axi4_ARQOS: -1,
      i_axi4_AWQOS: -1,
      i_axi4_AWID: -12,
      i_axi4_AWADDR: -37,
      i_axi4_AWLEN: -8,
      i_axi4_AWSIZE: -3,
      i_axi4_AWBURST: -2,
      i_axi4_AWVALID: -1,
      i_axi4_AWCACHE_0: -1,
      i_axi4_AWCOBUF: -1,
      i_axi4_AWLOCK: -1,
      i_axi4_AWALLSTRB: -1,
      i_axi4_AWPROT: -2,
      i_axi4_AWREGION: -2,
      i_axi4_AWAPCMD: -1,
      i_axi4_WLAST: -1,
      i_axi4_WVALID: -1,
      i_axi4_WDATA: -256,
      i_axi4_WSTRB: -32,
      i_axi4_BREADY: -1,
      i_axi4_ARID: -12,
      i_axi4_ARADDR: -37,
      i_axi4_ARLEN: -8,
      i_axi4_ARSIZE: -3,
      i_axi4_ARBURST: -2,
      i_axi4_ARVALID: -1,
      i_axi4_ARLOCK: -1,
      i_axi4_ARPROT: -2,
      i_axi4_ARREGION: -2,
      i_axi4_ARAPCMD: -1,
      i_axi4_RREADY: -1,
      i_axi4_AWREADY: 1,
      i_axi4_WREADY: 1,
      i_axi4_BID: 12,
      i_axi4_BRESP: 2,
      i_axi4_BVALID: 1,
      i_axi4_ARREADY: 1,
      i_axi4_RID: 12,
      i_axi4_RLAST: 1,
      i_axi4_RVALID: 1,
      i_axi4_RDATA: 256,
      i_axi4_RRESP: 2,

      // AMBA4.AHB-Lite - Target

      // AMBA4.AHB-Lite - Initiator
      // AMBA3.APB - Target
      // AMBA3.APB - Initiator
      // MEM.SPRAM - Target
      // MEM.SPRAM - Initiator
      // MEM.DPRAM - Target
      // MEM.DPRAM - Initiator
      // TileLink - Target
      // TileLink - Initiator
      // AMBA4.AXI4Stream - Target
      // AMBA4.AXI4Stream - Initiator
    },
  },
  component: {
    vendor: 'sifive',
    library: 'blocks',
    name: 'ark',
    version: '0.1.0',
    busInterfaces: [],
    addressSpaces: [],
    memoryMaps: [],
    model: {
      views: [],
      ports: {$ref: '#/definitions/ports'},
    },
    fileSets: {},
    pSchema: {},
  },
}
