#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1735.in[1] (.names)                                         0.334    21.174
new_n1735.out[0] (.names)                                        0.261    21.435
new_n1748.in[1] (.names)                                         0.337    21.772
new_n1748.out[0] (.names)                                        0.261    22.033
new_n1751.in[1] (.names)                                         0.334    22.366
new_n1751.out[0] (.names)                                        0.261    22.627
n1230.in[1] (.names)                                             0.100    22.727
n1230.out[0] (.names)                                            0.261    22.988
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.988
data arrival time                                                         22.988

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.988
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.012


#Path 2
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1735.in[1] (.names)                                         0.334    21.174
new_n1735.out[0] (.names)                                        0.261    21.435
new_n1734.in[1] (.names)                                         0.337    21.772
new_n1734.out[0] (.names)                                        0.235    22.007
new_n1739.in[1] (.names)                                         0.100    22.107
new_n1739.out[0] (.names)                                        0.235    22.342
n1220.in[2] (.names)                                             0.100    22.442
n1220.out[0] (.names)                                            0.261    22.703
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.703
data arrival time                                                         22.703

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.726


#Path 3
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1735.in[1] (.names)                                         0.334    21.174
new_n1735.out[0] (.names)                                        0.261    21.435
new_n1734.in[1] (.names)                                         0.337    21.772
new_n1734.out[0] (.names)                                        0.235    22.007
new_n1733.in[2] (.names)                                         0.100    22.107
new_n1733.out[0] (.names)                                        0.235    22.342
n1215.in[1] (.names)                                             0.100    22.442
n1215.out[0] (.names)                                            0.261    22.703
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.703
data arrival time                                                         22.703

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.726


#Path 4
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1735.in[1] (.names)                                         0.334    21.174
new_n1735.out[0] (.names)                                        0.261    21.435
new_n1748.in[1] (.names)                                         0.337    21.772
new_n1748.out[0] (.names)                                        0.261    22.033
n1225.in[3] (.names)                                             0.334    22.366
n1225.out[0] (.names)                                            0.261    22.627
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.627
data arrival time                                                         22.627

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.627
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.651


#Path 5
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1721.in[1] (.names)                                         0.100    20.940
new_n1721.out[0] (.names)                                        0.235    21.175
new_n1727.in[0] (.names)                                         0.337    21.512
new_n1727.out[0] (.names)                                        0.235    21.747
n1210.in[1] (.names)                                             0.472    22.220
n1210.out[0] (.names)                                            0.261    22.481
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.481
data arrival time                                                         22.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.504


#Path 6
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1721.in[1] (.names)                                         0.100    20.940
new_n1721.out[0] (.names)                                        0.235    21.175
new_n1720.in[1] (.names)                                         0.337    21.512
new_n1720.out[0] (.names)                                        0.261    21.773
n1205.in[2] (.names)                                             0.337    22.110
n1205.out[0] (.names)                                            0.235    22.345
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.345
data arrival time                                                         22.345

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.345
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.369


#Path 7
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1703.in[0] (.names)                                         0.100    20.064
new_n1703.out[0] (.names)                                        0.235    20.299
new_n1702.in[3] (.names)                                         0.482    20.781
new_n1702.out[0] (.names)                                        0.261    21.042
n1190.in[2] (.names)                                             0.482    21.524
n1190.out[0] (.names)                                            0.235    21.759
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.759
data arrival time                                                         21.759

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.759
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.783


#Path 8
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1703.in[0] (.names)                                         0.100    20.064
new_n1703.out[0] (.names)                                        0.235    20.299
new_n1709.in[0] (.names)                                         0.482    20.781
new_n1709.out[0] (.names)                                        0.235    21.016
n1195.in[1] (.names)                                             0.337    21.353
n1195.out[0] (.names)                                            0.261    21.614
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.614
data arrival time                                                         21.614

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.614
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.638


#Path 9
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1704.in[1] (.names)                                         0.620    19.703
new_n1704.out[0] (.names)                                        0.261    19.964
new_n1717.in[0] (.names)                                         0.616    20.579
new_n1717.out[0] (.names)                                        0.261    20.840
new_n1713.in[2] (.names)                                         0.100    20.940
new_n1713.out[0] (.names)                                        0.235    21.175
n1200.in[1] (.names)                                             0.100    21.275
n1200.out[0] (.names)                                            0.261    21.536
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    21.536
data arrival time                                                         21.536

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.560


#Path 10
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1697.in[0] (.names)                                         0.621    19.704
new_n1697.out[0] (.names)                                        0.235    19.939
new_n1696.in[2] (.names)                                         0.337    20.276
new_n1696.out[0] (.names)                                        0.235    20.511
n1185.in[1] (.names)                                             0.100    20.611
n1185.out[0] (.names)                                            0.261    20.872
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    20.872
data arrival time                                                         20.872

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.872
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.895


#Path 11
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1673.in[0] (.names)                                         0.100    18.822
new_n1673.out[0] (.names)                                        0.235    19.057
new_n1680.in[1] (.names)                                         0.339    19.396
new_n1680.out[0] (.names)                                        0.235    19.631
new_n1679.in[1] (.names)                                         0.100    19.731
new_n1679.out[0] (.names)                                        0.261    19.992
n1170.in[2] (.names)                                             0.466    20.457
n1170.out[0] (.names)                                            0.235    20.692
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.692
data arrival time                                                         20.692

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.716


#Path 12
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1690.in[0] (.names)                                         0.621    19.704
new_n1690.out[0] (.names)                                        0.235    19.939
n1180.in[1] (.names)                                             0.477    20.416
n1180.out[0] (.names)                                            0.261    20.677
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.677
data arrival time                                                         20.677

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.700


#Path 13
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1687.in[1] (.names)                                         0.100    18.822
new_n1687.out[0] (.names)                                        0.261    19.083
new_n1683.in[3] (.names)                                         0.620    19.703
new_n1683.out[0] (.names)                                        0.261    19.964
n1175.in[2] (.names)                                             0.100    20.064
n1175.out[0] (.names)                                            0.235    20.299
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    20.299
data arrival time                                                         20.299

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.299
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.322


#Path 14
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1674.in[1] (.names)                                         0.737    18.461
new_n1674.out[0] (.names)                                        0.261    18.722
new_n1673.in[0] (.names)                                         0.100    18.822
new_n1673.out[0] (.names)                                        0.235    19.057
new_n1672.in[3] (.names)                                         0.335    19.391
new_n1672.out[0] (.names)                                        0.261    19.652
n1165.in[2] (.names)                                             0.332    19.985
n1165.out[0] (.names)                                            0.235    20.220
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    20.220
data arrival time                                                         20.220

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.243


#Path 15
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1661.in[1] (.names)                                         0.100    17.824
new_n1661.out[0] (.names)                                        0.235    18.059
new_n1667.in[0] (.names)                                         0.338    18.397
new_n1667.out[0] (.names)                                        0.235    18.632
n1160.in[1] (.names)                                             0.337    18.968
n1160.out[0] (.names)                                            0.261    19.229
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.229
data arrival time                                                         19.229

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.253


#Path 16
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1644_1.in[0] (.names)                                       0.475    17.464
new_n1644_1.out[0] (.names)                                      0.235    17.699
new_n1643_1.in[3] (.names)                                       0.485    18.183
new_n1643_1.out[0] (.names)                                      0.261    18.444
n1140.in[2] (.names)                                             0.338    18.782
n1140.out[0] (.names)                                            0.235    19.017
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    19.017
data arrival time                                                         19.017

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.017
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.041


#Path 17
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1644_1.in[0] (.names)                                       0.475    17.464
new_n1644_1.out[0] (.names)                                      0.235    17.699
new_n1650.in[0] (.names)                                         0.485    18.183
new_n1650.out[0] (.names)                                        0.235    18.418
n1145.in[1] (.names)                                             0.337    18.755
n1145.out[0] (.names)                                            0.261    19.016
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    19.016
data arrival time                                                         19.016

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.040


#Path 18
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1661.in[1] (.names)                                         0.100    17.824
new_n1661.out[0] (.names)                                        0.235    18.059
new_n1660.in[0] (.names)                                         0.338    18.397
new_n1660.out[0] (.names)                                        0.235    18.632
n1155.in[1] (.names)                                             0.100    18.732
n1155.out[0] (.names)                                            0.261    18.993
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    18.993
data arrival time                                                         18.993

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.016


#Path 19
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1645.in[2] (.names)                                         0.339    16.728
new_n1645.out[0] (.names)                                        0.261    16.989
new_n1657.in[0] (.names)                                         0.473    17.463
new_n1657.out[0] (.names)                                        0.261    17.724
new_n1654.in[2] (.names)                                         0.100    17.824
new_n1654.out[0] (.names)                                        0.235    18.059
n1150.in[1] (.names)                                             0.100    18.159
n1150.out[0] (.names)                                            0.261    18.420
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.420
data arrival time                                                         18.420

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.443


#Path 20
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1628_1.in[1] (.names)                                       0.100    16.154
new_n1628_1.out[0] (.names)                                      0.235    16.389
new_n1631_1.in[0] (.names)                                       0.100    16.489
new_n1631_1.out[0] (.names)                                      0.235    16.724
new_n1638.in[0] (.names)                                         0.100    16.824
new_n1638.out[0] (.names)                                        0.235    17.059
n1135.in[1] (.names)                                             0.758    17.817
n1135.out[0] (.names)                                            0.261    18.078
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    18.078
data arrival time                                                         18.078

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.101


#Path 21
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1628_1.in[1] (.names)                                       0.100    16.154
new_n1628_1.out[0] (.names)                                      0.235    16.389
new_n1631_1.in[0] (.names)                                       0.100    16.489
new_n1631_1.out[0] (.names)                                      0.235    16.724
new_n1630.in[2] (.names)                                         0.336    17.060
new_n1630.out[0] (.names)                                        0.235    17.295
n1130.in[1] (.names)                                             0.100    17.395
n1130.out[0] (.names)                                            0.261    17.656
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.656
data arrival time                                                         17.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.679


#Path 22
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1619_1.in[1] (.names)                                       0.477    15.819
new_n1619_1.out[0] (.names)                                      0.235    16.054
new_n1621.in[0] (.names)                                         0.100    16.154
new_n1621.out[0] (.names)                                        0.235    16.389
n1120.in[1] (.names)                                             0.483    16.872
n1120.out[0] (.names)                                            0.261    17.133
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.133
data arrival time                                                         17.133

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.133
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.157


#Path 23
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1626.in[0] (.names)                                         0.477    15.819
new_n1626.out[0] (.names)                                        0.235    16.054
new_n1625.in[0] (.names)                                         0.100    16.154
new_n1625.out[0] (.names)                                        0.235    16.389
new_n1624_1.in[1] (.names)                                       0.100    16.489
new_n1624_1.out[0] (.names)                                      0.261    16.750
n1125.in[2] (.names)                                             0.100    16.850
n1125.out[0] (.names)                                            0.235    17.085
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.085
data arrival time                                                         17.085

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.085
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.109


#Path 24
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1617.in[5] (.names)                                         0.100    15.081
new_n1617.out[0] (.names)                                        0.261    15.342
new_n1616_1.in[0] (.names)                                       0.477    15.819
new_n1616_1.out[0] (.names)                                      0.235    16.054
new_n1615_1.in[0] (.names)                                       0.100    16.154
new_n1615_1.out[0] (.names)                                      0.235    16.389
n1115.in[1] (.names)                                             0.330    16.719
n1115.out[0] (.names)                                            0.261    16.980
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    16.980
data arrival time                                                         16.980

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.004


#Path 25
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1612_1.in[2] (.names)                                       0.100    15.081
new_n1612_1.out[0] (.names)                                      0.235    15.316
new_n1611_1.in[3] (.names)                                       0.481    15.797
new_n1611_1.out[0] (.names)                                      0.261    16.058
n1110.in[1] (.names)                                             0.471    16.530
n1110.out[0] (.names)                                            0.261    16.791
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.791
data arrival time                                                         16.791

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.814


#Path 26
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[3] (multiply)                                     1.523    11.501
new_n1593.in[0] (.names)                                         2.528    14.029
new_n1593.out[0] (.names)                                        0.235    14.264
new_n1597.in[4] (.names)                                         0.100    14.364
new_n1597.out[0] (.names)                                        0.261    14.625
new_n1596_1.in[0] (.names)                                       0.613    15.238
new_n1596_1.out[0] (.names)                                      0.235    15.473
n1095.in[1] (.names)                                             0.478    15.951
n1095.out[0] (.names)                                            0.261    16.212
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.212
data arrival time                                                         16.212

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.212
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.236


#Path 27
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[3] (multiply)                                     1.523    11.501
new_n1593.in[0] (.names)                                         2.528    14.029
new_n1593.out[0] (.names)                                        0.235    14.264
new_n1597.in[4] (.names)                                         0.100    14.364
new_n1597.out[0] (.names)                                        0.261    14.625
new_n1600_1.in[0] (.names)                                       0.613    15.238
new_n1600_1.out[0] (.names)                                      0.261    15.499
n1100.in[1] (.names)                                             0.330    15.830
n1100.out[0] (.names)                                            0.261    16.091
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    16.091
data arrival time                                                         16.091

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.091
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.114


#Path 28
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[2] (multiply)                                     1.523    11.501
new_n1594.in[1] (.names)                                         2.484    13.985
new_n1594.out[0] (.names)                                        0.261    14.246
new_n1606.in[0] (.names)                                         0.475    14.720
new_n1606.out[0] (.names)                                        0.261    14.981
new_n1605.in[0] (.names)                                         0.100    15.081
new_n1605.out[0] (.names)                                        0.235    15.316
new_n1604_1.in[0] (.names)                                       0.100    15.416
new_n1604_1.out[0] (.names)                                      0.235    15.651
n1105.in[1] (.names)                                             0.100    15.751
n1105.out[0] (.names)                                            0.261    16.012
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.012
data arrival time                                                         16.012

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.036


#Path 29
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[1] (multiply)                                     1.523    11.501
new_n1590.in[4] (.names)                                         2.477    13.978
new_n1590.out[0] (.names)                                        0.261    14.239
new_n1588_1.in[1] (.names)                                       0.612    14.851
new_n1588_1.out[0] (.names)                                      0.235    15.086
n1085.in[1] (.names)                                             0.479    15.565
n1085.out[0] (.names)                                            0.261    15.826
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.826
data arrival time                                                         15.826

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.826
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.850


#Path 30
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[1] (multiply)                                     1.523    11.501
new_n1590.in[4] (.names)                                         2.477    13.978
new_n1590.out[0] (.names)                                        0.261    14.239
new_n1592_1.in[1] (.names)                                       0.612    14.851
new_n1592_1.out[0] (.names)                                      0.261    15.112
n1090.in[1] (.names)                                             0.332    15.445
n1090.out[0] (.names)                                            0.261    15.706
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.706
data arrival time                                                         15.706

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.729


#Path 31
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[0] (multiply)                                     1.523    11.501
new_n1584_1.in[2] (.names)                                       2.485    13.986
new_n1584_1.out[0] (.names)                                      0.261    14.247
n1075.in[2] (.names)                                             0.476    14.723
n1075.out[0] (.names)                                            0.235    14.958
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.958
data arrival time                                                         14.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.981


#Path 32
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[21] (multiply)                                    1.523     2.653
$mul~15[0].a[21] (multiply)                                      2.951     5.604
$mul~15[0].out[11] (multiply)                                    1.523     7.127
$mul~16[0].a[11] (multiply)                                      2.851     9.978
$mul~16[0].out[0] (multiply)                                     1.523    11.501
new_n1586.in[1] (.names)                                         2.485    13.986
new_n1586.out[0] (.names)                                        0.261    14.247
n1080.in[1] (.names)                                             0.334    14.580
n1080.out[0] (.names)                                            0.261    14.841
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.841
data arrival time                                                         14.841

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.841
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.865


#Path 33
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1865.in[2] (.names)                                         0.100     9.882
new_n1865.out[0] (.names)                                        0.261    10.143
new_n1870.in[0] (.names)                                         0.472    10.615
new_n1870.out[0] (.names)                                        0.235    10.850
new_n1872.in[0] (.names)                                         0.100    10.950
new_n1872.out[0] (.names)                                        0.261    11.211
n1513.in[4] (.names)                                             0.100    11.311
n1513.out[0] (.names)                                            0.261    11.572
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.572
data arrival time                                                         11.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.596


#Path 34
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1865.in[2] (.names)                                         0.100     9.882
new_n1865.out[0] (.names)                                        0.261    10.143
new_n1870.in[0] (.names)                                         0.472    10.615
new_n1870.out[0] (.names)                                        0.235    10.850
new_n1874.in[0] (.names)                                         0.100    10.950
new_n1874.out[0] (.names)                                        0.235    11.185
n1518.in[2] (.names)                                             0.100    11.285
n1518.out[0] (.names)                                            0.261    11.546
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.546
data arrival time                                                         11.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.570


#Path 35
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1865.in[2] (.names)                                         0.100     9.882
new_n1865.out[0] (.names)                                        0.261    10.143
new_n1870.in[0] (.names)                                         0.472    10.615
new_n1870.out[0] (.names)                                        0.235    10.850
new_n1869.in[1] (.names)                                         0.100    10.950
new_n1869.out[0] (.names)                                        0.261    11.211
n1508.in[2] (.names)                                             0.100    11.311
n1508.out[0] (.names)                                            0.235    11.546
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.546
data arrival time                                                         11.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.570


#Path 36
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1862.in[2] (.names)                                         0.100     9.882
new_n1862.out[0] (.names)                                        0.235    10.117
new_n1861.in[1] (.names)                                         0.482    10.599
new_n1861.out[0] (.names)                                        0.261    10.860
n1493.in[2] (.names)                                             0.334    11.194
n1493.out[0] (.names)                                            0.235    11.429
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.429
data arrival time                                                         11.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.429
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.452


#Path 37
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1865.in[2] (.names)                                         0.100     9.882
new_n1865.out[0] (.names)                                        0.261    10.143
new_n1864.in[0] (.names)                                         0.472    10.615
new_n1864.out[0] (.names)                                        0.235    10.850
n1498.in[1] (.names)                                             0.100    10.950
n1498.out[0] (.names)                                            0.261    11.211
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.211
data arrival time                                                         11.211

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.235


#Path 38
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1865.in[2] (.names)                                         0.100     9.882
new_n1865.out[0] (.names)                                        0.261    10.143
new_n1867.in[0] (.names)                                         0.472    10.615
new_n1867.out[0] (.names)                                        0.235    10.850
n1503.in[1] (.names)                                             0.100    10.950
n1503.out[0] (.names)                                            0.261    11.211
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.211
data arrival time                                                         11.211

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.235


#Path 39
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1852.in[0] (.names)                                         0.335     9.755
new_n1852.out[0] (.names)                                        0.235     9.990
new_n1851.in[1] (.names)                                         0.100    10.090
new_n1851.out[0] (.names)                                        0.261    10.351
n1478.in[2] (.names)                                             0.330    10.681
n1478.out[0] (.names)                                            0.235    10.916
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    10.916
data arrival time                                                         10.916

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.940


#Path 40
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1841.in[0] (.names)                                         0.631     9.691
new_n1841.out[0] (.names)                                        0.235     9.926
new_n1840.in[1] (.names)                                         0.100    10.026
new_n1840.out[0] (.names)                                        0.261    10.287
n1463.in[2] (.names)                                             0.337    10.624
n1463.out[0] (.names)                                            0.235    10.859
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.859
data arrival time                                                         10.859

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.882


#Path 41
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1841.in[0] (.names)                                         0.631     9.691
new_n1841.out[0] (.names)                                        0.235     9.926
new_n1846.in[0] (.names)                                         0.100    10.026
new_n1846.out[0] (.names)                                        0.235    10.261
n1468.in[1] (.names)                                             0.337    10.598
n1468.out[0] (.names)                                            0.261    10.859
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    10.859
data arrival time                                                         10.859

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.882


#Path 42
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1848.in[0] (.names)                                         0.335     9.755
new_n1848.out[0] (.names)                                        0.235     9.990
n1473.in[1] (.names)                                             0.480    10.470
n1473.out[0] (.names)                                            0.261    10.731
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.731
data arrival time                                                         10.731

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.731
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.755


#Path 43
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1852.in[0] (.names)                                         0.335     9.755
new_n1852.out[0] (.names)                                        0.235     9.990
new_n1854.in[0] (.names)                                         0.100    10.090
new_n1854.out[0] (.names)                                        0.235    10.325
n1483.in[1] (.names)                                             0.100    10.425
n1483.out[0] (.names)                                            0.261    10.686
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    10.686
data arrival time                                                         10.686

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.686
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.710


#Path 44
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1842.in[0] (.names)                                         0.629     8.799
new_n1842.out[0] (.names)                                        0.261     9.060
new_n1849.in[5] (.names)                                         0.100     9.160
new_n1849.out[0] (.names)                                        0.261     9.421
new_n1857.in[0] (.names)                                         0.100     9.521
new_n1857.out[0] (.names)                                        0.261     9.782
new_n1856.in[0] (.names)                                         0.100     9.882
new_n1856.out[0] (.names)                                        0.235    10.117
n1488.in[1] (.names)                                             0.100    10.217
n1488.out[0] (.names)                                            0.261    10.478
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.478
data arrival time                                                         10.478

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.501


#Path 45
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1835.in[0] (.names)                                         0.100     8.270
new_n1835.out[0] (.names)                                        0.235     8.505
new_n1834.in[1] (.names)                                         0.337     8.842
new_n1834.out[0] (.names)                                        0.261     9.103
n1453.in[2] (.names)                                             0.483     9.586
n1453.out[0] (.names)                                            0.235     9.821
$sdffe~4^Q~18.D[0] (.latch)                                      0.000     9.821
data arrival time                                                          9.821

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.845


#Path 46
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1835.in[0] (.names)                                         0.100     8.270
new_n1835.out[0] (.names)                                        0.235     8.505
new_n1838.in[0] (.names)                                         0.337     8.842
new_n1838.out[0] (.names)                                        0.235     9.077
new_n1837.in[1] (.names)                                         0.100     9.177
new_n1837.out[0] (.names)                                        0.261     9.438
n1458.in[2] (.names)                                             0.100     9.538
n1458.out[0] (.names)                                            0.235     9.773
$sdffe~4^Q~19.D[0] (.latch)                                      0.000     9.773
data arrival time                                                          9.773

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.773
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.796


#Path 47
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1829.in[0] (.names)                                         0.335     8.169
new_n1829.out[0] (.names)                                        0.235     8.404
new_n1828.in[1] (.names)                                         0.100     8.504
new_n1828.out[0] (.names)                                        0.261     8.765
n1443.in[2] (.names)                                             0.337     9.102
n1443.out[0] (.names)                                            0.235     9.337
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.337
data arrival time                                                          9.337

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.361


#Path 48
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1823.in[2] (.names)                                         0.335     7.808
new_n1823.out[0] (.names)                                        0.235     8.043
new_n1822.in[1] (.names)                                         0.337     8.380
new_n1822.out[0] (.names)                                        0.261     8.641
n1433.in[2] (.names)                                             0.337     8.978
n1433.out[0] (.names)                                            0.235     9.213
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     9.213
data arrival time                                                          9.213

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.213
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.237


#Path 49
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1832.in[0] (.names)                                         0.100     7.935
new_n1832.out[0] (.names)                                        0.235     8.170
new_n1831.in[0] (.names)                                         0.100     8.270
new_n1831.out[0] (.names)                                        0.235     8.505
n1448.in[1] (.names)                                             0.100     8.605
n1448.out[0] (.names)                                            0.261     8.866
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     8.866
data arrival time                                                          8.866

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.889


#Path 50
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1817.in[0] (.names)                                         0.335     7.808
new_n1817.out[0] (.names)                                        0.235     8.043
n1428.in[1] (.names)                                             0.334     8.377
n1428.out[0] (.names)                                            0.261     8.638
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     8.638
data arrival time                                                          8.638

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.638
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.661


#Path 51
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1818.in[0] (.names)                                         0.337     7.213
new_n1818.out[0] (.names)                                        0.261     7.474
new_n1826.in[2] (.names)                                         0.100     7.574
new_n1826.out[0] (.names)                                        0.261     7.835
new_n1825.in[0] (.names)                                         0.100     7.935
new_n1825.out[0] (.names)                                        0.235     8.170
n1438.in[1] (.names)                                             0.100     8.270
n1438.out[0] (.names)                                            0.261     8.531
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     8.531
data arrival time                                                          8.531

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.531
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.554


#Path 52
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1815.in[0] (.names)                                         0.100     6.976
new_n1815.out[0] (.names)                                        0.235     7.211
new_n1814.in[1] (.names)                                         0.100     7.311
new_n1814.out[0] (.names)                                        0.261     7.572
n1423.in[2] (.names)                                             0.100     7.672
n1423.out[0] (.names)                                            0.235     7.907
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     7.907
data arrival time                                                          7.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.930


#Path 53
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1812.in[0] (.names)                                         0.100     6.976
new_n1812.out[0] (.names)                                        0.235     7.211
n1418.in[1] (.names)                                             0.338     7.549
n1418.out[0] (.names)                                            0.261     7.810
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     7.810
data arrival time                                                          7.810

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.833


#Path 54
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1810.in[0] (.names)                                         0.336     6.641
new_n1810.out[0] (.names)                                        0.235     6.876
new_n1809.in[1] (.names)                                         0.100     6.976
new_n1809.out[0] (.names)                                        0.261     7.237
n1413.in[2] (.names)                                             0.337     7.574
n1413.out[0] (.names)                                            0.235     7.809
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     7.809
data arrival time                                                          7.809

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.832


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1507.in[5] (.names)                                                                                                              0.893     6.601
new_n1507.out[0] (.names)                                                                                                             0.261     6.862
n872.in[2] (.names)                                                                                                                   0.478     7.340
n872.out[0] (.names)                                                                                                                  0.235     7.575
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.575
data arrival time                                                                                                                               7.575

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.575
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.599


#Path 56
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1537.in[0] (.names)                                                                                                              0.100     5.995
new_n1537.out[0] (.names)                                                                                                             0.261     6.256
new_n1545.in[2] (.names)                                                                                                              0.336     6.592
new_n1545.out[0] (.names)                                                                                                             0.261     6.853
new_n1547_1.in[0] (.names)                                                                                                            0.100     6.953
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.214
n932.in[4] (.names)                                                                                                                   0.100     7.314
n932.out[0] (.names)                                                                                                                  0.261     7.575
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.575
data arrival time                                                                                                                               7.575

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.575
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.599


#Path 57
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1537.in[0] (.names)                                                                                                              0.100     5.995
new_n1537.out[0] (.names)                                                                                                             0.261     6.256
new_n1545.in[2] (.names)                                                                                                              0.336     6.592
new_n1545.out[0] (.names)                                                                                                             0.261     6.853
new_n1549.in[0] (.names)                                                                                                              0.100     6.953
new_n1549.out[0] (.names)                                                                                                             0.235     7.188
n937.in[2] (.names)                                                                                                                   0.100     7.288
n937.out[0] (.names)                                                                                                                  0.261     7.549
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.549
data arrival time                                                                                                                               7.549

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.549
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.573


#Path 58
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1537.in[0] (.names)                                                                                                              0.100     5.995
new_n1537.out[0] (.names)                                                                                                             0.261     6.256
new_n1545.in[2] (.names)                                                                                                              0.336     6.592
new_n1545.out[0] (.names)                                                                                                             0.261     6.853
new_n1544_1.in[0] (.names)                                                                                                            0.100     6.953
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.188
n927.in[1] (.names)                                                                                                                   0.100     7.288
n927.out[0] (.names)                                                                                                                  0.261     7.549
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.549
data arrival time                                                                                                                               7.549

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.549
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.573


#Path 59
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1537.in[0] (.names)                                                                                                              0.100     5.995
new_n1537.out[0] (.names)                                                                                                             0.261     6.256
new_n1542.in[2] (.names)                                                                                                              0.336     6.592
new_n1542.out[0] (.names)                                                                                                             0.235     6.827
new_n1541.in[1] (.names)                                                                                                              0.100     6.927
new_n1541.out[0] (.names)                                                                                                             0.261     7.188
n922.in[2] (.names)                                                                                                                   0.100     7.288
n922.out[0] (.names)                                                                                                                  0.235     7.523
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.523
data arrival time                                                                                                                               7.523

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.523
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.547


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1533.in[5] (.names)                                                                                                              1.182     6.890
new_n1533.out[0] (.names)                                                                                                             0.261     7.151
n912.in[2] (.names)                                                                                                                   0.100     7.251
n912.out[0] (.names)                                                                                                                  0.235     7.486
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.486
data arrival time                                                                                                                               7.486

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.486
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.510


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1525.in[5] (.names)                                                                                                              0.893     6.601
new_n1525.out[0] (.names)                                                                                                             0.261     6.862
n897.in[2] (.names)                                                                                                                   0.340     7.203
n897.out[0] (.names)                                                                                                                  0.235     7.438
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.438
data arrival time                                                                                                                               7.438

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.438
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.461


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
new_n1469_1.in[5] (.names)                                                                                                           0.752     6.460
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.721
n807.in[2] (.names)                                                                                                                  0.340     7.061
n807.out[0] (.names)                                                                                                                 0.235     7.296
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.296
data arrival time                                                                                                                              7.296

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.296
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.320


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
new_n1462.in[5] (.names)                                                                                                             0.752     6.460
new_n1462.out[0] (.names)                                                                                                            0.261     6.721
n797.in[2] (.names)                                                                                                                  0.336     7.057
n797.out[0] (.names)                                                                                                                 0.235     7.292
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.292
data arrival time                                                                                                                              7.292

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.292
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.316


#Path 64
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1807.in[0] (.names)                                         0.100     6.070
new_n1807.out[0] (.names)                                        0.235     6.305
new_n1806.in[1] (.names)                                         0.336     6.641
new_n1806.out[0] (.names)                                        0.261     6.902
n1408.in[2] (.names)                                             0.100     7.002
n1408.out[0] (.names)                                            0.235     7.237
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.237
data arrival time                                                          7.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.260


#Path 65
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1537.in[0] (.names)                                                                                                              0.100     5.995
new_n1537.out[0] (.names)                                                                                                             0.261     6.256
new_n1536_1.in[0] (.names)                                                                                                            0.336     6.592
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.827
n917.in[1] (.names)                                                                                                                   0.100     6.927
n917.out[0] (.names)                                                                                                                  0.261     7.188
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.188
data arrival time                                                                                                                               7.188

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.188
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.212


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1513_1.in[5] (.names)                                                                                                            0.625     6.333
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.594
n882.in[2] (.names)                                                                                                                   0.337     6.930
n882.out[0] (.names)                                                                                                                  0.235     7.165
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.165
data arrival time                                                                                                                               7.165

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.165
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.189


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1519_1.in[5] (.names)                                                                                                            0.625     6.333
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.594
n887.in[2] (.names)                                                                                                                   0.332     6.926
n887.out[0] (.names)                                                                                                                  0.235     7.161
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.161
data arrival time                                                                                                                               7.161

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.161
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.184


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1495.in[5] (.names)                                                                                                              0.611     6.319
new_n1495.out[0] (.names)                                                                                                             0.261     6.580
n852.in[2] (.names)                                                                                                                   0.335     6.915
n852.out[0] (.names)                                                                                                                  0.235     7.150
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.150
data arrival time                                                                                                                               7.150

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.150
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.173


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1501.in[5] (.names)                                                                                                              0.611     6.319
new_n1501.out[0] (.names)                                                                                                             0.261     6.580
n862.in[2] (.names)                                                                                                                   0.335     6.915
n862.out[0] (.names)                                                                                                                  0.235     7.150
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.150
data arrival time                                                                                                                               7.150

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.150
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.173


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1487.in[5] (.names)                                                                                                              0.611     6.319
new_n1487.out[0] (.names)                                                                                                             0.261     6.580
n842.in[2] (.names)                                                                                                                   0.332     6.913
n842.out[0] (.names)                                                                                                                  0.235     7.148
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.148
data arrival time                                                                                                                               7.148

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.148
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.171


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
new_n1479_1.in[5] (.names)                                                                                                           0.752     6.460
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.721
n827.in[2] (.names)                                                                                                                  0.100     6.821
n827.out[0] (.names)                                                                                                                 0.235     7.056
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     7.056
data arrival time                                                                                                                              7.056

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.056
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.080


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
new_n1474_1.in[5] (.names)                                                                                                           0.752     6.460
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.721
n817.in[2] (.names)                                                                                                                  0.100     6.821
n817.out[0] (.names)                                                                                                                 0.235     7.056
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     7.056
data arrival time                                                                                                                              7.056

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.056
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.080


#Path 73
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1796.in[1] (.names)                                         0.477     6.112
new_n1796.out[0] (.names)                                        0.261     6.373
n1388.in[2] (.names)                                             0.339     6.712
n1388.out[0] (.names)                                            0.235     6.947
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     6.947
data arrival time                                                          6.947

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.971


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1510.in[5] (.names)                                                                                                              0.625     6.333
new_n1510.out[0] (.names)                                                                                                             0.261     6.594
n877.in[2] (.names)                                                                                                                   0.100     6.694
n877.out[0] (.names)                                                                                                                  0.235     6.929
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.929
data arrival time                                                                                                                               6.929

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.929
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.952


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
new_n1482.in[5] (.names)                                                                                                              0.611     6.319
new_n1482.out[0] (.names)                                                                                                             0.261     6.580
n832.in[2] (.names)                                                                                                                   0.100     6.680
n832.out[0] (.names)                                                                                                                  0.235     6.915
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     6.915
data arrival time                                                                                                                               6.915

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.915
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.939


#Path 76
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1804.in[0] (.names)                                         0.100     6.070
new_n1804.out[0] (.names)                                        0.235     6.305
n1403.in[1] (.names)                                             0.338     6.643
n1403.out[0] (.names)                                            0.261     6.904
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     6.904
data arrival time                                                          6.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.928


#Path 77
Startpoint: $sdffe~3^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
$sdffe~3^Q~5.Q[0] (.latch) [clock-to-output]                     0.124     0.166
$mul~14[0].a[5] (multiply)                                       0.963     1.130
$mul~14[0].out[0] (multiply)                                     1.523     2.653
new_n1792.in[5] (.names)                                         2.386     5.039
new_n1792.out[0] (.names)                                        0.261     5.300
new_n1797.in[0] (.names)                                         0.100     5.400
new_n1797.out[0] (.names)                                        0.235     5.635
new_n1802.in[0] (.names)                                         0.100     5.735
new_n1802.out[0] (.names)                                        0.235     5.970
new_n1801.in[1] (.names)                                         0.338     6.308
new_n1801.out[0] (.names)                                        0.261     6.569
n1398.in[2] (.names)                                             0.100     6.669
n1398.out[0] (.names)                                            0.235     6.904
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     6.904
data arrival time                                                          6.904

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.904
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.928


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
new_n1791.in[5] (.names)                                                                                                             0.332     6.040
new_n1791.out[0] (.names)                                                                                                            0.261     6.301
n1378.in[2] (.names)                                                                                                                 0.340     6.642
n1378.out[0] (.names)                                                                                                                0.235     6.877
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     6.877
data arrival time                                                                                                                              6.877

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.877
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.900


#Path 79
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1531_1.in[0] (.names)                                                                                                            0.100     5.995
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.230
n907.in[1] (.names)                                                                                                                   0.100     6.330
n907.out[0] (.names)                                                                                                                  0.261     6.591
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.591
data arrival time                                                                                                                               6.591

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.591
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.615


#Path 80
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            1.056     1.056
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.317
new_n1470.in[0] (.names)                                                                                                              0.100     1.417
new_n1470.out[0] (.names)                                                                                                             0.235     1.652
new_n1475.in[0] (.names)                                                                                                              0.100     1.752
new_n1475.out[0] (.names)                                                                                                             0.235     1.987
new_n1480.in[0] (.names)                                                                                                              0.100     2.087
new_n1480.out[0] (.names)                                                                                                             0.235     2.322
new_n1483_1.in[0] (.names)                                                                                                            0.612     2.934
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.169
new_n1491.in[0] (.names)                                                                                                              0.336     3.505
new_n1491.out[0] (.names)                                                                                                             0.261     3.766
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.866
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.127
new_n1505.in[0] (.names)                                                                                                              0.100     4.227
new_n1505.out[0] (.names)                                                                                                             0.235     4.462
new_n1515.in[0] (.names)                                                                                                              0.477     4.938
new_n1515.out[0] (.names)                                                                                                             0.261     5.199
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.299
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.560
new_n1529.in[0] (.names)                                                                                                              0.100     5.660
new_n1529.out[0] (.names)                                                                                                             0.235     5.895
new_n1528_1.in[0] (.names)                                                                                                            0.100     5.995
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.230
n902.in[1] (.names)                                                                                                                   0.100     6.330
n902.out[0] (.names)                                                                                                                  0.261     6.591
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.591
data arrival time                                                                                                                               6.591

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.591
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.615


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1435.in[1] (.names)                                                                                                              0.931     1.098
new_n1435.out[0] (.names)                                                                                                             0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.029
new_n1432.in[2] (.names)                                                                                                              0.100     2.129
new_n1432.out[0] (.names)                                                                                                             0.235     2.364
new_n1431.in[2] (.names)                                                                                                              0.100     2.464
new_n1431.out[0] (.names)                                                                                                             0.261     2.725
new_n1430.in[0] (.names)                                                                                                              0.338     3.062
new_n1430.out[0] (.names)                                                                                                             0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.045
new_n1427.in[1] (.names)                                                                                                              0.100     4.145
new_n1427.out[0] (.names)                                                                                                             0.261     4.406
n1070.in[0] (.names)                                                                                                                  1.067     5.473
n1070.out[0] (.names)                                                                                                                 0.235     5.708
n892.in[5] (.names)                                                                                                                   0.621     6.329
n892.out[0] (.names)                                                                                                                  0.261     6.590
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.590
data arrival time                                                                                                                               6.590

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.590
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.614


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
n1070.in[0] (.names)                                                                                                                 1.067     5.473
n1070.out[0] (.names)                                                                                                                0.235     5.708
$sdff~2^Q~0.D[0] (.latch)                                                                                                            0.856     6.564
data arrival time                                                                                                                              6.564

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.564
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.588


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1022.in[2] (.names)                                                                                                                 1.331     6.310
n1022.out[0] (.names)                                                                                                                0.235     6.545
Xoutport~20.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~20.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1259.in[2] (.names)                                                                                                                 1.331     6.310
n1259.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~6.D[0] (.latch)                                                                                                             0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~6.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1267.in[2] (.names)                                                                                                                 1.331     6.310
n1267.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~8.D[0] (.latch)                                                                                                             0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1271.in[2] (.names)                                                                                                                 1.331     6.310
n1271.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~9.D[0] (.latch)                                                                                                             0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~9.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1279.in[2] (.names)                                                                                                                 1.331     6.310
n1279.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~11.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1283.in[2] (.names)                                                                                                                 1.331     6.310
n1283.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~12.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1287.in[2] (.names)                                                                                                                 1.331     6.310
n1287.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~13.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1311.in[2] (.names)                                                                                                                 1.331     6.310
n1311.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~19.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~19.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1303.in[2] (.names)                                                                                                                 1.331     6.310
n1303.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~17.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~17.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1299.in[2] (.names)                                                                                                                 1.331     6.310
n1299.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~16.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1275.in[2] (.names)                                                                                                                 1.331     6.310
n1275.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~10.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1291.in[2] (.names)                                                                                                                 1.331     6.310
n1291.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~14.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n1295.in[2] (.names)                                                                                                                 1.331     6.310
n1295.out[0] (.names)                                                                                                                0.235     6.545
Uoutport~15.D[0] (.latch)                                                                                                            0.000     6.545
data arrival time                                                                                                                              6.545

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.545
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.569


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n990.in[2] (.names)                                                                                                                  1.320     6.299
n990.out[0] (.names)                                                                                                                 0.235     6.534
Xoutport~12.D[0] (.latch)                                                                                                            0.000     6.534
data arrival time                                                                                                                              6.534

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.534
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.558


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n958.in[2] (.names)                                                                                                                  1.320     6.299
n958.out[0] (.names)                                                                                                                 0.235     6.534
Xoutport~4.D[0] (.latch)                                                                                                             0.000     6.534
data arrival time                                                                                                                              6.534

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.534
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.558


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n982.in[2] (.names)                                                                                                                  1.320     6.299
n982.out[0] (.names)                                                                                                                 0.235     6.534
Xoutport~10.D[0] (.latch)                                                                                                            0.000     6.534
data arrival time                                                                                                                              6.534

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.534
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.558


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n986.in[2] (.names)                                                                                                                  1.320     6.299
n986.out[0] (.names)                                                                                                                 0.235     6.534
Xoutport~11.D[0] (.latch)                                                                                                            0.000     6.534
data arrival time                                                                                                                              6.534

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.534
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.558


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[4].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1435.in[1] (.names)                                                                                                             0.931     1.098
new_n1435.out[0] (.names)                                                                                                            0.235     1.333
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.433
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.694
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.794
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.029
new_n1432.in[2] (.names)                                                                                                             0.100     2.129
new_n1432.out[0] (.names)                                                                                                            0.235     2.364
new_n1431.in[2] (.names)                                                                                                             0.100     2.464
new_n1431.out[0] (.names)                                                                                                            0.261     2.725
new_n1430.in[0] (.names)                                                                                                             0.338     3.062
new_n1430.out[0] (.names)                                                                                                            0.261     3.323
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.423
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.684
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.784
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.045
new_n1427.in[1] (.names)                                                                                                             0.100     4.145
new_n1427.out[0] (.names)                                                                                                            0.261     4.406
new_n1465.in[1] (.names)                                                                                                             0.338     4.744
new_n1465.out[0] (.names)                                                                                                            0.235     4.979
n994.in[2] (.names)                                                                                                                  1.320     6.299
n994.out[0] (.names)                                                                                                                 0.235     6.534
Xoutport~13.D[0] (.latch)                                                                                                            0.000     6.534
data arrival time                                                                                                                              6.534

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.534
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.558


#End of timing report
