{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538090285920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090285920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:05 2018 " "Processing started: Thu Sep 27 20:18:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090285920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538090285920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538090285920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538090286246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-BEHAVIORAL " "Found design unit 1: ULA-BEHAVIORAL" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/registradores/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/registradores/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-BEHAVIORAL " "Found design unit 1: REGISTRADOR-BEHAVIORAL" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/mux/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/mux/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXADOR-behavioral " "Found design unit 1: MULTIPLEXADOR-behavioral" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXADOR " "Found entity 1: MULTIPLEXADOR" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-BEHAVIORAL " "Found design unit 1: CAMINHO_DADOS-BEHAVIORAL" {  } { { "../caminho_dados/CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "../caminho_dados/CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEHAVIORAL " "Found design unit 1: BANCO_DE_REGISTRADORES-BEHAVIORAL" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-BEHAVIORAL " "Found design unit 1: CAMINHO_CONTROLE-BEHAVIORAL" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538090286602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAMINHO_CONTROLE " "Elaborating entity \"CAMINHO_CONTROLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538090286643 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_LED CAMINHO_CONTROLE.vhd(25) " "VHDL Signal Declaration warning at CAMINHO_CONTROLE.vhd(25): used implicit default value for signal \"O_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_CONT CAMINHO_CONTROLE.vhd(81) " "Verilog HDL or VHDL warning at CAMINHO_CONTROLE.vhd(81): object \"V_CONT\" assigned a value but never read" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_ADD CAMINHO_CONTROLE.vhd(80) " "VHDL Process Statement warning at CAMINHO_CONTROLE.vhd(80): inferring latch(es) for signal or variable \"O_ADD\", which holds its previous value in one or more paths through the process" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O_DATA CAMINHO_CONTROLE.vhd(80) " "VHDL Process Statement warning at CAMINHO_CONTROLE.vhd(80): inferring latch(es) for signal or variable \"O_DATA\", which holds its previous value in one or more paths through the process" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[0\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[0\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[1\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[1\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[2\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[2\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[3\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[3\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[4\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[4\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[5\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[5\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[6\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[6\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[7\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[7\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[8\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[8\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[9\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[9\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[10\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[10\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[11\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[11\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[12\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[12\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[13\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[13\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[14\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[14\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_DATA\[15\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_DATA\[15\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[0\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[0\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[1\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[1\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[2\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[2\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[3\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[3\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[4\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[4\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[5\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[5\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[6\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[6\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[7\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[7\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[8\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[8\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_ADD\[9\] CAMINHO_CONTROLE.vhd(80) " "Inferred latch for \"O_ADD\[9\]\" at CAMINHO_CONTROLE.vhd(80)" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538090286651 "|CAMINHO_CONTROLE"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1538090287447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1538090287447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[0\] GND " "Pin \"O_ADD\[0\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[1\] GND " "Pin \"O_ADD\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[2\] GND " "Pin \"O_ADD\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[3\] GND " "Pin \"O_ADD\[3\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[4\] GND " "Pin \"O_ADD\[4\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[5\] GND " "Pin \"O_ADD\[5\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[6\] GND " "Pin \"O_ADD\[6\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[7\] GND " "Pin \"O_ADD\[7\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[8\] GND " "Pin \"O_ADD\[8\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_ADD\[9\] GND " "Pin \"O_ADD\[9\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_ADD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[0\] GND " "Pin \"O_DATA\[0\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[1\] GND " "Pin \"O_DATA\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[2\] GND " "Pin \"O_DATA\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[3\] GND " "Pin \"O_DATA\[3\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[4\] GND " "Pin \"O_DATA\[4\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[5\] GND " "Pin \"O_DATA\[5\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[6\] GND " "Pin \"O_DATA\[6\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[7\] GND " "Pin \"O_DATA\[7\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[8\] GND " "Pin \"O_DATA\[8\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[9\] GND " "Pin \"O_DATA\[9\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[10\] GND " "Pin \"O_DATA\[10\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[11\] GND " "Pin \"O_DATA\[11\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[12\] GND " "Pin \"O_DATA\[12\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[13\] GND " "Pin \"O_DATA\[13\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[14\] GND " "Pin \"O_DATA\[14\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_DATA\[15\] GND " "Pin \"O_DATA\[15\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_SEL_ULA\[1\] GND " "Pin \"O_SEL_ULA\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_SEL_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_SEL_ULA\[2\] GND " "Pin \"O_SEL_ULA\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_SEL_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[0\] GND " "Pin \"O_LED\[0\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[1\] GND " "Pin \"O_LED\[1\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[2\] GND " "Pin \"O_LED\[2\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[3\] GND " "Pin \"O_LED\[3\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[4\] GND " "Pin \"O_LED\[4\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[5\] GND " "Pin \"O_LED\[5\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[6\] GND " "Pin \"O_LED\[6\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[7\] GND " "Pin \"O_LED\[7\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[8\] GND " "Pin \"O_LED\[8\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[9\] GND " "Pin \"O_LED\[9\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[10\] GND " "Pin \"O_LED\[10\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[11\] GND " "Pin \"O_LED\[11\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[12\] GND " "Pin \"O_LED\[12\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[13\] GND " "Pin \"O_LED\[13\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[14\] GND " "Pin \"O_LED\[14\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED\[15\] GND " "Pin \"O_LED\[15\]\" is stuck at GND" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538090287479 "|CAMINHO_CONTROLE|O_LED[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538090287479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538090287579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538090287995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090287995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[0\] " "No output dependent on input pin \"I_INST\[0\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[1\] " "No output dependent on input pin \"I_INST\[1\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[2\] " "No output dependent on input pin \"I_INST\[2\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[3\] " "No output dependent on input pin \"I_INST\[3\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[4\] " "No output dependent on input pin \"I_INST\[4\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_INST\[5\] " "No output dependent on input pin \"I_INST\[5\]\"" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538090288064 "|CAMINHO_CONTROLE|I_INST[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1538090288064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538090288064 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538090288064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538090288064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538090288064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090288111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:08 2018 " "Processing ended: Thu Sep 27 20:18:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090288111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090288111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090288111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538090288111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538090289805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090289805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:09 2018 " "Processing started: Thu Sep 27 20:18:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090289805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538090289805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538090289805 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538090289901 ""}
{ "Info" "0" "" "Project  = CAMINHO_CONTROLE" {  } {  } 0 0 "Project  = CAMINHO_CONTROLE" 0 0 "Fitter" 0 0 1538090289901 ""}
{ "Info" "0" "" "Revision = CAMINHO_CONTROLE" {  } {  } 0 0 "Revision = CAMINHO_CONTROLE" 0 0 "Fitter" 0 0 1538090289901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1538090289976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CAMINHO_CONTROLE EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"CAMINHO_CONTROLE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538090289976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538090290029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538090290045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538090290045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538090290108 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538090290108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538090290282 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538090290282 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538090290282 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538090290282 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538090290298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538090290298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538090290298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538090290298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538090290298 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538090290298 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538090290298 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 73 " "No exact pin location assignment(s) for 73 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[0\] " "Pin O_ADD\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[1\] " "Pin O_ADD\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[2\] " "Pin O_ADD\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[3\] " "Pin O_ADD\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[3] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[4\] " "Pin O_ADD\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[4] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[5\] " "Pin O_ADD\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[5] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[6\] " "Pin O_ADD\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[6] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[7\] " "Pin O_ADD\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[7] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[8\] " "Pin O_ADD\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[8] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_ADD\[9\] " "Pin O_ADD\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_ADD[9] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_ADD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[0\] " "Pin I_INST\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[1\] " "Pin I_INST\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[2\] " "Pin I_INST\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[3\] " "Pin I_INST\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[3] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[4\] " "Pin I_INST\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[4] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[5\] " "Pin I_INST\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[5] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_WE\[0\] " "Pin O_WE\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_WE[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_WE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_WE\[1\] " "Pin O_WE\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_WE[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_WE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_WE\[2\] " "Pin O_WE\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_WE[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_WE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_WE\[3\] " "Pin O_WE\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_WE[3] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_WE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[0\] " "Pin O_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[1\] " "Pin O_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[2\] " "Pin O_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[3\] " "Pin O_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[3] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[4\] " "Pin O_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[4] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[5\] " "Pin O_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[5] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[6\] " "Pin O_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[6] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[7\] " "Pin O_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[7] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[8\] " "Pin O_DATA\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[8] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[9\] " "Pin O_DATA\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[9] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[10\] " "Pin O_DATA\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[10] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[11\] " "Pin O_DATA\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[11] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[12\] " "Pin O_DATA\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[12] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[13\] " "Pin O_DATA\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[13] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[14\] " "Pin O_DATA\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[14] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_DATA\[15\] " "Pin O_DATA\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_DATA[15] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 80 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_RS1\[0\] " "Pin O_SEL_RS1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_RS1[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_RS1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_RS1\[1\] " "Pin O_SEL_RS1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_RS1[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_RS1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_RS2\[0\] " "Pin O_SEL_RS2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_RS2[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_RS2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_RS2\[1\] " "Pin O_SEL_RS2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_RS2[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_RS2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_ULA\[0\] " "Pin O_SEL_ULA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_ULA[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_ULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_ULA\[1\] " "Pin O_SEL_ULA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_ULA[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_ULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_ULA\[2\] " "Pin O_SEL_ULA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_ULA[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 83 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_ULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_SEL_IMED " "Pin O_SEL_IMED not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_SEL_IMED } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 23 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_SEL_IMED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_EN_OUT " "Pin O_EN_OUT not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_EN_OUT } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 24 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_EN_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[0\] " "Pin O_LED\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[0] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[1\] " "Pin O_LED\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[1] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[2\] " "Pin O_LED\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[2] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[3\] " "Pin O_LED\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[3] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[4\] " "Pin O_LED\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[4] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[5\] " "Pin O_LED\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[5] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[6\] " "Pin O_LED\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[6] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[7\] " "Pin O_LED\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[7] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[8\] " "Pin O_LED\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[8] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[9\] " "Pin O_LED\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[9] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[10\] " "Pin O_LED\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[10] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[11\] " "Pin O_LED\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[11] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[12\] " "Pin O_LED\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[12] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[13\] " "Pin O_LED\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[13] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[14\] " "Pin O_LED\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[14] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_LED\[15\] " "Pin O_LED\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { O_LED[15] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 25 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O_LED[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[12\] " "Pin I_INST\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[12] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[13\] " "Pin I_INST\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[13] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[14\] " "Pin I_INST\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[14] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[15\] " "Pin I_INST\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[15] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[6\] " "Pin I_INST\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[6] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[7\] " "Pin I_INST\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[7] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[10\] " "Pin I_INST\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[10] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[11\] " "Pin I_INST\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[11] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_CLK " "Pin I_CLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_CLK } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 12 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_RST " "Pin I_RST not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_RST } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 13 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[8\] " "Pin I_INST\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[8] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_INST\[9\] " "Pin I_INST\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { I_INST[9] } } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 16 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_INST[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1538090291102 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1538090291102 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CAMINHO_CONTROLE.sdc " "Synopsys Design Constraints File file not found: 'CAMINHO_CONTROLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538090291328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538090291328 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538090291328 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1538090291328 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538090291328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node I_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538090291343 ""}  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 12 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538090291343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node I_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538090291343 ""}  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/projects/processador/caminho_controle/CAMINHO_CONTROLE.vhd" 13 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538090291343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538090291528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538090291713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1538090291713 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538090291713 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 2.5V 16 55 0 " "Number of I/O pins in group: 71 (unused VREF, 2.5V VCCIO, 16 input, 55 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1538090291713 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1538090291713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1538090291713 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1538090291713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1538090291713 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1538090291713 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538090291760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538090292297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538090292348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538090292364 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538090293467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538090293467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538090293714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "D:/VHDL/projects/processador/caminho_controle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1538090294119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538090294119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538090294493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1538090294493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538090294493 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1538090294525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538090294562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538090294820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538090294849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538090294952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538090295313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/projects/processador/caminho_controle/output_files/CAMINHO_CONTROLE.fit.smsg " "Generated suppressed messages file D:/VHDL/projects/processador/caminho_controle/output_files/CAMINHO_CONTROLE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538090296207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5402 " "Peak virtual memory: 5402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090296483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:16 2018 " "Processing ended: Thu Sep 27 20:18:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090296483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090296483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090296483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538090296483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538090298028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090298028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:17 2018 " "Processing started: Thu Sep 27 20:18:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090298028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538090298028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538090298028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1538090298795 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538090298817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090299116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:19 2018 " "Processing ended: Thu Sep 27 20:18:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090299116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090299116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090299116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538090299116 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538090299749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538090300771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090300771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:20 2018 " "Processing started: Thu Sep 27 20:18:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090300771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538090300771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_sta CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538090300771 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1538090300870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538090300998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1538090300998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1538090301045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1538090301045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CAMINHO_CONTROLE.sdc " "Synopsys Design Constraints File file not found: 'CAMINHO_CONTROLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1538090301234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1538090301234 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I_CLK I_CLK " "create_clock -period 1.000 -name I_CLK I_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301234 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301234 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1538090301330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301330 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1538090301330 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1538090301345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1538090301361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1538090301361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.405 " "Worst-case setup slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -3.320 I_CLK  " "   -0.405              -3.320 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 I_CLK  " "    0.358               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090301377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090301383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.000 I_CLK  " "   -3.000             -15.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301383 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1538090301430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1538090301446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1538090301778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1538090301827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1538090301827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.272 " "Worst-case setup slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -1.871 I_CLK  " "   -0.272              -1.871 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 I_CLK  " "    0.312               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090301837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090301853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.000 I_CLK  " "   -3.000             -15.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090301853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090301853 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1538090301900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.221 " "Worst-case setup slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 I_CLK  " "    0.221               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 I_CLK  " "    0.185               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090302016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090302031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1538090302038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1538090302038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1538090302038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.330 I_CLK  " "   -3.000             -16.330 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1538090302038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1538090302038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1538090302269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1538090302269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090302417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:22 2018 " "Processing ended: Thu Sep 27 20:18:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090302417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090302417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090302417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538090302417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538090303979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538090303979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:23 2018 " "Processing started: Thu Sep 27 20:18:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538090303979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538090303979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CAMINHO_CONTROLE -c CAMINHO_CONTROLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538090303979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_6_1200mv_85c_slow.vho D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_6_1200mv_85c_slow.vho in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_6_1200mv_0c_slow.vho D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_6_1200mv_0c_slow.vho in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_min_1200mv_0c_fast.vho D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_min_1200mv_0c_fast.vho in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE.vho D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE.vho in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_6_1200mv_85c_vhd_slow.sdo D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_6_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304428 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_6_1200mv_0c_vhd_slow.sdo D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_6_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_min_1200mv_0c_vhd_fast.sdo D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304466 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CAMINHO_CONTROLE_vhd.sdo D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/ simulation " "Generated file CAMINHO_CONTROLE_vhd.sdo in folder \"D:/VHDL/projects/processador/caminho_controle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1538090304497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538090304566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:24 2018 " "Processing ended: Thu Sep 27 20:18:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538090304566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538090304566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538090304566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538090304566 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538090305177 ""}
