--
--	Conversion of invert.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Oct 26 19:51:00 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_16 : bit;
SIGNAL one : bit;
SIGNAL \PWM_BUCK:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_BUCK:Net_101\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_7\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:km_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph1_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph2_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph1_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph2_reg_i\ : bit;
SIGNAL Net_146 : bit;
SIGNAL Net_147 : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_zero\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_1 : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_0 : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_31 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_31\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_30 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_30\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_29 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_29\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_28 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_28\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_27 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_27\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_26 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_26\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_25 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_25\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_24 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_24\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_23 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_23\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_22 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_22\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_21 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_21\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_20 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_20\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_19 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_19\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_18 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_18\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_17 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_17\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_16 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_16\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_15 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_15\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_14 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_14\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_13 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_13\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_12 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_12\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_11 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_11\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_10 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_10\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_9 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_9\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_8 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_8\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_7 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_7\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_6 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_6\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_5 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_5\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_4 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_4\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_3 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_3\ : bit;
SIGNAL sub_vi_vv_MODGEN_1_2 : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:compare1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:compare2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_BUCK:Net_96\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_37 : bit;
SIGNAL Net_38 : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:Net_55\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:nc4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:nc6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_45 : bit;
SIGNAL Net_39 : bit;
SIGNAL Net_36 : bit;
SIGNAL \PWM_BUCK:Net_113\ : bit;
SIGNAL \PWM_BUCK:Net_107\ : bit;
SIGNAL \PWM_BUCK:Net_114\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_UNFOLD_A:Net_101\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:control_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:km_run\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_db\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ph1_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ph2_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ph1_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ph2_reg_i\ : bit;
SIGNAL Net_148 : bit;
SIGNAL Net_149 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_run\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_zero\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_1 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_0 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:b_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_31 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_31\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_30 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_30\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_29 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_29\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_28 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_28\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_27 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_27\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_26 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_26\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_25 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_25\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_24 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_24\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_23 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_23\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_22 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_22\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_21 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_21\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_20 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_20\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_19 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_19\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_18 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_18\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_17 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_17\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_16 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_16\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_15 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_15\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_14 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_14\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_13 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_13\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_12 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_12\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_11 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_11\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_10 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_10\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_9 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_9\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_8 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_8\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_7 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_7\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_6 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_6\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_5 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_5\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_4 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_4\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_3 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_3\ : bit;
SIGNAL sub_vi_vv_MODGEN_3_2 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:d_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:compare1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:compare2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_A:Net_96\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_135 : bit;
SIGNAL Net_136 : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:status_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_A:Net_55\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:nc7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_143 : bit;
SIGNAL Net_137 : bit;
SIGNAL Net_134 : bit;
SIGNAL \PWM_UNFOLD_A:Net_113\ : bit;
SIGNAL \PWM_UNFOLD_A:Net_107\ : bit;
SIGNAL \PWM_UNFOLD_A:Net_114\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_UNFOLD_B:Net_101\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:control_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:km_run\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_db\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ph1_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ph2_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ph1_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ph2_reg_i\ : bit;
SIGNAL Net_150 : bit;
SIGNAL Net_151 : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_run\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_zero\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:b_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN5_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:d_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:compare1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:compare2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_B:Net_96\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_121 : bit;
SIGNAL Net_122 : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:status_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_UNFOLD_B:Net_55\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:nc7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_129 : bit;
SIGNAL Net_123 : bit;
SIGNAL Net_120 : bit;
SIGNAL \PWM_UNFOLD_B:Net_113\ : bit;
SIGNAL \PWM_UNFOLD_B:Net_107\ : bit;
SIGNAL \PWM_UNFOLD_B:Net_114\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL Net_186 : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:Net_40\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
TERMINAL Net_153 : bit;
TERMINAL \ADC_DelSig_1:Net_580\ : bit;
TERMINAL \ADC_DelSig_1:Net_349\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
SIGNAL \ADC_DelSig_1:Net_487\ : bit;
TERMINAL \ADC_DelSig_1:Net_570\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
TERMINAL Net_152 : bit;
SIGNAL \ADC_DelSig_1:Net_438\ : bit;
SIGNAL \ADC_DelSig_1:Net_470_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_470_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_470_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_470_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_5_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_8\ : bit;
TERMINAL \ADC_DelSig_1:Net_12\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_13\ : bit;
TERMINAL \ADC_SAR_2:Net_248\ : bit;
TERMINAL \ADC_SAR_2:Net_233\ : bit;
SIGNAL Net_203 : bit;
SIGNAL \ADC_SAR_2:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_2:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_2:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_2:Net_221\ : bit;
SIGNAL \ADC_SAR_2:Net_188\ : bit;
TERMINAL Net_200 : bit;
TERMINAL \ADC_SAR_2:Net_126\ : bit;
TERMINAL \ADC_SAR_2:Net_215\ : bit;
TERMINAL \ADC_SAR_2:Net_257\ : bit;
SIGNAL \ADC_SAR_2:soc\ : bit;
SIGNAL \ADC_SAR_2:Net_252\ : bit;
SIGNAL Net_206 : bit;
SIGNAL \ADC_SAR_2:Net_207_11\ : bit;
SIGNAL \ADC_SAR_2:Net_207_10\ : bit;
SIGNAL \ADC_SAR_2:Net_207_9\ : bit;
SIGNAL \ADC_SAR_2:Net_207_8\ : bit;
SIGNAL \ADC_SAR_2:Net_207_7\ : bit;
SIGNAL \ADC_SAR_2:Net_207_6\ : bit;
SIGNAL \ADC_SAR_2:Net_207_5\ : bit;
SIGNAL \ADC_SAR_2:Net_207_4\ : bit;
SIGNAL \ADC_SAR_2:Net_207_3\ : bit;
SIGNAL \ADC_SAR_2:Net_207_2\ : bit;
SIGNAL \ADC_SAR_2:Net_207_1\ : bit;
SIGNAL \ADC_SAR_2:Net_207_0\ : bit;
TERMINAL \ADC_SAR_2:Net_210\ : bit;
SIGNAL \ADC_SAR_2:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_2:Net_149\ : bit;
TERMINAL \ADC_SAR_2:Net_209\ : bit;
TERMINAL \ADC_SAR_2:Net_255\ : bit;
TERMINAL \ADC_SAR_2:Net_368\ : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL tmpOE__Pin_9_net_0 : bit;
SIGNAL tmpFB_0__Pin_9_net_0 : bit;
TERMINAL Net_193 : bit;
SIGNAL tmpIO_0__Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_9_net_0 : bit;
SIGNAL tmpOE__Pin_10_net_0 : bit;
SIGNAL tmpFB_0__Pin_10_net_0 : bit;
SIGNAL tmpIO_0__Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_10_net_0 : bit;
TERMINAL \ADC_SAR_1:Net_248\ : bit;
TERMINAL \ADC_SAR_1:Net_233\ : bit;
SIGNAL Net_196 : bit;
SIGNAL \ADC_SAR_1:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_1:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_1:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_1:Net_221\ : bit;
SIGNAL \ADC_SAR_1:Net_188\ : bit;
TERMINAL \ADC_SAR_1:Net_126\ : bit;
TERMINAL \ADC_SAR_1:Net_215\ : bit;
TERMINAL \ADC_SAR_1:Net_257\ : bit;
SIGNAL \ADC_SAR_1:soc\ : bit;
SIGNAL \ADC_SAR_1:Net_252\ : bit;
SIGNAL Net_199 : bit;
SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
TERMINAL \ADC_SAR_1:Net_210\ : bit;
SIGNAL \ADC_SAR_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_1:Net_149\ : bit;
TERMINAL \ADC_SAR_1:Net_209\ : bit;
TERMINAL \ADC_SAR_1:Net_255\ : bit;
TERMINAL \ADC_SAR_1:Net_368\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD_Char_1:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_A:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_UNFOLD_B:PWMUDB:prevCompare1\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_BUCK:PWMUDB:tc_i\);

\PWM_BUCK:PWMUDB:pwm_db\ <= ((\PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\)
	OR (\PWM_BUCK:PWMUDB:db_ph1_run_temp\ and MODIN1_0)
	OR (\PWM_BUCK:PWMUDB:db_ph1_run_temp\ and MODIN1_1));

\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (\PWM_BUCK:PWMUDB:db_ph2_run_temp\ and MODIN1_0)
	OR (\PWM_BUCK:PWMUDB:db_ph2_run_temp\ and MODIN1_1)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Net_146 <= ((not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:compare1\));

Net_147 <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\));

\PWM_BUCK:PWMUDB:db_cnt_1\\D\ <= ((not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and MODIN1_1 and \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\ and MODIN1_1)
	OR (not MODIN1_1 and not MODIN1_0 and \PWM_BUCK:PWMUDB:db_cnt_load_1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and MODIN1_1)
	OR (MODIN1_1 and MODIN1_0));

\PWM_BUCK:PWMUDB:db_cnt_0\\D\ <= ((not MODIN1_1 and not MODIN1_0 and \PWM_BUCK:PWMUDB:db_cnt_load_0\)
	OR (not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and MODIN1_0 and \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\ and MODIN1_0)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and MODIN1_0)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not MODIN1_0 and \PWM_BUCK:PWMUDB:ctrl_enable\ and MODIN1_1 and \PWM_BUCK:PWMUDB:compare1\)
	OR (not MODIN1_0 and not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and MODIN1_1)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not MODIN1_0 and \PWM_BUCK:PWMUDB:pwm_db_reg\ and MODIN1_1)
	OR (not MODIN1_0 and \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and MODIN1_1)
	OR (not MODIN1_0 and \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and MODIN1_1));

\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not MODIN1_1 and not MODIN1_0));

\PWM_BUCK:PWMUDB:dith_count_1\\D\ <= ((not \PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_0\)
	OR (not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_1\));

\PWM_BUCK:PWMUDB:dith_count_0\\D\ <= ((not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:tc_i\)
	OR (not \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_0\));

\PWM_BUCK:PWMUDB:status_5\ <= (not \PWM_BUCK:PWMUDB:final_kill_reg\);

\PWM_BUCK:PWMUDB:cmp1_status\ <= ((not \PWM_BUCK:PWMUDB:prevCompare1\ and \PWM_BUCK:PWMUDB:compare1\));

\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_UNFOLD_A:PWMUDB:tc_i\);

\PWM_UNFOLD_A:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\)
	OR (\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and MODIN3_0)
	OR (\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and MODIN3_1));

\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and MODIN3_0)
	OR (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and MODIN3_1)
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\));

Net_148 <= ((not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Net_149 <= ((not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\));

\PWM_UNFOLD_A:PWMUDB:db_cnt_1\\D\ <= ((not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and MODIN3_1 and \PWM_UNFOLD_A:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:compare1\ and MODIN3_1)
	OR (not MODIN3_1 and not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and MODIN3_1)
	OR (MODIN3_1 and MODIN3_0));

\PWM_UNFOLD_A:PWMUDB:db_cnt_0\\D\ <= ((not MODIN3_1 and not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\)
	OR (not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:compare1\ and MODIN3_0)
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and MODIN3_0)
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and MODIN3_1 and \PWM_UNFOLD_A:PWMUDB:compare1\)
	OR (not MODIN3_0 and not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and MODIN3_1)
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and MODIN3_1)
	OR (not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ and MODIN3_1)
	OR (not MODIN3_0 and \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ and MODIN3_1));

\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not MODIN3_1 and not MODIN3_0));

\PWM_UNFOLD_A:PWMUDB:dith_count_1\\D\ <= ((not \PWM_UNFOLD_A:PWMUDB:dith_count_1\ and \PWM_UNFOLD_A:PWMUDB:tc_i\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\)
	OR (not \PWM_UNFOLD_A:PWMUDB:dith_count_0\ and \PWM_UNFOLD_A:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:tc_i\ and \PWM_UNFOLD_A:PWMUDB:dith_count_1\));

\PWM_UNFOLD_A:PWMUDB:dith_count_0\\D\ <= ((not \PWM_UNFOLD_A:PWMUDB:dith_count_0\ and \PWM_UNFOLD_A:PWMUDB:tc_i\)
	OR (not \PWM_UNFOLD_A:PWMUDB:tc_i\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\));

\PWM_UNFOLD_A:PWMUDB:status_5\ <= (not \PWM_UNFOLD_A:PWMUDB:final_kill_reg\);

\PWM_UNFOLD_A:PWMUDB:cmp1_status\ <= ((not \PWM_UNFOLD_A:PWMUDB:prevCompare1\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_UNFOLD_B:PWMUDB:tc_i\);

\PWM_UNFOLD_B:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\)
	OR (\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\));

\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\));

Net_150 <= ((not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Net_151 <= ((not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\));

\PWM_UNFOLD_B:PWMUDB:db_cnt_1\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and \PWM_UNFOLD_B:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

\PWM_UNFOLD_B:PWMUDB:db_cnt_0\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and not \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and \PWM_UNFOLD_B:PWMUDB:compare1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ and \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_1\));

\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

\PWM_UNFOLD_B:PWMUDB:dith_count_1\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:dith_count_1\ and \PWM_UNFOLD_B:PWMUDB:tc_i\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:dith_count_0\ and \PWM_UNFOLD_B:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:tc_i\ and \PWM_UNFOLD_B:PWMUDB:dith_count_1\));

\PWM_UNFOLD_B:PWMUDB:dith_count_0\\D\ <= ((not \PWM_UNFOLD_B:PWMUDB:dith_count_0\ and \PWM_UNFOLD_B:PWMUDB:tc_i\)
	OR (not \PWM_UNFOLD_B:PWMUDB:tc_i\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\));

\PWM_UNFOLD_B:PWMUDB:status_5\ <= (not \PWM_UNFOLD_B:PWMUDB:final_kill_reg\);

\PWM_UNFOLD_B:PWMUDB:cmp1_status\ <= ((not \PWM_UNFOLD_B:PWMUDB:prevCompare1\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

\PWM_BUCK:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16,
		enable=>one,
		clock_out=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\);
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_BUCK:PWMUDB:ctrl_enable\, \PWM_BUCK:PWMUDB:control_6\, \PWM_BUCK:PWMUDB:control_5\, \PWM_BUCK:PWMUDB:control_4\,
			\PWM_BUCK:PWMUDB:control_3\, \PWM_BUCK:PWMUDB:control_2\, \PWM_BUCK:PWMUDB:control_1\, \PWM_BUCK:PWMUDB:control_0\));
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_BUCK:PWMUDB:dbcontrol_7\, \PWM_BUCK:PWMUDB:dbcontrol_6\, \PWM_BUCK:PWMUDB:dbcontrol_5\, \PWM_BUCK:PWMUDB:dbcontrol_4\,
			\PWM_BUCK:PWMUDB:dbcontrol_3\, \PWM_BUCK:PWMUDB:dbcontrol_2\, \PWM_BUCK:PWMUDB:db_cnt_load_1\, \PWM_BUCK:PWMUDB:db_cnt_load_0\));
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_BUCK:PWMUDB:status_5\, zero, \PWM_BUCK:PWMUDB:status_3\,
			\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:status_1\, \PWM_BUCK:PWMUDB:status_0\),
		interrupt=>\PWM_BUCK:Net_55\);
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BUCK:PWMUDB:nc2\,
		cl0=>\PWM_BUCK:PWMUDB:nc3\,
		z0=>\PWM_BUCK:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_BUCK:PWMUDB:nc4\,
		cl1=>\PWM_BUCK:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BUCK:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_BUCK:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_BUCK:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_BUCK:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BUCK:PWMUDB:cmp1_eq\,
		cl0=>\PWM_BUCK:PWMUDB:compare1\,
		z0=>\PWM_BUCK:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_BUCK:PWMUDB:cmp2_eq\,
		cl1=>\PWM_BUCK:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BUCK:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_BUCK:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_BUCK:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_BUCK:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3abc5841-605e-4aaa-953c-1f5814d5db61",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16,
		dig_domain_out=>open);
\PWM_UNFOLD_A:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16,
		enable=>one,
		clock_out=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\);
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_UNFOLD_A:PWMUDB:ctrl_enable\, \PWM_UNFOLD_A:PWMUDB:control_6\, \PWM_UNFOLD_A:PWMUDB:control_5\, \PWM_UNFOLD_A:PWMUDB:control_4\,
			\PWM_UNFOLD_A:PWMUDB:control_3\, \PWM_UNFOLD_A:PWMUDB:control_2\, \PWM_UNFOLD_A:PWMUDB:control_1\, \PWM_UNFOLD_A:PWMUDB:control_0\));
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_UNFOLD_A:PWMUDB:dbcontrol_7\, \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\, \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\, \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\,
			\PWM_UNFOLD_A:PWMUDB:dbcontrol_3\, \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\, \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\, \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\));
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_UNFOLD_A:PWMUDB:status_5\, zero, \PWM_UNFOLD_A:PWMUDB:status_3\,
			\PWM_UNFOLD_A:PWMUDB:tc_i\, \PWM_UNFOLD_A:PWMUDB:status_1\, \PWM_UNFOLD_A:PWMUDB:status_0\),
		interrupt=>\PWM_UNFOLD_A:Net_55\);
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_UNFOLD_A:PWMUDB:tc_i\, \PWM_UNFOLD_A:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_UNFOLD_A:PWMUDB:nc2\,
		cl0=>\PWM_UNFOLD_A:PWMUDB:nc3\,
		z0=>\PWM_UNFOLD_A:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_UNFOLD_A:PWMUDB:nc4\,
		cl1=>\PWM_UNFOLD_A:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_UNFOLD_A:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_UNFOLD_A:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_UNFOLD_A:PWMUDB:tc_i\, \PWM_UNFOLD_A:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_UNFOLD_A:PWMUDB:cmp1_eq\,
		cl0=>\PWM_UNFOLD_A:PWMUDB:compare1\,
		z0=>\PWM_UNFOLD_A:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_UNFOLD_A:PWMUDB:cmp2_eq\,
		cl1=>\PWM_UNFOLD_A:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_UNFOLD_A:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_UNFOLD_A:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_1\, \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_A:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_UNFOLD_B:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16,
		enable=>one,
		clock_out=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\);
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_UNFOLD_B:PWMUDB:ctrl_enable\, \PWM_UNFOLD_B:PWMUDB:control_6\, \PWM_UNFOLD_B:PWMUDB:control_5\, \PWM_UNFOLD_B:PWMUDB:control_4\,
			\PWM_UNFOLD_B:PWMUDB:control_3\, \PWM_UNFOLD_B:PWMUDB:control_2\, \PWM_UNFOLD_B:PWMUDB:control_1\, \PWM_UNFOLD_B:PWMUDB:control_0\));
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_UNFOLD_B:PWMUDB:dbcontrol_7\, \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\, \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\, \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\,
			\PWM_UNFOLD_B:PWMUDB:dbcontrol_3\, \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\, \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\, \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\));
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_UNFOLD_B:PWMUDB:status_5\, zero, \PWM_UNFOLD_B:PWMUDB:status_3\,
			\PWM_UNFOLD_B:PWMUDB:tc_i\, \PWM_UNFOLD_B:PWMUDB:status_1\, \PWM_UNFOLD_B:PWMUDB:status_0\),
		interrupt=>\PWM_UNFOLD_B:Net_55\);
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_UNFOLD_B:PWMUDB:tc_i\, \PWM_UNFOLD_B:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_UNFOLD_B:PWMUDB:nc2\,
		cl0=>\PWM_UNFOLD_B:PWMUDB:nc3\,
		z0=>\PWM_UNFOLD_B:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_UNFOLD_B:PWMUDB:nc4\,
		cl1=>\PWM_UNFOLD_B:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_UNFOLD_B:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_UNFOLD_B:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_UNFOLD_B:PWMUDB:tc_i\, \PWM_UNFOLD_B:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_UNFOLD_B:PWMUDB:cmp1_eq\,
		cl0=>\PWM_UNFOLD_B:PWMUDB:compare1\,
		z0=>\PWM_UNFOLD_B:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_UNFOLD_B:PWMUDB:cmp2_eq\,
		cl1=>\PWM_UNFOLD_B:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_UNFOLD_B:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_UNFOLD_B:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_1\, \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_UNFOLD_B:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_146,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da25746e-e48b-46f1-96ff-84c6ef6c203e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_147,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b0b2020-5fe6-4590-b745-951493fcbffb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b87faef-7171-4461-a626-eb33f7376539",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_149,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9626ed85-f179-4cfd-986e-98052a2ed13e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_150,
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae0effd8-0b06-4d43-acc6-a5a71f3d3180",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_151,
		fb=>(tmpFB_0__Pin_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_186);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f0264033-fa13-4600-a2f9-aa3a3e26f52f/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"434782608.695652",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_40\,
		dig_domain_out=>open);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_186);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>Net_153);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_580\,
		signal2=>\ADC_DelSig_1:Net_349\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_349\);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f0264033-fa13-4600-a2f9-aa3a3e26f52f/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"108695652.173913",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_487\,
		dig_domain_out=>open);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_570\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:DSM2\:cy_psoc3_ds_mod_v2_0
	GENERIC MAP(cy_registers=>"",
		resolution=>10)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_40\,
		vplus=>Net_152,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_487\,
		ext_pin_1=>\ADC_DelSig_1:Net_580\,
		ext_pin_2=>\ADC_DelSig_1:Net_573\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_5_7\, \ADC_DelSig_1:Net_5_6\, \ADC_DelSig_1:Net_5_5\, \ADC_DelSig_1:Net_5_4\,
			\ADC_DelSig_1:Net_5_3\, \ADC_DelSig_1:Net_5_2\, \ADC_DelSig_1:Net_5_1\, \ADC_DelSig_1:Net_5_0\));
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_12\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_13\);
\ADC_SAR_2:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_248\,
		signal2=>\ADC_SAR_2:Net_233\);
\ADC_SAR_2:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_203);
\ADC_SAR_2:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3f6a52fe-1028-4bca-af36-43f8344de728/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333326.3888895",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_2:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_2:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_200,
		vminus=>\ADC_SAR_2:Net_126\,
		ext_pin=>\ADC_SAR_2:Net_215\,
		vrefhi_out=>\ADC_SAR_2:Net_257\,
		vref=>\ADC_SAR_2:Net_248\,
		clock=>\ADC_SAR_2:Net_221\,
		pump_clock=>\ADC_SAR_2:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_2:Net_252\,
		next_out=>Net_206,
		data_out=>(\ADC_SAR_2:Net_207_11\, \ADC_SAR_2:Net_207_10\, \ADC_SAR_2:Net_207_9\, \ADC_SAR_2:Net_207_8\,
			\ADC_SAR_2:Net_207_7\, \ADC_SAR_2:Net_207_6\, \ADC_SAR_2:Net_207_5\, \ADC_SAR_2:Net_207_4\,
			\ADC_SAR_2:Net_207_3\, \ADC_SAR_2:Net_207_2\, \ADC_SAR_2:Net_207_1\, \ADC_SAR_2:Net_207_0\),
		eof_udb=>Net_203);
\ADC_SAR_2:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_215\,
		signal2=>\ADC_SAR_2:Net_210\);
\ADC_SAR_2:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f6a52fe-1028-4bca-af36-43f8344de728/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_SAR_2:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_2:Net_210\,
		io=>(\ADC_SAR_2:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_2:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_SAR_2:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_126\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_209\);
\ADC_SAR_2:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_2:Net_233\);
\ADC_SAR_2:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_2:Net_257\,
		signal2=>\ADC_SAR_2:Net_149\);
\ADC_SAR_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_255\);
\ADC_SAR_2:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_2:Net_368\);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_7_net_0),
		analog=>Net_152,
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04ee7523-747a-4543-b452-efac29aca66b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_8_net_0),
		analog=>Net_153,
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"19411113-9def-474d-bbe2-88a37147c2b9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_9_net_0),
		analog=>Net_193,
		io=>(tmpIO_0__Pin_9_net_0),
		siovref=>(tmpSIOVREF__Pin_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_9_net_0);
Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b094fe6-464b-4a24-ba9c-f9e3190fa4e5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_10_net_0),
		analog=>Net_200,
		io=>(tmpIO_0__Pin_10_net_0),
		siovref=>(tmpSIOVREF__Pin_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_10_net_0);
\ADC_SAR_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_248\,
		signal2=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_196);
\ADC_SAR_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bbab2b1f-22ff-4256-a03b-98fb7e9c38c0/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333326.3888895",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_1:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_193,
		vminus=>\ADC_SAR_1:Net_126\,
		ext_pin=>\ADC_SAR_1:Net_215\,
		vrefhi_out=>\ADC_SAR_1:Net_257\,
		vref=>\ADC_SAR_1:Net_248\,
		clock=>\ADC_SAR_1:Net_221\,
		pump_clock=>\ADC_SAR_1:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_1:Net_252\,
		next_out=>Net_199,
		data_out=>(\ADC_SAR_1:Net_207_11\, \ADC_SAR_1:Net_207_10\, \ADC_SAR_1:Net_207_9\, \ADC_SAR_1:Net_207_8\,
			\ADC_SAR_1:Net_207_7\, \ADC_SAR_1:Net_207_6\, \ADC_SAR_1:Net_207_5\, \ADC_SAR_1:Net_207_4\,
			\ADC_SAR_1:Net_207_3\, \ADC_SAR_1:Net_207_2\, \ADC_SAR_1:Net_207_1\, \ADC_SAR_1:Net_207_0\),
		eof_udb=>Net_196);
\ADC_SAR_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_215\,
		signal2=>\ADC_SAR_1:Net_210\);
\ADC_SAR_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bbab2b1f-22ff-4256-a03b-98fb7e9c38c0/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_SAR_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_1:Net_210\,
		io=>(\ADC_SAR_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_SAR_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_126\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_209\);
\ADC_SAR_1:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_1:Net_233\);
\ADC_SAR_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_1:Net_257\,
		signal2=>\ADC_SAR_1:Net_149\);
\ADC_SAR_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_255\);
\ADC_SAR_1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_1:Net_368\);
\LCD_Char_1:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70cbcc53-d25f-4225-872f-5a866129b37d/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>", , , , , , ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0000000",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD_Char_1:tmpFB_6__LCDPort_net_6\, \LCD_Char_1:tmpFB_6__LCDPort_net_5\, \LCD_Char_1:tmpFB_6__LCDPort_net_4\, \LCD_Char_1:tmpFB_6__LCDPort_net_3\,
			\LCD_Char_1:tmpFB_6__LCDPort_net_2\, \LCD_Char_1:tmpFB_6__LCDPort_net_1\, \LCD_Char_1:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD_Char_1:tmpIO_6__LCDPort_net_6\, \LCD_Char_1:tmpIO_6__LCDPort_net_5\, \LCD_Char_1:tmpIO_6__LCDPort_net_4\, \LCD_Char_1:tmpIO_6__LCDPort_net_3\,
			\LCD_Char_1:tmpIO_6__LCDPort_net_2\, \LCD_Char_1:tmpIO_6__LCDPort_net_1\, \LCD_Char_1:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD_Char_1:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\);
\PWM_BUCK:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:tc_i\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:tc_reg_i\);
\PWM_BUCK:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:prevCapture\);
\PWM_BUCK:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:trig_last\);
\PWM_BUCK:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:runmode_enable\);
\PWM_BUCK:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:sc_kill_tmp\);
\PWM_BUCK:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:ltch_kill_reg\);
\PWM_BUCK:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:min_kill_reg\);
\PWM_BUCK:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:pwm_db\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm_db_reg\);
\PWM_BUCK:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_ph1_run_temp\);
\PWM_BUCK:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_ph2_run_temp\);
\PWM_BUCK:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN1_1);
\PWM_BUCK:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN1_0);
\PWM_BUCK:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:dith_count_1\);
\PWM_BUCK:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:dith_count_0\);
\PWM_BUCK:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:pwm_db\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm_reg_i\);
\PWM_BUCK:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm1_reg_i\);
\PWM_BUCK:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm2_reg_i\);
\PWM_BUCK:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:status_0\);
\PWM_BUCK:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:status_1\);
\PWM_BUCK:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:final_kill_reg\);
\PWM_BUCK:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:compare1\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:prevCompare1\);
\PWM_UNFOLD_A:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:tc_i\,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:tc_reg_i\);
\PWM_UNFOLD_A:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:prevCapture\);
\PWM_UNFOLD_A:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:trig_last\);
\PWM_UNFOLD_A:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:runmode_enable\);
\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\);
\PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\);
\PWM_UNFOLD_A:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:min_kill_reg\);
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:pwm_db\,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\);
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\);
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\);
\PWM_UNFOLD_A:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN3_1);
\PWM_UNFOLD_A:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>MODIN3_0);
\PWM_UNFOLD_A:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:dith_count_1\);
\PWM_UNFOLD_A:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:dith_count_0\);
\PWM_UNFOLD_A:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:pwm_db\,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:pwm_reg_i\);
\PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\);
\PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\);
\PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:status_0\);
\PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:status_1\);
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:final_kill_reg\);
\PWM_UNFOLD_A:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_A:PWMUDB:compare1\,
		clk=>\PWM_UNFOLD_A:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_A:PWMUDB:prevCompare1\);
\PWM_UNFOLD_B:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:tc_i\,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:tc_reg_i\);
\PWM_UNFOLD_B:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:prevCapture\);
\PWM_UNFOLD_B:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:trig_last\);
\PWM_UNFOLD_B:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:runmode_enable\);
\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\);
\PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\);
\PWM_UNFOLD_B:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:min_kill_reg\);
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:pwm_db\,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\);
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\);
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\);
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:db_cnt_1\);
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:db_cnt_0\);
\PWM_UNFOLD_B:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:dith_count_1\);
\PWM_UNFOLD_B:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:dith_count_0\);
\PWM_UNFOLD_B:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:pwm_db\,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:pwm_reg_i\);
\PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\);
\PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\);
\PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:status_0\);
\PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:status_1\);
\PWM_UNFOLD_B:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:final_kill_reg\);
\PWM_UNFOLD_B:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_UNFOLD_B:PWMUDB:compare1\,
		clk=>\PWM_UNFOLD_B:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_UNFOLD_B:PWMUDB:prevCompare1\);

END R_T_L;
