
pinlock_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043b8  0c0001f4  0c0001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0c0045ac  0c0045ac  000145ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c00462c  0c00462c  0002e020  2**0
                  CONTENTS
  4 .ARM          00000008  0c00462c  0c00462c  0001462c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c004634  0c004634  0002e020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c004634  0c004634  00014634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c004638  0c004638  00014638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  30000000  0c00463c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000020  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          000000b8  30000074  30000074  00030074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  3000012c  3000012c  00030074  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  0002e020  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e543  00000000  00000000  0002e056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002141  00000000  00000000  0003c599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  0003e6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b10  00000000  00000000  0003f2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b85  00000000  00000000  0003fdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd27  00000000  00000000  0006894d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001035e1  00000000  00000000  00076674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00179c55  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000301c  00000000  00000000  00179ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f4 <__do_global_dtors_aux>:
 c0001f4:	b510      	push	{r4, lr}
 c0001f6:	4c05      	ldr	r4, [pc, #20]	; (c00020c <__do_global_dtors_aux+0x18>)
 c0001f8:	7823      	ldrb	r3, [r4, #0]
 c0001fa:	b933      	cbnz	r3, c00020a <__do_global_dtors_aux+0x16>
 c0001fc:	4b04      	ldr	r3, [pc, #16]	; (c000210 <__do_global_dtors_aux+0x1c>)
 c0001fe:	b113      	cbz	r3, c000206 <__do_global_dtors_aux+0x12>
 c000200:	4804      	ldr	r0, [pc, #16]	; (c000214 <__do_global_dtors_aux+0x20>)
 c000202:	e000      	b.n	c000206 <__do_global_dtors_aux+0x12>
 c000204:	bf00      	nop
 c000206:	2301      	movs	r3, #1
 c000208:	7023      	strb	r3, [r4, #0]
 c00020a:	bd10      	pop	{r4, pc}
 c00020c:	30000074 	.word	0x30000074
 c000210:	00000000 	.word	0x00000000
 c000214:	0c004594 	.word	0x0c004594

0c000218 <frame_dummy>:
 c000218:	b508      	push	{r3, lr}
 c00021a:	4b03      	ldr	r3, [pc, #12]	; (c000228 <frame_dummy+0x10>)
 c00021c:	b11b      	cbz	r3, c000226 <frame_dummy+0xe>
 c00021e:	4903      	ldr	r1, [pc, #12]	; (c00022c <frame_dummy+0x14>)
 c000220:	4803      	ldr	r0, [pc, #12]	; (c000230 <frame_dummy+0x18>)
 c000222:	e000      	b.n	c000226 <frame_dummy+0xe>
 c000224:	bf00      	nop
 c000226:	bd08      	pop	{r3, pc}
 c000228:	00000000 	.word	0x00000000
 c00022c:	30000078 	.word	0x30000078
 c000230:	0c004594 	.word	0x0c004594

0c000234 <strcmp>:
 c000234:	f810 2b01 	ldrb.w	r2, [r0], #1
 c000238:	f811 3b01 	ldrb.w	r3, [r1], #1
 c00023c:	2a01      	cmp	r2, #1
 c00023e:	bf28      	it	cs
 c000240:	429a      	cmpcs	r2, r3
 c000242:	d0f7      	beq.n	c000234 <strcmp>
 c000244:	1ad0      	subs	r0, r2, r3
 c000246:	4770      	bx	lr

0c000248 <__gnu_cmse_nonsecure_call>:
 c000248:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c00024c:	4627      	mov	r7, r4
 c00024e:	46a0      	mov	r8, r4
 c000250:	46a1      	mov	r9, r4
 c000252:	46a2      	mov	sl, r4
 c000254:	46a3      	mov	fp, r4
 c000256:	46a4      	mov	ip, r4
 c000258:	ed2d 8b10 	vpush	{d8-d15}
 c00025c:	f04f 0500 	mov.w	r5, #0
 c000260:	ec45 5b18 	vmov	d8, r5, r5
 c000264:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000268:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c00026c:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c000270:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000274:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000278:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c00027c:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c000280:	eef1 5a10 	vmrs	r5, fpscr
 c000284:	f64f 7660 	movw	r6, #65376	; 0xff60
 c000288:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c00028c:	4035      	ands	r5, r6
 c00028e:	eee1 5a10 	vmsr	fpscr, r5
 c000292:	f384 8800 	msr	CPSR_f, r4
 c000296:	4625      	mov	r5, r4
 c000298:	4626      	mov	r6, r4
 c00029a:	47a4      	blxns	r4
 c00029c:	ecbd 8b10 	vpop	{d8-d15}
 c0002a0:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c0002a4 <__aeabi_uldivmod>:
 c0002a4:	b953      	cbnz	r3, c0002bc <__aeabi_uldivmod+0x18>
 c0002a6:	b94a      	cbnz	r2, c0002bc <__aeabi_uldivmod+0x18>
 c0002a8:	2900      	cmp	r1, #0
 c0002aa:	bf08      	it	eq
 c0002ac:	2800      	cmpeq	r0, #0
 c0002ae:	bf1c      	itt	ne
 c0002b0:	f04f 31ff 	movne.w	r1, #4294967295
 c0002b4:	f04f 30ff 	movne.w	r0, #4294967295
 c0002b8:	f000 b980 	b.w	c0005bc <__aeabi_idiv0>
 c0002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 c0002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c0002c4:	f000 f806 	bl	c0002d4 <__udivmoddi4>
 c0002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0002d0:	b004      	add	sp, #16
 c0002d2:	4770      	bx	lr

0c0002d4 <__udivmoddi4>:
 c0002d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 c0002da:	4604      	mov	r4, r0
 c0002dc:	4688      	mov	r8, r1
 c0002de:	2b00      	cmp	r3, #0
 c0002e0:	f040 8084 	bne.w	c0003ec <__udivmoddi4+0x118>
 c0002e4:	428a      	cmp	r2, r1
 c0002e6:	4617      	mov	r7, r2
 c0002e8:	d943      	bls.n	c000372 <__udivmoddi4+0x9e>
 c0002ea:	fab2 f282 	clz	r2, r2
 c0002ee:	b142      	cbz	r2, c000302 <__udivmoddi4+0x2e>
 c0002f0:	f1c2 0020 	rsb	r0, r2, #32
 c0002f4:	4091      	lsls	r1, r2
 c0002f6:	4097      	lsls	r7, r2
 c0002f8:	fa24 f000 	lsr.w	r0, r4, r0
 c0002fc:	4094      	lsls	r4, r2
 c0002fe:	ea40 0801 	orr.w	r8, r0, r1
 c000302:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 c000306:	0c23      	lsrs	r3, r4, #16
 c000308:	fa1f fe87 	uxth.w	lr, r7
 c00030c:	fbb8 f6fc 	udiv	r6, r8, ip
 c000310:	fb0c 8116 	mls	r1, ip, r6, r8
 c000314:	fb06 f00e 	mul.w	r0, r6, lr
 c000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 c00031c:	4298      	cmp	r0, r3
 c00031e:	d907      	bls.n	c000330 <__udivmoddi4+0x5c>
 c000320:	18fb      	adds	r3, r7, r3
 c000322:	f106 31ff 	add.w	r1, r6, #4294967295
 c000326:	d202      	bcs.n	c00032e <__udivmoddi4+0x5a>
 c000328:	4298      	cmp	r0, r3
 c00032a:	f200 8131 	bhi.w	c000590 <__udivmoddi4+0x2bc>
 c00032e:	460e      	mov	r6, r1
 c000330:	1a19      	subs	r1, r3, r0
 c000332:	b2a3      	uxth	r3, r4
 c000334:	fbb1 f0fc 	udiv	r0, r1, ip
 c000338:	fb0c 1110 	mls	r1, ip, r0, r1
 c00033c:	fb00 fe0e 	mul.w	lr, r0, lr
 c000340:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 c000344:	45a6      	cmp	lr, r4
 c000346:	d907      	bls.n	c000358 <__udivmoddi4+0x84>
 c000348:	193c      	adds	r4, r7, r4
 c00034a:	f100 33ff 	add.w	r3, r0, #4294967295
 c00034e:	d202      	bcs.n	c000356 <__udivmoddi4+0x82>
 c000350:	45a6      	cmp	lr, r4
 c000352:	f200 811a 	bhi.w	c00058a <__udivmoddi4+0x2b6>
 c000356:	4618      	mov	r0, r3
 c000358:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 c00035c:	eba4 040e 	sub.w	r4, r4, lr
 c000360:	2600      	movs	r6, #0
 c000362:	b11d      	cbz	r5, c00036c <__udivmoddi4+0x98>
 c000364:	40d4      	lsrs	r4, r2
 c000366:	2300      	movs	r3, #0
 c000368:	e9c5 4300 	strd	r4, r3, [r5]
 c00036c:	4631      	mov	r1, r6
 c00036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000372:	b902      	cbnz	r2, c000376 <__udivmoddi4+0xa2>
 c000374:	deff      	udf	#255	; 0xff
 c000376:	fab2 f282 	clz	r2, r2
 c00037a:	2a00      	cmp	r2, #0
 c00037c:	d152      	bne.n	c000424 <__udivmoddi4+0x150>
 c00037e:	1bcb      	subs	r3, r1, r7
 c000380:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 c000384:	fa1f f887 	uxth.w	r8, r7
 c000388:	2601      	movs	r6, #1
 c00038a:	0c21      	lsrs	r1, r4, #16
 c00038c:	fbb3 fcfe 	udiv	ip, r3, lr
 c000390:	fb0e 301c 	mls	r0, lr, ip, r3
 c000394:	fb08 f90c 	mul.w	r9, r8, ip
 c000398:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 c00039c:	4589      	cmp	r9, r1
 c00039e:	d90b      	bls.n	c0003b8 <__udivmoddi4+0xe4>
 c0003a0:	1879      	adds	r1, r7, r1
 c0003a2:	f10c 33ff 	add.w	r3, ip, #4294967295
 c0003a6:	bf2c      	ite	cs
 c0003a8:	2001      	movcs	r0, #1
 c0003aa:	2000      	movcc	r0, #0
 c0003ac:	4589      	cmp	r9, r1
 c0003ae:	d902      	bls.n	c0003b6 <__udivmoddi4+0xe2>
 c0003b0:	2800      	cmp	r0, #0
 c0003b2:	f000 80f0 	beq.w	c000596 <__udivmoddi4+0x2c2>
 c0003b6:	469c      	mov	ip, r3
 c0003b8:	eba1 0109 	sub.w	r1, r1, r9
 c0003bc:	b2a3      	uxth	r3, r4
 c0003be:	fbb1 f0fe 	udiv	r0, r1, lr
 c0003c2:	fb0e 1110 	mls	r1, lr, r0, r1
 c0003c6:	fb08 f800 	mul.w	r8, r8, r0
 c0003ca:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 c0003ce:	45a0      	cmp	r8, r4
 c0003d0:	d907      	bls.n	c0003e2 <__udivmoddi4+0x10e>
 c0003d2:	193c      	adds	r4, r7, r4
 c0003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 c0003d8:	d202      	bcs.n	c0003e0 <__udivmoddi4+0x10c>
 c0003da:	45a0      	cmp	r8, r4
 c0003dc:	f200 80d2 	bhi.w	c000584 <__udivmoddi4+0x2b0>
 c0003e0:	4618      	mov	r0, r3
 c0003e2:	eba4 0408 	sub.w	r4, r4, r8
 c0003e6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 c0003ea:	e7ba      	b.n	c000362 <__udivmoddi4+0x8e>
 c0003ec:	428b      	cmp	r3, r1
 c0003ee:	d909      	bls.n	c000404 <__udivmoddi4+0x130>
 c0003f0:	2d00      	cmp	r5, #0
 c0003f2:	f000 80be 	beq.w	c000572 <__udivmoddi4+0x29e>
 c0003f6:	2600      	movs	r6, #0
 c0003f8:	e9c5 0100 	strd	r0, r1, [r5]
 c0003fc:	4630      	mov	r0, r6
 c0003fe:	4631      	mov	r1, r6
 c000400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000404:	fab3 f683 	clz	r6, r3
 c000408:	2e00      	cmp	r6, #0
 c00040a:	d14d      	bne.n	c0004a8 <__udivmoddi4+0x1d4>
 c00040c:	428b      	cmp	r3, r1
 c00040e:	f0c0 80b3 	bcc.w	c000578 <__udivmoddi4+0x2a4>
 c000412:	4282      	cmp	r2, r0
 c000414:	f240 80b0 	bls.w	c000578 <__udivmoddi4+0x2a4>
 c000418:	4630      	mov	r0, r6
 c00041a:	2d00      	cmp	r5, #0
 c00041c:	d0a6      	beq.n	c00036c <__udivmoddi4+0x98>
 c00041e:	e9c5 4800 	strd	r4, r8, [r5]
 c000422:	e7a3      	b.n	c00036c <__udivmoddi4+0x98>
 c000424:	4097      	lsls	r7, r2
 c000426:	f1c2 0320 	rsb	r3, r2, #32
 c00042a:	fa01 f002 	lsl.w	r0, r1, r2
 c00042e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 c000432:	40d9      	lsrs	r1, r3
 c000434:	fa24 f303 	lsr.w	r3, r4, r3
 c000438:	fa1f f887 	uxth.w	r8, r7
 c00043c:	4094      	lsls	r4, r2
 c00043e:	4303      	orrs	r3, r0
 c000440:	fbb1 f0fe 	udiv	r0, r1, lr
 c000444:	0c1e      	lsrs	r6, r3, #16
 c000446:	fb0e 1110 	mls	r1, lr, r0, r1
 c00044a:	fb00 fc08 	mul.w	ip, r0, r8
 c00044e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 c000452:	458c      	cmp	ip, r1
 c000454:	d90e      	bls.n	c000474 <__udivmoddi4+0x1a0>
 c000456:	1879      	adds	r1, r7, r1
 c000458:	f100 36ff 	add.w	r6, r0, #4294967295
 c00045c:	bf2c      	ite	cs
 c00045e:	f04f 0901 	movcs.w	r9, #1
 c000462:	f04f 0900 	movcc.w	r9, #0
 c000466:	458c      	cmp	ip, r1
 c000468:	d903      	bls.n	c000472 <__udivmoddi4+0x19e>
 c00046a:	f1b9 0f00 	cmp.w	r9, #0
 c00046e:	f000 8096 	beq.w	c00059e <__udivmoddi4+0x2ca>
 c000472:	4630      	mov	r0, r6
 c000474:	eba1 010c 	sub.w	r1, r1, ip
 c000478:	b29b      	uxth	r3, r3
 c00047a:	fbb1 f6fe 	udiv	r6, r1, lr
 c00047e:	fb0e 1116 	mls	r1, lr, r6, r1
 c000482:	fb06 fc08 	mul.w	ip, r6, r8
 c000486:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 c00048a:	458c      	cmp	ip, r1
 c00048c:	d907      	bls.n	c00049e <__udivmoddi4+0x1ca>
 c00048e:	1879      	adds	r1, r7, r1
 c000490:	f106 33ff 	add.w	r3, r6, #4294967295
 c000494:	d202      	bcs.n	c00049c <__udivmoddi4+0x1c8>
 c000496:	458c      	cmp	ip, r1
 c000498:	f200 8088 	bhi.w	c0005ac <__udivmoddi4+0x2d8>
 c00049c:	461e      	mov	r6, r3
 c00049e:	eba1 030c 	sub.w	r3, r1, ip
 c0004a2:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 c0004a6:	e770      	b.n	c00038a <__udivmoddi4+0xb6>
 c0004a8:	f1c6 0720 	rsb	r7, r6, #32
 c0004ac:	fa03 f406 	lsl.w	r4, r3, r6
 c0004b0:	fa02 fc06 	lsl.w	ip, r2, r6
 c0004b4:	fa01 fe06 	lsl.w	lr, r1, r6
 c0004b8:	40fa      	lsrs	r2, r7
 c0004ba:	fa20 f807 	lsr.w	r8, r0, r7
 c0004be:	40f9      	lsrs	r1, r7
 c0004c0:	fa00 f306 	lsl.w	r3, r0, r6
 c0004c4:	4322      	orrs	r2, r4
 c0004c6:	ea48 040e 	orr.w	r4, r8, lr
 c0004ca:	ea4f 4812 	mov.w	r8, r2, lsr #16
 c0004ce:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 c0004d2:	fa1f f982 	uxth.w	r9, r2
 c0004d6:	fbb1 faf8 	udiv	sl, r1, r8
 c0004da:	fb08 111a 	mls	r1, r8, sl, r1
 c0004de:	fb0a f009 	mul.w	r0, sl, r9
 c0004e2:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 c0004e6:	4570      	cmp	r0, lr
 c0004e8:	d90e      	bls.n	c000508 <__udivmoddi4+0x234>
 c0004ea:	eb12 0e0e 	adds.w	lr, r2, lr
 c0004ee:	f10a 31ff 	add.w	r1, sl, #4294967295
 c0004f2:	bf2c      	ite	cs
 c0004f4:	f04f 0b01 	movcs.w	fp, #1
 c0004f8:	f04f 0b00 	movcc.w	fp, #0
 c0004fc:	4570      	cmp	r0, lr
 c0004fe:	d902      	bls.n	c000506 <__udivmoddi4+0x232>
 c000500:	f1bb 0f00 	cmp.w	fp, #0
 c000504:	d04e      	beq.n	c0005a4 <__udivmoddi4+0x2d0>
 c000506:	468a      	mov	sl, r1
 c000508:	ebae 0e00 	sub.w	lr, lr, r0
 c00050c:	b2a4      	uxth	r4, r4
 c00050e:	fbbe f0f8 	udiv	r0, lr, r8
 c000512:	fb08 ee10 	mls	lr, r8, r0, lr
 c000516:	fb00 f909 	mul.w	r9, r0, r9
 c00051a:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 c00051e:	45f1      	cmp	r9, lr
 c000520:	d907      	bls.n	c000532 <__udivmoddi4+0x25e>
 c000522:	eb12 0e0e 	adds.w	lr, r2, lr
 c000526:	f100 31ff 	add.w	r1, r0, #4294967295
 c00052a:	d201      	bcs.n	c000530 <__udivmoddi4+0x25c>
 c00052c:	45f1      	cmp	r9, lr
 c00052e:	d840      	bhi.n	c0005b2 <__udivmoddi4+0x2de>
 c000530:	4608      	mov	r0, r1
 c000532:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
 c000536:	ebae 0e09 	sub.w	lr, lr, r9
 c00053a:	fba0 890c 	umull	r8, r9, r0, ip
 c00053e:	45ce      	cmp	lr, r9
 c000540:	4641      	mov	r1, r8
 c000542:	464c      	mov	r4, r9
 c000544:	d302      	bcc.n	c00054c <__udivmoddi4+0x278>
 c000546:	d106      	bne.n	c000556 <__udivmoddi4+0x282>
 c000548:	4543      	cmp	r3, r8
 c00054a:	d204      	bcs.n	c000556 <__udivmoddi4+0x282>
 c00054c:	3801      	subs	r0, #1
 c00054e:	ebb8 010c 	subs.w	r1, r8, ip
 c000552:	eb69 0402 	sbc.w	r4, r9, r2
 c000556:	b37d      	cbz	r5, c0005b8 <__udivmoddi4+0x2e4>
 c000558:	1a5a      	subs	r2, r3, r1
 c00055a:	eb6e 0e04 	sbc.w	lr, lr, r4
 c00055e:	40f2      	lsrs	r2, r6
 c000560:	fa0e f707 	lsl.w	r7, lr, r7
 c000564:	fa2e f306 	lsr.w	r3, lr, r6
 c000568:	2600      	movs	r6, #0
 c00056a:	4317      	orrs	r7, r2
 c00056c:	e9c5 7300 	strd	r7, r3, [r5]
 c000570:	e6fc      	b.n	c00036c <__udivmoddi4+0x98>
 c000572:	462e      	mov	r6, r5
 c000574:	4628      	mov	r0, r5
 c000576:	e6f9      	b.n	c00036c <__udivmoddi4+0x98>
 c000578:	1a84      	subs	r4, r0, r2
 c00057a:	eb61 0103 	sbc.w	r1, r1, r3
 c00057e:	2001      	movs	r0, #1
 c000580:	4688      	mov	r8, r1
 c000582:	e74a      	b.n	c00041a <__udivmoddi4+0x146>
 c000584:	3802      	subs	r0, #2
 c000586:	443c      	add	r4, r7
 c000588:	e72b      	b.n	c0003e2 <__udivmoddi4+0x10e>
 c00058a:	3802      	subs	r0, #2
 c00058c:	443c      	add	r4, r7
 c00058e:	e6e3      	b.n	c000358 <__udivmoddi4+0x84>
 c000590:	3e02      	subs	r6, #2
 c000592:	443b      	add	r3, r7
 c000594:	e6cc      	b.n	c000330 <__udivmoddi4+0x5c>
 c000596:	f1ac 0c02 	sub.w	ip, ip, #2
 c00059a:	4439      	add	r1, r7
 c00059c:	e70c      	b.n	c0003b8 <__udivmoddi4+0xe4>
 c00059e:	3802      	subs	r0, #2
 c0005a0:	4439      	add	r1, r7
 c0005a2:	e767      	b.n	c000474 <__udivmoddi4+0x1a0>
 c0005a4:	f1aa 0a02 	sub.w	sl, sl, #2
 c0005a8:	4496      	add	lr, r2
 c0005aa:	e7ad      	b.n	c000508 <__udivmoddi4+0x234>
 c0005ac:	3e02      	subs	r6, #2
 c0005ae:	4439      	add	r1, r7
 c0005b0:	e775      	b.n	c00049e <__udivmoddi4+0x1ca>
 c0005b2:	3802      	subs	r0, #2
 c0005b4:	4496      	add	lr, r2
 c0005b6:	e7bc      	b.n	c000532 <__udivmoddi4+0x25e>
 c0005b8:	462e      	mov	r6, r5
 c0005ba:	e6d7      	b.n	c00036c <__udivmoddi4+0x98>

0c0005bc <__aeabi_idiv0>:
 c0005bc:	4770      	bx	lr
 c0005be:	bf00      	nop

0c0005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c0005c0:	b580      	push	{r7, lr}
 c0005c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c0005c4:	f000 fd27 	bl	c001016 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 c0005c8:	f000 f84e 	bl	c000668 <SystemClock_Config>

  /* GTZC initialisation */
  MX_GTZC_Init();
 c0005cc:	f000 f89e 	bl	c00070c <MX_GTZC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c0005d0:	f000 f98c 	bl	c0008ec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 c0005d4:	f000 f93e 	bl	c000854 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/

  NonSecure_Init();
 c0005d8:	f000 f802 	bl	c0005e0 <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c0005dc:	e7fe      	b.n	c0005dc <main+0x1c>
	...

0c0005e0 <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c0005e0:	b590      	push	{r4, r7, lr}
 c0005e2:	b083      	sub	sp, #12
 c0005e4:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c0005e6:	4b1d      	ldr	r3, [pc, #116]	; (c00065c <NonSecure_Init+0x7c>)
 c0005e8:	4a1d      	ldr	r2, [pc, #116]	; (c000660 <NonSecure_Init+0x80>)
 c0005ea:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c0005ec:	4b1c      	ldr	r3, [pc, #112]	; (c000660 <NonSecure_Init+0x80>)
 c0005ee:	681b      	ldr	r3, [r3, #0]
 c0005f0:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c0005f2:	683b      	ldr	r3, [r7, #0]
 c0005f4:	f383 8888 	msr	MSP_NS, r3
}
 c0005f8:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c0005fa:	4b1a      	ldr	r3, [pc, #104]	; (c000664 <NonSecure_Init+0x84>)
 c0005fc:	681b      	ldr	r3, [r3, #0]
 c0005fe:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c000600:	687b      	ldr	r3, [r7, #4]
 c000602:	461c      	mov	r4, r3
 c000604:	0864      	lsrs	r4, r4, #1
 c000606:	0064      	lsls	r4, r4, #1
 c000608:	4620      	mov	r0, r4
 c00060a:	4621      	mov	r1, r4
 c00060c:	4622      	mov	r2, r4
 c00060e:	4623      	mov	r3, r4
 c000610:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000614:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000618:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00061c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000620:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000624:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000628:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00062c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000630:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000634:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000638:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00063c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000640:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000644:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000648:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00064c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000650:	f7ff fdfa 	bl	c000248 <__gnu_cmse_nonsecure_call>
}
 c000654:	bf00      	nop
 c000656:	370c      	adds	r7, #12
 c000658:	46bd      	mov	sp, r7
 c00065a:	bd90      	pop	{r4, r7, pc}
 c00065c:	e002ed00 	.word	0xe002ed00
 c000660:	08040000 	.word	0x08040000
 c000664:	08040004 	.word	0x08040004

0c000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c000668:	b580      	push	{r7, lr}
 c00066a:	b098      	sub	sp, #96	; 0x60
 c00066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c00066e:	f107 0318 	add.w	r3, r7, #24
 c000672:	2248      	movs	r2, #72	; 0x48
 c000674:	2100      	movs	r1, #0
 c000676:	4618      	mov	r0, r3
 c000678:	f003 ff84 	bl	c004584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c00067c:	1d3b      	adds	r3, r7, #4
 c00067e:	2200      	movs	r2, #0
 c000680:	601a      	str	r2, [r3, #0]
 c000682:	605a      	str	r2, [r3, #4]
 c000684:	609a      	str	r2, [r3, #8]
 c000686:	60da      	str	r2, [r3, #12]
 c000688:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c00068a:	2000      	movs	r0, #0
 c00068c:	f001 fa26 	bl	c001adc <HAL_PWREx_ControlVoltageScaling>
 c000690:	4603      	mov	r3, r0
 c000692:	2b00      	cmp	r3, #0
 c000694:	d001      	beq.n	c00069a <SystemClock_Config+0x32>
  {
    Error_Handler();
 c000696:	f000 f967 	bl	c000968 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 c00069a:	2310      	movs	r3, #16
 c00069c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 c00069e:	2301      	movs	r3, #1
 c0006a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 c0006a2:	2300      	movs	r3, #0
 c0006a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 c0006a6:	23b0      	movs	r3, #176	; 0xb0
 c0006a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 c0006aa:	2302      	movs	r3, #2
 c0006ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 c0006ae:	2301      	movs	r3, #1
 c0006b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 c0006b2:	230c      	movs	r3, #12
 c0006b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 c0006b6:	2337      	movs	r3, #55	; 0x37
 c0006b8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c0006ba:	2307      	movs	r3, #7
 c0006bc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 c0006be:	2302      	movs	r3, #2
 c0006c0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c0006c2:	2302      	movs	r3, #2
 c0006c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c0006c6:	f107 0318 	add.w	r3, r7, #24
 c0006ca:	4618      	mov	r0, r3
 c0006cc:	f001 fa96 	bl	c001bfc <HAL_RCC_OscConfig>
 c0006d0:	4603      	mov	r3, r0
 c0006d2:	2b00      	cmp	r3, #0
 c0006d4:	d001      	beq.n	c0006da <SystemClock_Config+0x72>
  {
    Error_Handler();
 c0006d6:	f000 f947 	bl	c000968 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c0006da:	230f      	movs	r3, #15
 c0006dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c0006de:	2303      	movs	r3, #3
 c0006e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 c0006e2:	2300      	movs	r3, #0
 c0006e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c0006e6:	2300      	movs	r3, #0
 c0006e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c0006ea:	2300      	movs	r3, #0
 c0006ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c0006ee:	1d3b      	adds	r3, r7, #4
 c0006f0:	2105      	movs	r1, #5
 c0006f2:	4618      	mov	r0, r3
 c0006f4:	f001 fee4 	bl	c0024c0 <HAL_RCC_ClockConfig>
 c0006f8:	4603      	mov	r3, r0
 c0006fa:	2b00      	cmp	r3, #0
 c0006fc:	d001      	beq.n	c000702 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 c0006fe:	f000 f933 	bl	c000968 <Error_Handler>
  }
}
 c000702:	bf00      	nop
 c000704:	3760      	adds	r7, #96	; 0x60
 c000706:	46bd      	mov	sp, r7
 c000708:	bd80      	pop	{r7, pc}
	...

0c00070c <MX_GTZC_Init>:
  * @brief GTZC Initialization Function
  * @param None
  * @retval None
  */
static void MX_GTZC_Init(void)
{
 c00070c:	b580      	push	{r7, lr}
 c00070e:	b0b6      	sub	sp, #216	; 0xd8
 c000710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_Init 0 */

  /* USER CODE END GTZC_Init 0 */

  MPCBB_ConfigTypeDef MPCBB1_NonSecureArea_Desc = {0};
 c000712:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 c000716:	226c      	movs	r2, #108	; 0x6c
 c000718:	2100      	movs	r1, #0
 c00071a:	4618      	mov	r0, r3
 c00071c:	f003 ff32 	bl	c004584 <memset>
  MPCBB_ConfigTypeDef MPCBB2_NonSecureArea_Desc = {0};
 c000720:	463b      	mov	r3, r7
 c000722:	226c      	movs	r2, #108	; 0x6c
 c000724:	2100      	movs	r1, #0
 c000726:	4618      	mov	r0, r3
 c000728:	f003 ff2c 	bl	c004584 <memset>

  /* USER CODE BEGIN GTZC_Init 1 */

  /* USER CODE END GTZC_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_USART3, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c00072c:	f240 3101 	movw	r1, #769	; 0x301
 c000730:	200b      	movs	r0, #11
 c000732:	f001 f869 	bl	c001808 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000736:	4603      	mov	r3, r0
 c000738:	2b00      	cmp	r3, #0
 c00073a:	d001      	beq.n	c000740 <MX_GTZC_Init+0x34>
  {
    Error_Handler();
 c00073c:	f000 f914 	bl	c000968 <Error_Handler>
  }
  MPCBB1_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c000740:	2300      	movs	r3, #0
 c000742:	66fb      	str	r3, [r7, #108]	; 0x6c
  MPCBB1_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c000744:	2300      	movs	r3, #0
 c000746:	673b      	str	r3, [r7, #112]	; 0x70
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c000748:	f04f 33ff 	mov.w	r3, #4294967295
 c00074c:	677b      	str	r3, [r7, #116]	; 0x74
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c00074e:	f04f 33ff 	mov.w	r3, #4294967295
 c000752:	67bb      	str	r3, [r7, #120]	; 0x78
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c000754:	f04f 33ff 	mov.w	r3, #4294967295
 c000758:	67fb      	str	r3, [r7, #124]	; 0x7c
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c00075a:	f04f 33ff 	mov.w	r3, #4294967295
 c00075e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c000762:	f04f 33ff 	mov.w	r3, #4294967295
 c000766:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c00076a:	f04f 33ff 	mov.w	r3, #4294967295
 c00076e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c000772:	f04f 33ff 	mov.w	r3, #4294967295
 c000776:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c00077a:	f04f 33ff 	mov.w	r3, #4294967295
 c00077e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c000782:	f04f 33ff 	mov.w	r3, #4294967295
 c000786:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c00078a:	f04f 33ff 	mov.w	r3, #4294967295
 c00078e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c000792:	f04f 33ff 	mov.w	r3, #4294967295
 c000796:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c00079a:	f04f 33ff 	mov.w	r3, #4294967295
 c00079e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c0007a2:	2300      	movs	r3, #0
 c0007a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c0007a8:	2300      	movs	r3, #0
 c0007aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c0007ae:	2300      	movs	r3, #0
 c0007b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c0007b4:	2300      	movs	r3, #0
 c0007b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c0007ba:	2300      	movs	r3, #0
 c0007bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c0007c0:	2300      	movs	r3, #0
 c0007c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c0007c6:	2300      	movs	r3, #0
 c0007c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c0007cc:	2300      	movs	r3, #0
 c0007ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c0007d2:	2300      	movs	r3, #0
 c0007d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c0007d8:	2300      	movs	r3, #0
 c0007da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c0007de:	2300      	movs	r3, #0
 c0007e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c0007e4:	2300      	movs	r3, #0
 c0007e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  MPCBB1_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0007ea:	2300      	movs	r3, #0
 c0007ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB1_NonSecureArea_Desc) != HAL_OK)
 c0007f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 c0007f4:	4619      	mov	r1, r3
 c0007f6:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c0007fa:	f001 f8dd 	bl	c0019b8 <HAL_GTZC_MPCBB_ConfigMem>
 c0007fe:	4603      	mov	r3, r0
 c000800:	2b00      	cmp	r3, #0
 c000802:	d001      	beq.n	c000808 <MX_GTZC_Init+0xfc>
  {
    Error_Handler();
 c000804:	f000 f8b0 	bl	c000968 <Error_Handler>
  }
  MPCBB2_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c000808:	2300      	movs	r3, #0
 c00080a:	603b      	str	r3, [r7, #0]
  MPCBB2_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c00080c:	2300      	movs	r3, #0
 c00080e:	607b      	str	r3, [r7, #4]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c000810:	2300      	movs	r3, #0
 c000812:	60bb      	str	r3, [r7, #8]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c000814:	2300      	movs	r3, #0
 c000816:	60fb      	str	r3, [r7, #12]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c000818:	2300      	movs	r3, #0
 c00081a:	613b      	str	r3, [r7, #16]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c00081c:	2300      	movs	r3, #0
 c00081e:	617b      	str	r3, [r7, #20]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c000820:	2300      	movs	r3, #0
 c000822:	61bb      	str	r3, [r7, #24]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c000824:	2300      	movs	r3, #0
 c000826:	61fb      	str	r3, [r7, #28]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c000828:	2300      	movs	r3, #0
 c00082a:	623b      	str	r3, [r7, #32]
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c00082c:	2300      	movs	r3, #0
 c00082e:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB2_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c000830:	2300      	movs	r3, #0
 c000832:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB2_NonSecureArea_Desc) != HAL_OK)
 c000834:	463b      	mov	r3, r7
 c000836:	4619      	mov	r1, r3
 c000838:	4805      	ldr	r0, [pc, #20]	; (c000850 <MX_GTZC_Init+0x144>)
 c00083a:	f001 f8bd 	bl	c0019b8 <HAL_GTZC_MPCBB_ConfigMem>
 c00083e:	4603      	mov	r3, r0
 c000840:	2b00      	cmp	r3, #0
 c000842:	d001      	beq.n	c000848 <MX_GTZC_Init+0x13c>
  {
    Error_Handler();
 c000844:	f000 f890 	bl	c000968 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_Init 2 */

  /* USER CODE END GTZC_Init 2 */

}
 c000848:	bf00      	nop
 c00084a:	37d8      	adds	r7, #216	; 0xd8
 c00084c:	46bd      	mov	sp, r7
 c00084e:	bd80      	pop	{r7, pc}
 c000850:	30030000 	.word	0x30030000

0c000854 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 c000854:	b580      	push	{r7, lr}
 c000856:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 c000858:	4b22      	ldr	r3, [pc, #136]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c00085a:	4a23      	ldr	r2, [pc, #140]	; (c0008e8 <MX_USART3_UART_Init+0x94>)
 c00085c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 c00085e:	4b21      	ldr	r3, [pc, #132]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000860:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 c000864:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 c000866:	4b1f      	ldr	r3, [pc, #124]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000868:	2200      	movs	r2, #0
 c00086a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 c00086c:	4b1d      	ldr	r3, [pc, #116]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c00086e:	2200      	movs	r2, #0
 c000870:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 c000872:	4b1c      	ldr	r3, [pc, #112]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000874:	2200      	movs	r2, #0
 c000876:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 c000878:	4b1a      	ldr	r3, [pc, #104]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c00087a:	220c      	movs	r2, #12
 c00087c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 c00087e:	4b19      	ldr	r3, [pc, #100]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000880:	2200      	movs	r2, #0
 c000882:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 c000884:	4b17      	ldr	r3, [pc, #92]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000886:	2200      	movs	r2, #0
 c000888:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c00088a:	4b16      	ldr	r3, [pc, #88]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c00088c:	2200      	movs	r2, #0
 c00088e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c000890:	4b14      	ldr	r3, [pc, #80]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000892:	2200      	movs	r2, #0
 c000894:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c000896:	4b13      	ldr	r3, [pc, #76]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c000898:	2200      	movs	r2, #0
 c00089a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 c00089c:	4811      	ldr	r0, [pc, #68]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c00089e:	f002 fdcd 	bl	c00343c <HAL_UART_Init>
 c0008a2:	4603      	mov	r3, r0
 c0008a4:	2b00      	cmp	r3, #0
 c0008a6:	d001      	beq.n	c0008ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 c0008a8:	f000 f85e 	bl	c000968 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c0008ac:	2100      	movs	r1, #0
 c0008ae:	480d      	ldr	r0, [pc, #52]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c0008b0:	f003 fd60 	bl	c004374 <HAL_UARTEx_SetTxFifoThreshold>
 c0008b4:	4603      	mov	r3, r0
 c0008b6:	2b00      	cmp	r3, #0
 c0008b8:	d001      	beq.n	c0008be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 c0008ba:	f000 f855 	bl	c000968 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c0008be:	2100      	movs	r1, #0
 c0008c0:	4808      	ldr	r0, [pc, #32]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c0008c2:	f003 fd95 	bl	c0043f0 <HAL_UARTEx_SetRxFifoThreshold>
 c0008c6:	4603      	mov	r3, r0
 c0008c8:	2b00      	cmp	r3, #0
 c0008ca:	d001      	beq.n	c0008d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 c0008cc:	f000 f84c 	bl	c000968 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 c0008d0:	4804      	ldr	r0, [pc, #16]	; (c0008e4 <MX_USART3_UART_Init+0x90>)
 c0008d2:	f003 fd16 	bl	c004302 <HAL_UARTEx_DisableFifoMode>
 c0008d6:	4603      	mov	r3, r0
 c0008d8:	2b00      	cmp	r3, #0
 c0008da:	d001      	beq.n	c0008e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 c0008dc:	f000 f844 	bl	c000968 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 c0008e0:	bf00      	nop
 c0008e2:	bd80      	pop	{r7, pc}
 c0008e4:	30000098 	.word	0x30000098
 c0008e8:	50004800 	.word	0x50004800

0c0008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 c0008ec:	b580      	push	{r7, lr}
 c0008ee:	b084      	sub	sp, #16
 c0008f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c0008f2:	4b1a      	ldr	r3, [pc, #104]	; (c00095c <MX_GPIO_Init+0x70>)
 c0008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c0008f6:	4a19      	ldr	r2, [pc, #100]	; (c00095c <MX_GPIO_Init+0x70>)
 c0008f8:	f043 0304 	orr.w	r3, r3, #4
 c0008fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 c0008fe:	4b17      	ldr	r3, [pc, #92]	; (c00095c <MX_GPIO_Init+0x70>)
 c000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000902:	f003 0304 	and.w	r3, r3, #4
 c000906:	60fb      	str	r3, [r7, #12]
 c000908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c00090a:	4b14      	ldr	r3, [pc, #80]	; (c00095c <MX_GPIO_Init+0x70>)
 c00090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c00090e:	4a13      	ldr	r2, [pc, #76]	; (c00095c <MX_GPIO_Init+0x70>)
 c000910:	f043 0302 	orr.w	r3, r3, #2
 c000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000916:	4b11      	ldr	r3, [pc, #68]	; (c00095c <MX_GPIO_Init+0x70>)
 c000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c00091a:	f003 0302 	and.w	r3, r3, #2
 c00091e:	60bb      	str	r3, [r7, #8]
 c000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c000922:	4b0e      	ldr	r3, [pc, #56]	; (c00095c <MX_GPIO_Init+0x70>)
 c000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000926:	4a0d      	ldr	r2, [pc, #52]	; (c00095c <MX_GPIO_Init+0x70>)
 c000928:	f043 0301 	orr.w	r3, r3, #1
 c00092c:	64d3      	str	r3, [r2, #76]	; 0x4c
 c00092e:	4b0b      	ldr	r3, [pc, #44]	; (c00095c <MX_GPIO_Init+0x70>)
 c000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000932:	f003 0301 	and.w	r3, r3, #1
 c000936:	607b      	str	r3, [r7, #4]
 c000938:	687b      	ldr	r3, [r7, #4]

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_NSEC);
 c00093a:	2200      	movs	r2, #0
 c00093c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 c000940:	4807      	ldr	r0, [pc, #28]	; (c000960 <MX_GPIO_Init+0x74>)
 c000942:	f000 ff29 	bl	c001798 <HAL_GPIO_ConfigPinAttributes>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOA, USART1_TX_Pin|USART1_RX_Pin, GPIO_PIN_NSEC);
 c000946:	2200      	movs	r2, #0
 c000948:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 c00094c:	4805      	ldr	r0, [pc, #20]	; (c000964 <MX_GPIO_Init+0x78>)
 c00094e:	f000 ff23 	bl	c001798 <HAL_GPIO_ConfigPinAttributes>

}
 c000952:	bf00      	nop
 c000954:	3710      	adds	r7, #16
 c000956:	46bd      	mov	sp, r7
 c000958:	bd80      	pop	{r7, pc}
 c00095a:	bf00      	nop
 c00095c:	50021000 	.word	0x50021000
 c000960:	52020800 	.word	0x52020800
 c000964:	52020000 	.word	0x52020000

0c000968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c000968:	b480      	push	{r7}
 c00096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 c00096c:	bf00      	nop
 c00096e:	46bd      	mov	sp, r7
 c000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000974:	4770      	bx	lr
	...

0c000978 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c000978:	b480      	push	{r7}
 c00097a:	b083      	sub	sp, #12
 c00097c:	af00      	add	r7, sp, #0
 c00097e:	4603      	mov	r3, r0
 c000980:	6039      	str	r1, [r7, #0]
 c000982:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c000984:	683b      	ldr	r3, [r7, #0]
 c000986:	2b00      	cmp	r3, #0
 c000988:	d00d      	beq.n	c0009a6 <__acle_se_SECURE_RegisterCallback+0x2e>
  {
    switch(CallbackId)
 c00098a:	79fb      	ldrb	r3, [r7, #7]
 c00098c:	2b00      	cmp	r3, #0
 c00098e:	d002      	beq.n	c000996 <__acle_se_SECURE_RegisterCallback+0x1e>
 c000990:	2b01      	cmp	r3, #1
 c000992:	d004      	beq.n	c00099e <__acle_se_SECURE_RegisterCallback+0x26>
      case GTZC_ERROR_CB_ID:             /* GTZC Interrupt occurred */
        pSecureErrorCallback = func;
        break;
      default:
        /* unknown */
        break;
 c000994:	e008      	b.n	c0009a8 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureFaultCallback = func;
 c000996:	4a21      	ldr	r2, [pc, #132]	; (c000a1c <__acle_se_SECURE_RegisterCallback+0xa4>)
 c000998:	683b      	ldr	r3, [r7, #0]
 c00099a:	6013      	str	r3, [r2, #0]
        break;
 c00099c:	e004      	b.n	c0009a8 <__acle_se_SECURE_RegisterCallback+0x30>
        pSecureErrorCallback = func;
 c00099e:	4a20      	ldr	r2, [pc, #128]	; (c000a20 <__acle_se_SECURE_RegisterCallback+0xa8>)
 c0009a0:	683b      	ldr	r3, [r7, #0]
 c0009a2:	6013      	str	r3, [r2, #0]
        break;
 c0009a4:	e000      	b.n	c0009a8 <__acle_se_SECURE_RegisterCallback+0x30>
    }
  }
 c0009a6:	bf00      	nop
}
 c0009a8:	bf00      	nop
 c0009aa:	370c      	adds	r7, #12
 c0009ac:	46bd      	mov	sp, r7
 c0009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0009b2:	4670      	mov	r0, lr
 c0009b4:	4671      	mov	r1, lr
 c0009b6:	4672      	mov	r2, lr
 c0009b8:	4673      	mov	r3, lr
 c0009ba:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0009be:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0009c2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0009c6:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0009ca:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0009ce:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0009d2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0009d6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0009da:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0009de:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0009e2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0009e6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0009ea:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0009ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0009f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0009f6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0009fa:	f38e 8c00 	msr	CPSR_fs, lr
 c0009fe:	b410      	push	{r4}
 c000a00:	eef1 ca10 	vmrs	ip, fpscr
 c000a04:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000a08:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000a0c:	ea0c 0c04 	and.w	ip, ip, r4
 c000a10:	eee1 ca10 	vmsr	fpscr, ip
 c000a14:	bc10      	pop	{r4}
 c000a16:	46f4      	mov	ip, lr
 c000a18:	4774      	bxns	lr
 c000a1a:	bf00      	nop
 c000a1c:	30000090 	.word	0x30000090
 c000a20:	30000094 	.word	0x30000094

0c000a24 <__acle_se_trust_interface>:

struct WhiteList WL[3] = {{"read_code", {0,-1,-1}}, {"rf_write_buf", {0,1,2}},
						  {"set_code", {0,-1,-1}}};

CMSE_NS_ENTRY int trust_interface(char *endfunc, int id)
{
 c000a24:	b580      	push	{r7, lr}
 c000a26:	b084      	sub	sp, #16
 c000a28:	af00      	add	r7, sp, #0
 c000a2a:	6078      	str	r0, [r7, #4]
 c000a2c:	6039      	str	r1, [r7, #0]
	for(int i=0; i<WLnum; i++)
 c000a2e:	2300      	movs	r3, #0
 c000a30:	60fb      	str	r3, [r7, #12]
 c000a32:	e028      	b.n	c000a86 <__acle_se_trust_interface+0x62>
	{
		if(strcmp(endfunc, WL[i].endpoint)==0)
 c000a34:	68fb      	ldr	r3, [r7, #12]
 c000a36:	015b      	lsls	r3, r3, #5
 c000a38:	4a32      	ldr	r2, [pc, #200]	; (c000b04 <__acle_se_trust_interface+0xe0>)
 c000a3a:	4413      	add	r3, r2
 c000a3c:	4619      	mov	r1, r3
 c000a3e:	6878      	ldr	r0, [r7, #4]
 c000a40:	f7ff fbf8 	bl	c000234 <strcmp>
 c000a44:	4603      	mov	r3, r0
 c000a46:	2b00      	cmp	r3, #0
 c000a48:	d11a      	bne.n	c000a80 <__acle_se_trust_interface+0x5c>
		{
			for(int j=0; j<idnum; j++)
 c000a4a:	2300      	movs	r3, #0
 c000a4c:	60bb      	str	r3, [r7, #8]
 c000a4e:	e010      	b.n	c000a72 <__acle_se_trust_interface+0x4e>
			{
				if(id==WL[i].id[j])
 c000a50:	492c      	ldr	r1, [pc, #176]	; (c000b04 <__acle_se_trust_interface+0xe0>)
 c000a52:	68fb      	ldr	r3, [r7, #12]
 c000a54:	00da      	lsls	r2, r3, #3
 c000a56:	68bb      	ldr	r3, [r7, #8]
 c000a58:	4413      	add	r3, r2
 c000a5a:	3304      	adds	r3, #4
 c000a5c:	009b      	lsls	r3, r3, #2
 c000a5e:	440b      	add	r3, r1
 c000a60:	685b      	ldr	r3, [r3, #4]
 c000a62:	683a      	ldr	r2, [r7, #0]
 c000a64:	429a      	cmp	r2, r3
 c000a66:	d101      	bne.n	c000a6c <__acle_se_trust_interface+0x48>
				{
					return 1;
 c000a68:	2301      	movs	r3, #1
 c000a6a:	e012      	b.n	c000a92 <__acle_se_trust_interface+0x6e>
			for(int j=0; j<idnum; j++)
 c000a6c:	68bb      	ldr	r3, [r7, #8]
 c000a6e:	3301      	adds	r3, #1
 c000a70:	60bb      	str	r3, [r7, #8]
 c000a72:	4b25      	ldr	r3, [pc, #148]	; (c000b08 <__acle_se_trust_interface+0xe4>)
 c000a74:	681b      	ldr	r3, [r3, #0]
 c000a76:	68ba      	ldr	r2, [r7, #8]
 c000a78:	429a      	cmp	r2, r3
 c000a7a:	dbe9      	blt.n	c000a50 <__acle_se_trust_interface+0x2c>
				}
			}
			return 0;
 c000a7c:	2300      	movs	r3, #0
 c000a7e:	e008      	b.n	c000a92 <__acle_se_trust_interface+0x6e>
	for(int i=0; i<WLnum; i++)
 c000a80:	68fb      	ldr	r3, [r7, #12]
 c000a82:	3301      	adds	r3, #1
 c000a84:	60fb      	str	r3, [r7, #12]
 c000a86:	4b21      	ldr	r3, [pc, #132]	; (c000b0c <__acle_se_trust_interface+0xe8>)
 c000a88:	681b      	ldr	r3, [r3, #0]
 c000a8a:	68fa      	ldr	r2, [r7, #12]
 c000a8c:	429a      	cmp	r2, r3
 c000a8e:	dbd1      	blt.n	c000a34 <__acle_se_trust_interface+0x10>
		}
	}
	return 0;
 c000a90:	2300      	movs	r3, #0
}
 c000a92:	4618      	mov	r0, r3
 c000a94:	3710      	adds	r7, #16
 c000a96:	46bd      	mov	sp, r7
 c000a98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c000a9c:	4671      	mov	r1, lr
 c000a9e:	4672      	mov	r2, lr
 c000aa0:	4673      	mov	r3, lr
 c000aa2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000aa6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000aaa:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000aae:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000ab2:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000ab6:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000aba:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000abe:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000ac2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000ac6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000aca:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000ace:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000ad2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000ad6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000ada:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000ade:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000ae2:	f38e 8c00 	msr	CPSR_fs, lr
 c000ae6:	b410      	push	{r4}
 c000ae8:	eef1 ca10 	vmrs	ip, fpscr
 c000aec:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000af0:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000af4:	ea0c 0c04 	and.w	ip, ip, r4
 c000af8:	eee1 ca10 	vmsr	fpscr, ip
 c000afc:	bc10      	pop	{r4}
 c000afe:	46f4      	mov	ip, lr
 c000b00:	4774      	bxns	lr
 c000b02:	bf00      	nop
 c000b04:	30000008 	.word	0x30000008
 c000b08:	30000000 	.word	0x30000000
 c000b0c:	30000004 	.word	0x30000004

0c000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c000b10:	b580      	push	{r7, lr}
 c000b12:	b084      	sub	sp, #16
 c000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c000b16:	4b15      	ldr	r3, [pc, #84]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c000b1a:	4a14      	ldr	r2, [pc, #80]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b1c:	f043 0301 	orr.w	r3, r3, #1
 c000b20:	6613      	str	r3, [r2, #96]	; 0x60
 c000b22:	4b12      	ldr	r3, [pc, #72]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c000b26:	f003 0301 	and.w	r3, r3, #1
 c000b2a:	60fb      	str	r3, [r7, #12]
 c000b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c000b2e:	4b0f      	ldr	r3, [pc, #60]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c000b32:	4a0e      	ldr	r2, [pc, #56]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c000b38:	6593      	str	r3, [r2, #88]	; 0x58
 c000b3a:	4b0c      	ldr	r3, [pc, #48]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c000b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c000b42:	60bb      	str	r3, [r7, #8]
 c000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c000b46:	4b09      	ldr	r3, [pc, #36]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000b4a:	4a08      	ldr	r2, [pc, #32]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 c000b50:	6493      	str	r3, [r2, #72]	; 0x48
 c000b52:	4b06      	ldr	r3, [pc, #24]	; (c000b6c <HAL_MspInit+0x5c>)
 c000b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c000b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c000b5a:	607b      	str	r3, [r7, #4]
 c000b5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c000b5e:	f001 f819 	bl	c001b94 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c000b62:	bf00      	nop
 c000b64:	3710      	adds	r7, #16
 c000b66:	46bd      	mov	sp, r7
 c000b68:	bd80      	pop	{r7, pc}
 c000b6a:	bf00      	nop
 c000b6c:	50021000 	.word	0x50021000

0c000b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 c000b70:	b580      	push	{r7, lr}
 c000b72:	b0ae      	sub	sp, #184	; 0xb8
 c000b74:	af00      	add	r7, sp, #0
 c000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c000b78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c000b7c:	2200      	movs	r2, #0
 c000b7e:	601a      	str	r2, [r3, #0]
 c000b80:	605a      	str	r2, [r3, #4]
 c000b82:	609a      	str	r2, [r3, #8]
 c000b84:	60da      	str	r2, [r3, #12]
 c000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c000b88:	f107 0310 	add.w	r3, r7, #16
 c000b8c:	2294      	movs	r2, #148	; 0x94
 c000b8e:	2100      	movs	r1, #0
 c000b90:	4618      	mov	r0, r3
 c000b92:	f003 fcf7 	bl	c004584 <memset>
  if(huart->Instance==USART3)
 c000b96:	687b      	ldr	r3, [r7, #4]
 c000b98:	681b      	ldr	r3, [r3, #0]
 c000b9a:	4a25      	ldr	r2, [pc, #148]	; (c000c30 <HAL_UART_MspInit+0xc0>)
 c000b9c:	4293      	cmp	r3, r2
 c000b9e:	d142      	bne.n	c000c26 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 c000ba0:	2304      	movs	r3, #4
 c000ba2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 c000ba4:	2300      	movs	r3, #0
 c000ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c000ba8:	f107 0310 	add.w	r3, r7, #16
 c000bac:	4618      	mov	r0, r3
 c000bae:	f001 ff5f 	bl	c002a70 <HAL_RCCEx_PeriphCLKConfig>
 c000bb2:	4603      	mov	r3, r0
 c000bb4:	2b00      	cmp	r3, #0
 c000bb6:	d001      	beq.n	c000bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 c000bb8:	f7ff fed6 	bl	c000968 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 c000bbc:	4b1d      	ldr	r3, [pc, #116]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c000bc0:	4a1c      	ldr	r2, [pc, #112]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000bc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c000bc6:	6593      	str	r3, [r2, #88]	; 0x58
 c000bc8:	4b1a      	ldr	r3, [pc, #104]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c000bcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c000bd0:	60fb      	str	r3, [r7, #12]
 c000bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 c000bd4:	4b17      	ldr	r3, [pc, #92]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000bd8:	4a16      	ldr	r2, [pc, #88]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000bda:	f043 0304 	orr.w	r3, r3, #4
 c000bde:	64d3      	str	r3, [r2, #76]	; 0x4c
 c000be0:	4b14      	ldr	r3, [pc, #80]	; (c000c34 <HAL_UART_MspInit+0xc4>)
 c000be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c000be4:	f003 0304 	and.w	r3, r3, #4
 c000be8:	60bb      	str	r3, [r7, #8]
 c000bea:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC5     ------> USART3_RX
    PC4     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 c000bec:	2330      	movs	r3, #48	; 0x30
 c000bee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c000bf2:	2302      	movs	r3, #2
 c000bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c000bf8:	2300      	movs	r3, #0
 c000bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c000bfe:	2300      	movs	r3, #0
 c000c00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 c000c04:	2307      	movs	r3, #7
 c000c06:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 c000c0a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c000c0e:	4619      	mov	r1, r3
 c000c10:	4809      	ldr	r0, [pc, #36]	; (c000c38 <HAL_UART_MspInit+0xc8>)
 c000c12:	f000 fc41 	bl	c001498 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 c000c16:	2200      	movs	r2, #0
 c000c18:	2100      	movs	r1, #0
 c000c1a:	203f      	movs	r0, #63	; 0x3f
 c000c1c:	f000 fb4d 	bl	c0012ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 c000c20:	203f      	movs	r0, #63	; 0x3f
 c000c22:	f000 fb64 	bl	c0012ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 c000c26:	bf00      	nop
 c000c28:	37b8      	adds	r7, #184	; 0xb8
 c000c2a:	46bd      	mov	sp, r7
 c000c2c:	bd80      	pop	{r7, pc}
 c000c2e:	bf00      	nop
 c000c30:	50004800 	.word	0x50004800
 c000c34:	50021000 	.word	0x50021000
 c000c38:	52020800 	.word	0x52020800

0c000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c000c3c:	b480      	push	{r7}
 c000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 c000c40:	bf00      	nop
 c000c42:	46bd      	mov	sp, r7
 c000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c48:	4770      	bx	lr

0c000c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c000c4a:	b480      	push	{r7}
 c000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c000c4e:	e7fe      	b.n	c000c4e <HardFault_Handler+0x4>

0c000c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c000c50:	b480      	push	{r7}
 c000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c000c54:	e7fe      	b.n	c000c54 <MemManage_Handler+0x4>

0c000c56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c000c56:	b480      	push	{r7}
 c000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c000c5a:	e7fe      	b.n	c000c5a <BusFault_Handler+0x4>

0c000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c000c5c:	b480      	push	{r7}
 c000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c000c60:	e7fe      	b.n	c000c60 <UsageFault_Handler+0x4>

0c000c62 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c000c62:	b480      	push	{r7}
 c000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c000c66:	e7fe      	b.n	c000c66 <SecureFault_Handler+0x4>

0c000c68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c000c68:	b480      	push	{r7}
 c000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c000c6c:	bf00      	nop
 c000c6e:	46bd      	mov	sp, r7
 c000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c74:	4770      	bx	lr

0c000c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c000c76:	b480      	push	{r7}
 c000c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c000c7a:	bf00      	nop
 c000c7c:	46bd      	mov	sp, r7
 c000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c82:	4770      	bx	lr

0c000c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c000c84:	b480      	push	{r7}
 c000c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c000c88:	bf00      	nop
 c000c8a:	46bd      	mov	sp, r7
 c000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000c90:	4770      	bx	lr

0c000c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c000c92:	b580      	push	{r7, lr}
 c000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c000c96:	f000 fa15 	bl	c0010c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c000c9a:	bf00      	nop
 c000c9c:	bd80      	pop	{r7, pc}
	...

0c000ca0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 c000ca0:	b580      	push	{r7, lr}
 c000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 c000ca4:	4802      	ldr	r0, [pc, #8]	; (c000cb0 <USART3_IRQHandler+0x10>)
 c000ca6:	f002 fc19 	bl	c0034dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 c000caa:	bf00      	nop
 c000cac:	bd80      	pop	{r7, pc}
 c000cae:	bf00      	nop
 c000cb0:	30000098 	.word	0x30000098

0c000cb4 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c000cb4:	b480      	push	{r7}
 c000cb6:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c000cb8:	4b30      	ldr	r3, [pc, #192]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cba:	2200      	movs	r2, #0
 c000cbc:	609a      	str	r2, [r3, #8]
 c000cbe:	4b2f      	ldr	r3, [pc, #188]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cc0:	4a2f      	ldr	r2, [pc, #188]	; (c000d80 <TZ_SAU_Setup+0xcc>)
 c000cc2:	60da      	str	r2, [r3, #12]
 c000cc4:	4b2d      	ldr	r3, [pc, #180]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cc6:	4a2f      	ldr	r2, [pc, #188]	; (c000d84 <TZ_SAU_Setup+0xd0>)
 c000cc8:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c000cca:	4b2c      	ldr	r3, [pc, #176]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000ccc:	2201      	movs	r2, #1
 c000cce:	609a      	str	r2, [r3, #8]
 c000cd0:	4b2a      	ldr	r3, [pc, #168]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cd2:	4a2d      	ldr	r2, [pc, #180]	; (c000d88 <TZ_SAU_Setup+0xd4>)
 c000cd4:	60da      	str	r2, [r3, #12]
 c000cd6:	4b29      	ldr	r3, [pc, #164]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cd8:	4a2c      	ldr	r2, [pc, #176]	; (c000d8c <TZ_SAU_Setup+0xd8>)
 c000cda:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c000cdc:	4b27      	ldr	r3, [pc, #156]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cde:	2202      	movs	r2, #2
 c000ce0:	609a      	str	r2, [r3, #8]
 c000ce2:	4b26      	ldr	r3, [pc, #152]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000ce4:	4a2a      	ldr	r2, [pc, #168]	; (c000d90 <TZ_SAU_Setup+0xdc>)
 c000ce6:	60da      	str	r2, [r3, #12]
 c000ce8:	4b24      	ldr	r3, [pc, #144]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cea:	4a2a      	ldr	r2, [pc, #168]	; (c000d94 <TZ_SAU_Setup+0xe0>)
 c000cec:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c000cee:	4b23      	ldr	r3, [pc, #140]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cf0:	2203      	movs	r2, #3
 c000cf2:	609a      	str	r2, [r3, #8]
 c000cf4:	4b21      	ldr	r3, [pc, #132]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cf6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c000cfa:	60da      	str	r2, [r3, #12]
 c000cfc:	4b1f      	ldr	r3, [pc, #124]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000cfe:	4a26      	ldr	r2, [pc, #152]	; (c000d98 <TZ_SAU_Setup+0xe4>)
 c000d00:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c000d02:	4b1e      	ldr	r3, [pc, #120]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d04:	2204      	movs	r2, #4
 c000d06:	609a      	str	r2, [r3, #8]
 c000d08:	4b1c      	ldr	r3, [pc, #112]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d0a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c000d0e:	60da      	str	r2, [r3, #12]
 c000d10:	4b1a      	ldr	r3, [pc, #104]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d12:	4a22      	ldr	r2, [pc, #136]	; (c000d9c <TZ_SAU_Setup+0xe8>)
 c000d14:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c000d16:	4b19      	ldr	r3, [pc, #100]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d18:	2205      	movs	r2, #5
 c000d1a:	609a      	str	r2, [r3, #8]
 c000d1c:	4b17      	ldr	r3, [pc, #92]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d1e:	4a20      	ldr	r2, [pc, #128]	; (c000da0 <TZ_SAU_Setup+0xec>)
 c000d20:	60da      	str	r2, [r3, #12]
 c000d22:	4b16      	ldr	r3, [pc, #88]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d24:	4a1f      	ldr	r2, [pc, #124]	; (c000da4 <TZ_SAU_Setup+0xf0>)
 c000d26:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c000d28:	4b14      	ldr	r3, [pc, #80]	; (c000d7c <TZ_SAU_Setup+0xc8>)
 c000d2a:	2201      	movs	r2, #1
 c000d2c:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c000d2e:	4b1e      	ldr	r3, [pc, #120]	; (c000da8 <TZ_SAU_Setup+0xf4>)
 c000d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c000d34:	4a1c      	ldr	r2, [pc, #112]	; (c000da8 <TZ_SAU_Setup+0xf4>)
 c000d36:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c000d3a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000d3e:	4b1b      	ldr	r3, [pc, #108]	; (c000dac <TZ_SAU_Setup+0xf8>)
 c000d40:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c000d42:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000d46:	4a19      	ldr	r2, [pc, #100]	; (c000dac <TZ_SAU_Setup+0xf8>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c000d4c:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c000d4e:	4b18      	ldr	r3, [pc, #96]	; (c000db0 <TZ_SAU_Setup+0xfc>)
 c000d50:	2200      	movs	r2, #0
 c000d52:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c000d56:	4b16      	ldr	r3, [pc, #88]	; (c000db0 <TZ_SAU_Setup+0xfc>)
 c000d58:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 c000d5c:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c000d60:	4b13      	ldr	r3, [pc, #76]	; (c000db0 <TZ_SAU_Setup+0xfc>)
 c000d62:	2200      	movs	r2, #0
 c000d64:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c000d68:	4b11      	ldr	r3, [pc, #68]	; (c000db0 <TZ_SAU_Setup+0xfc>)
 c000d6a:	2200      	movs	r2, #0
 c000d6c:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c000d70:	bf00      	nop
 c000d72:	46bd      	mov	sp, r7
 c000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000d78:	4770      	bx	lr
 c000d7a:	bf00      	nop
 c000d7c:	e000edd0 	.word	0xe000edd0
 c000d80:	0c03e000 	.word	0x0c03e000
 c000d84:	0c03ffe3 	.word	0x0c03ffe3
 c000d88:	08040000 	.word	0x08040000
 c000d8c:	0807ffe1 	.word	0x0807ffe1
 c000d90:	20018000 	.word	0x20018000
 c000d94:	2003ffe1 	.word	0x2003ffe1
 c000d98:	4fffffe1 	.word	0x4fffffe1
 c000d9c:	9fffffe1 	.word	0x9fffffe1
 c000da0:	0bf90000 	.word	0x0bf90000
 c000da4:	0bfa8fe1 	.word	0x0bfa8fe1
 c000da8:	e000ed00 	.word	0xe000ed00
 c000dac:	e000ef30 	.word	0xe000ef30
 c000db0:	e000e100 	.word	0xe000e100

0c000db4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c000db4:	b580      	push	{r7, lr}
 c000db6:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c000db8:	f7ff ff7c 	bl	c000cb4 <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c000dbc:	4b08      	ldr	r3, [pc, #32]	; (c000de0 <SystemInit+0x2c>)
 c000dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000dc2:	4a07      	ldr	r2, [pc, #28]	; (c000de0 <SystemInit+0x2c>)
 c000dc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c000dcc:	4b05      	ldr	r3, [pc, #20]	; (c000de4 <SystemInit+0x30>)
 c000dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c000dd2:	4a04      	ldr	r2, [pc, #16]	; (c000de4 <SystemInit+0x30>)
 c000dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c000dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c000ddc:	bf00      	nop
 c000dde:	bd80      	pop	{r7, pc}
 c000de0:	e000ed00 	.word	0xe000ed00
 c000de4:	e002ed00 	.word	0xe002ed00

0c000de8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c000de8:	b480      	push	{r7}
 c000dea:	b087      	sub	sp, #28
 c000dec:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c000dee:	4b4f      	ldr	r3, [pc, #316]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000df0:	681b      	ldr	r3, [r3, #0]
 c000df2:	f003 0308 	and.w	r3, r3, #8
 c000df6:	2b00      	cmp	r3, #0
 c000df8:	d107      	bne.n	c000e0a <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c000dfa:	4b4c      	ldr	r3, [pc, #304]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c000e00:	0a1b      	lsrs	r3, r3, #8
 c000e02:	f003 030f 	and.w	r3, r3, #15
 c000e06:	617b      	str	r3, [r7, #20]
 c000e08:	e005      	b.n	c000e16 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c000e0a:	4b48      	ldr	r3, [pc, #288]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000e0c:	681b      	ldr	r3, [r3, #0]
 c000e0e:	091b      	lsrs	r3, r3, #4
 c000e10:	f003 030f 	and.w	r3, r3, #15
 c000e14:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c000e16:	4a46      	ldr	r2, [pc, #280]	; (c000f30 <SystemCoreClockUpdate+0x148>)
 c000e18:	697b      	ldr	r3, [r7, #20]
 c000e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c000e1e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c000e20:	4b42      	ldr	r3, [pc, #264]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000e22:	689b      	ldr	r3, [r3, #8]
 c000e24:	f003 030c 	and.w	r3, r3, #12
 c000e28:	2b0c      	cmp	r3, #12
 c000e2a:	d866      	bhi.n	c000efa <SystemCoreClockUpdate+0x112>
 c000e2c:	a201      	add	r2, pc, #4	; (adr r2, c000e34 <SystemCoreClockUpdate+0x4c>)
 c000e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c000e32:	bf00      	nop
 c000e34:	0c000e69 	.word	0x0c000e69
 c000e38:	0c000efb 	.word	0x0c000efb
 c000e3c:	0c000efb 	.word	0x0c000efb
 c000e40:	0c000efb 	.word	0x0c000efb
 c000e44:	0c000e71 	.word	0x0c000e71
 c000e48:	0c000efb 	.word	0x0c000efb
 c000e4c:	0c000efb 	.word	0x0c000efb
 c000e50:	0c000efb 	.word	0x0c000efb
 c000e54:	0c000e79 	.word	0x0c000e79
 c000e58:	0c000efb 	.word	0x0c000efb
 c000e5c:	0c000efb 	.word	0x0c000efb
 c000e60:	0c000efb 	.word	0x0c000efb
 c000e64:	0c000e81 	.word	0x0c000e81
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c000e68:	4a32      	ldr	r2, [pc, #200]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000e6a:	697b      	ldr	r3, [r7, #20]
 c000e6c:	6013      	str	r3, [r2, #0]
      break;
 c000e6e:	e048      	b.n	c000f02 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c000e70:	4b30      	ldr	r3, [pc, #192]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000e72:	4a31      	ldr	r2, [pc, #196]	; (c000f38 <SystemCoreClockUpdate+0x150>)
 c000e74:	601a      	str	r2, [r3, #0]
      break;
 c000e76:	e044      	b.n	c000f02 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c000e78:	4b2e      	ldr	r3, [pc, #184]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000e7a:	4a30      	ldr	r2, [pc, #192]	; (c000f3c <SystemCoreClockUpdate+0x154>)
 c000e7c:	601a      	str	r2, [r3, #0]
      break;
 c000e7e:	e040      	b.n	c000f02 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c000e80:	4b2a      	ldr	r3, [pc, #168]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000e82:	68db      	ldr	r3, [r3, #12]
 c000e84:	f003 0303 	and.w	r3, r3, #3
 c000e88:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c000e8a:	4b28      	ldr	r3, [pc, #160]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000e8c:	68db      	ldr	r3, [r3, #12]
 c000e8e:	091b      	lsrs	r3, r3, #4
 c000e90:	f003 030f 	and.w	r3, r3, #15
 c000e94:	3301      	adds	r3, #1
 c000e96:	60bb      	str	r3, [r7, #8]
 c000e98:	68fb      	ldr	r3, [r7, #12]
 c000e9a:	2b02      	cmp	r3, #2
 c000e9c:	d003      	beq.n	c000ea6 <SystemCoreClockUpdate+0xbe>
 c000e9e:	68fb      	ldr	r3, [r7, #12]
 c000ea0:	2b03      	cmp	r3, #3
 c000ea2:	d006      	beq.n	c000eb2 <SystemCoreClockUpdate+0xca>
 c000ea4:	e00b      	b.n	c000ebe <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c000ea6:	4a24      	ldr	r2, [pc, #144]	; (c000f38 <SystemCoreClockUpdate+0x150>)
 c000ea8:	68bb      	ldr	r3, [r7, #8]
 c000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 c000eae:	613b      	str	r3, [r7, #16]
          break;
 c000eb0:	e00b      	b.n	c000eca <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c000eb2:	4a22      	ldr	r2, [pc, #136]	; (c000f3c <SystemCoreClockUpdate+0x154>)
 c000eb4:	68bb      	ldr	r3, [r7, #8]
 c000eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 c000eba:	613b      	str	r3, [r7, #16]
          break;
 c000ebc:	e005      	b.n	c000eca <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c000ebe:	697a      	ldr	r2, [r7, #20]
 c000ec0:	68bb      	ldr	r3, [r7, #8]
 c000ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 c000ec6:	613b      	str	r3, [r7, #16]
          break;
 c000ec8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c000eca:	4b18      	ldr	r3, [pc, #96]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000ecc:	68db      	ldr	r3, [r3, #12]
 c000ece:	0a1b      	lsrs	r3, r3, #8
 c000ed0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 c000ed4:	693b      	ldr	r3, [r7, #16]
 c000ed6:	fb02 f303 	mul.w	r3, r2, r3
 c000eda:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c000edc:	4b13      	ldr	r3, [pc, #76]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000ede:	68db      	ldr	r3, [r3, #12]
 c000ee0:	0e5b      	lsrs	r3, r3, #25
 c000ee2:	f003 0303 	and.w	r3, r3, #3
 c000ee6:	3301      	adds	r3, #1
 c000ee8:	005b      	lsls	r3, r3, #1
 c000eea:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c000eec:	693a      	ldr	r2, [r7, #16]
 c000eee:	687b      	ldr	r3, [r7, #4]
 c000ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 c000ef4:	4a0f      	ldr	r2, [pc, #60]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000ef6:	6013      	str	r3, [r2, #0]
      break;
 c000ef8:	e003      	b.n	c000f02 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c000efa:	4a0e      	ldr	r2, [pc, #56]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000efc:	697b      	ldr	r3, [r7, #20]
 c000efe:	6013      	str	r3, [r2, #0]
      break;
 c000f00:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c000f02:	4b0a      	ldr	r3, [pc, #40]	; (c000f2c <SystemCoreClockUpdate+0x144>)
 c000f04:	689b      	ldr	r3, [r3, #8]
 c000f06:	091b      	lsrs	r3, r3, #4
 c000f08:	f003 030f 	and.w	r3, r3, #15
 c000f0c:	4a0c      	ldr	r2, [pc, #48]	; (c000f40 <SystemCoreClockUpdate+0x158>)
 c000f0e:	5cd3      	ldrb	r3, [r2, r3]
 c000f10:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c000f12:	4b08      	ldr	r3, [pc, #32]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000f14:	681a      	ldr	r2, [r3, #0]
 c000f16:	683b      	ldr	r3, [r7, #0]
 c000f18:	fa22 f303 	lsr.w	r3, r2, r3
 c000f1c:	4a05      	ldr	r2, [pc, #20]	; (c000f34 <SystemCoreClockUpdate+0x14c>)
 c000f1e:	6013      	str	r3, [r2, #0]
}
 c000f20:	bf00      	nop
 c000f22:	371c      	adds	r7, #28
 c000f24:	46bd      	mov	sp, r7
 c000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000f2a:	4770      	bx	lr
 c000f2c:	50021000 	.word	0x50021000
 c000f30:	0c0045d4 	.word	0x0c0045d4
 c000f34:	30000068 	.word	0x30000068
 c000f38:	00f42400 	.word	0x00f42400
 c000f3c:	007a1200 	.word	0x007a1200
 c000f40:	0c0045bc 	.word	0x0c0045bc

0c000f44 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c000f44:	b580      	push	{r7, lr}
 c000f46:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c000f48:	f7ff ff4e 	bl	c000de8 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c000f4c:	4b1c      	ldr	r3, [pc, #112]	; (c000fc0 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c000f4e:	681b      	ldr	r3, [r3, #0]
}
 c000f50:	4618      	mov	r0, r3
 c000f52:	46bd      	mov	sp, r7
 c000f54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c000f58:	4671      	mov	r1, lr
 c000f5a:	4672      	mov	r2, lr
 c000f5c:	4673      	mov	r3, lr
 c000f5e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c000f62:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c000f66:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c000f6a:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c000f6e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c000f72:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c000f76:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c000f7a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c000f7e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c000f82:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c000f86:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c000f8a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c000f8e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c000f92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c000f96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c000f9a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c000f9e:	f38e 8c00 	msr	CPSR_fs, lr
 c000fa2:	b410      	push	{r4}
 c000fa4:	eef1 ca10 	vmrs	ip, fpscr
 c000fa8:	f64f 7460 	movw	r4, #65376	; 0xff60
 c000fac:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c000fb0:	ea0c 0c04 	and.w	ip, ip, r4
 c000fb4:	eee1 ca10 	vmsr	fpscr, ip
 c000fb8:	bc10      	pop	{r4}
 c000fba:	46f4      	mov	ip, lr
 c000fbc:	4774      	bxns	lr
 c000fbe:	bf00      	nop
 c000fc0:	30000068 	.word	0x30000068

0c000fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c000fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; c000ffc <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c000fc8:	f7ff fef4 	bl	c000db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c000fcc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c000fce:	e003      	b.n	c000fd8 <LoopCopyDataInit>

0c000fd0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c000fd0:	4b0b      	ldr	r3, [pc, #44]	; (c001000 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c000fd2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c000fd4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c000fd6:	3104      	adds	r1, #4

0c000fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c000fd8:	480a      	ldr	r0, [pc, #40]	; (c001004 <LoopForever+0xa>)
	ldr	r3, =_edata
 c000fda:	4b0b      	ldr	r3, [pc, #44]	; (c001008 <LoopForever+0xe>)
	adds	r2, r0, r1
 c000fdc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c000fde:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c000fe0:	d3f6      	bcc.n	c000fd0 <CopyDataInit>
	ldr	r2, =_sbss
 c000fe2:	4a0a      	ldr	r2, [pc, #40]	; (c00100c <LoopForever+0x12>)
	b	LoopFillZerobss
 c000fe4:	e002      	b.n	c000fec <LoopFillZerobss>

0c000fe6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c000fe6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c000fe8:	f842 3b04 	str.w	r3, [r2], #4

0c000fec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c000fec:	4b08      	ldr	r3, [pc, #32]	; (c001010 <LoopForever+0x16>)
	cmp	r2, r3
 c000fee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c000ff0:	d3f9      	bcc.n	c000fe6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c000ff2:	f003 faa3 	bl	c00453c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c000ff6:	f7ff fae3 	bl	c0005c0 <main>

0c000ffa <LoopForever>:

LoopForever:
    b LoopForever
 c000ffa:	e7fe      	b.n	c000ffa <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c000ffc:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c001000:	0c00463c 	.word	0x0c00463c
	ldr	r0, =_sdata
 c001004:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c001008:	30000074 	.word	0x30000074
	ldr	r2, =_sbss
 c00100c:	30000074 	.word	0x30000074
	ldr	r3, = _ebss
 c001010:	3000012c 	.word	0x3000012c

0c001014 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c001014:	e7fe      	b.n	c001014 <ADC1_2_IRQHandler>

0c001016 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c001016:	b580      	push	{r7, lr}
 c001018:	b082      	sub	sp, #8
 c00101a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c00101c:	2300      	movs	r3, #0
 c00101e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c001020:	2004      	movs	r0, #4
 c001022:	f000 f93f 	bl	c0012a4 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c001026:	f7ff fedf 	bl	c000de8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c00102a:	2000      	movs	r0, #0
 c00102c:	f000 f80e 	bl	c00104c <HAL_InitTick>
 c001030:	4603      	mov	r3, r0
 c001032:	2b00      	cmp	r3, #0
 c001034:	d002      	beq.n	c00103c <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c001036:	2301      	movs	r3, #1
 c001038:	71fb      	strb	r3, [r7, #7]
 c00103a:	e001      	b.n	c001040 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c00103c:	f7ff fd68 	bl	c000b10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c001040:	79fb      	ldrb	r3, [r7, #7]
}
 c001042:	4618      	mov	r0, r3
 c001044:	3708      	adds	r7, #8
 c001046:	46bd      	mov	sp, r7
 c001048:	bd80      	pop	{r7, pc}
	...

0c00104c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c00104c:	b580      	push	{r7, lr}
 c00104e:	b084      	sub	sp, #16
 c001050:	af00      	add	r7, sp, #0
 c001052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c001054:	2300      	movs	r3, #0
 c001056:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c001058:	4b17      	ldr	r3, [pc, #92]	; (c0010b8 <HAL_InitTick+0x6c>)
 c00105a:	781b      	ldrb	r3, [r3, #0]
 c00105c:	2b00      	cmp	r3, #0
 c00105e:	d023      	beq.n	c0010a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c001060:	4b16      	ldr	r3, [pc, #88]	; (c0010bc <HAL_InitTick+0x70>)
 c001062:	681a      	ldr	r2, [r3, #0]
 c001064:	4b14      	ldr	r3, [pc, #80]	; (c0010b8 <HAL_InitTick+0x6c>)
 c001066:	781b      	ldrb	r3, [r3, #0]
 c001068:	4619      	mov	r1, r3
 c00106a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c00106e:	fbb3 f3f1 	udiv	r3, r3, r1
 c001072:	fbb2 f3f3 	udiv	r3, r2, r3
 c001076:	4618      	mov	r0, r3
 c001078:	f000 f947 	bl	c00130a <HAL_SYSTICK_Config>
 c00107c:	4603      	mov	r3, r0
 c00107e:	2b00      	cmp	r3, #0
 c001080:	d10f      	bne.n	c0010a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c001082:	687b      	ldr	r3, [r7, #4]
 c001084:	2b07      	cmp	r3, #7
 c001086:	d809      	bhi.n	c00109c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c001088:	2200      	movs	r2, #0
 c00108a:	6879      	ldr	r1, [r7, #4]
 c00108c:	f04f 30ff 	mov.w	r0, #4294967295
 c001090:	f000 f913 	bl	c0012ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c001094:	4a0a      	ldr	r2, [pc, #40]	; (c0010c0 <HAL_InitTick+0x74>)
 c001096:	687b      	ldr	r3, [r7, #4]
 c001098:	6013      	str	r3, [r2, #0]
 c00109a:	e007      	b.n	c0010ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c00109c:	2301      	movs	r3, #1
 c00109e:	73fb      	strb	r3, [r7, #15]
 c0010a0:	e004      	b.n	c0010ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c0010a2:	2301      	movs	r3, #1
 c0010a4:	73fb      	strb	r3, [r7, #15]
 c0010a6:	e001      	b.n	c0010ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c0010a8:	2301      	movs	r3, #1
 c0010aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c0010ac:	7bfb      	ldrb	r3, [r7, #15]
}
 c0010ae:	4618      	mov	r0, r3
 c0010b0:	3710      	adds	r7, #16
 c0010b2:	46bd      	mov	sp, r7
 c0010b4:	bd80      	pop	{r7, pc}
 c0010b6:	bf00      	nop
 c0010b8:	30000070 	.word	0x30000070
 c0010bc:	30000068 	.word	0x30000068
 c0010c0:	3000006c 	.word	0x3000006c

0c0010c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c0010c4:	b480      	push	{r7}
 c0010c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c0010c8:	4b06      	ldr	r3, [pc, #24]	; (c0010e4 <HAL_IncTick+0x20>)
 c0010ca:	781b      	ldrb	r3, [r3, #0]
 c0010cc:	461a      	mov	r2, r3
 c0010ce:	4b06      	ldr	r3, [pc, #24]	; (c0010e8 <HAL_IncTick+0x24>)
 c0010d0:	681b      	ldr	r3, [r3, #0]
 c0010d2:	4413      	add	r3, r2
 c0010d4:	4a04      	ldr	r2, [pc, #16]	; (c0010e8 <HAL_IncTick+0x24>)
 c0010d6:	6013      	str	r3, [r2, #0]
}
 c0010d8:	bf00      	nop
 c0010da:	46bd      	mov	sp, r7
 c0010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0010e0:	4770      	bx	lr
 c0010e2:	bf00      	nop
 c0010e4:	30000070 	.word	0x30000070
 c0010e8:	30000128 	.word	0x30000128

0c0010ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 c0010ec:	b480      	push	{r7}
 c0010ee:	af00      	add	r7, sp, #0
  return uwTick;
 c0010f0:	4b03      	ldr	r3, [pc, #12]	; (c001100 <HAL_GetTick+0x14>)
 c0010f2:	681b      	ldr	r3, [r3, #0]
}
 c0010f4:	4618      	mov	r0, r3
 c0010f6:	46bd      	mov	sp, r7
 c0010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0010fc:	4770      	bx	lr
 c0010fe:	bf00      	nop
 c001100:	30000128 	.word	0x30000128

0c001104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c001104:	b480      	push	{r7}
 c001106:	b085      	sub	sp, #20
 c001108:	af00      	add	r7, sp, #0
 c00110a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c00110c:	687b      	ldr	r3, [r7, #4]
 c00110e:	f003 0307 	and.w	r3, r3, #7
 c001112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c001114:	4b0c      	ldr	r3, [pc, #48]	; (c001148 <__NVIC_SetPriorityGrouping+0x44>)
 c001116:	68db      	ldr	r3, [r3, #12]
 c001118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c00111a:	68ba      	ldr	r2, [r7, #8]
 c00111c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c001120:	4013      	ands	r3, r2
 c001122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c001124:	68fb      	ldr	r3, [r7, #12]
 c001126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c001128:	68bb      	ldr	r3, [r7, #8]
 c00112a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c00112c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c001130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c001134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c001136:	4a04      	ldr	r2, [pc, #16]	; (c001148 <__NVIC_SetPriorityGrouping+0x44>)
 c001138:	68bb      	ldr	r3, [r7, #8]
 c00113a:	60d3      	str	r3, [r2, #12]
}
 c00113c:	bf00      	nop
 c00113e:	3714      	adds	r7, #20
 c001140:	46bd      	mov	sp, r7
 c001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001146:	4770      	bx	lr
 c001148:	e000ed00 	.word	0xe000ed00

0c00114c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c00114c:	b480      	push	{r7}
 c00114e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c001150:	4b04      	ldr	r3, [pc, #16]	; (c001164 <__NVIC_GetPriorityGrouping+0x18>)
 c001152:	68db      	ldr	r3, [r3, #12]
 c001154:	0a1b      	lsrs	r3, r3, #8
 c001156:	f003 0307 	and.w	r3, r3, #7
}
 c00115a:	4618      	mov	r0, r3
 c00115c:	46bd      	mov	sp, r7
 c00115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001162:	4770      	bx	lr
 c001164:	e000ed00 	.word	0xe000ed00

0c001168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c001168:	b480      	push	{r7}
 c00116a:	b083      	sub	sp, #12
 c00116c:	af00      	add	r7, sp, #0
 c00116e:	4603      	mov	r3, r0
 c001170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c001176:	2b00      	cmp	r3, #0
 c001178:	db0b      	blt.n	c001192 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c00117a:	79fb      	ldrb	r3, [r7, #7]
 c00117c:	f003 021f 	and.w	r2, r3, #31
 c001180:	4907      	ldr	r1, [pc, #28]	; (c0011a0 <__NVIC_EnableIRQ+0x38>)
 c001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c001186:	095b      	lsrs	r3, r3, #5
 c001188:	2001      	movs	r0, #1
 c00118a:	fa00 f202 	lsl.w	r2, r0, r2
 c00118e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c001192:	bf00      	nop
 c001194:	370c      	adds	r7, #12
 c001196:	46bd      	mov	sp, r7
 c001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00119c:	4770      	bx	lr
 c00119e:	bf00      	nop
 c0011a0:	e000e100 	.word	0xe000e100

0c0011a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c0011a4:	b480      	push	{r7}
 c0011a6:	b083      	sub	sp, #12
 c0011a8:	af00      	add	r7, sp, #0
 c0011aa:	4603      	mov	r3, r0
 c0011ac:	6039      	str	r1, [r7, #0]
 c0011ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c0011b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0011b4:	2b00      	cmp	r3, #0
 c0011b6:	db0a      	blt.n	c0011ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c0011b8:	683b      	ldr	r3, [r7, #0]
 c0011ba:	b2da      	uxtb	r2, r3
 c0011bc:	490c      	ldr	r1, [pc, #48]	; (c0011f0 <__NVIC_SetPriority+0x4c>)
 c0011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0011c2:	0152      	lsls	r2, r2, #5
 c0011c4:	b2d2      	uxtb	r2, r2
 c0011c6:	440b      	add	r3, r1
 c0011c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c0011cc:	e00a      	b.n	c0011e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c0011ce:	683b      	ldr	r3, [r7, #0]
 c0011d0:	b2da      	uxtb	r2, r3
 c0011d2:	4908      	ldr	r1, [pc, #32]	; (c0011f4 <__NVIC_SetPriority+0x50>)
 c0011d4:	79fb      	ldrb	r3, [r7, #7]
 c0011d6:	f003 030f 	and.w	r3, r3, #15
 c0011da:	3b04      	subs	r3, #4
 c0011dc:	0152      	lsls	r2, r2, #5
 c0011de:	b2d2      	uxtb	r2, r2
 c0011e0:	440b      	add	r3, r1
 c0011e2:	761a      	strb	r2, [r3, #24]
}
 c0011e4:	bf00      	nop
 c0011e6:	370c      	adds	r7, #12
 c0011e8:	46bd      	mov	sp, r7
 c0011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0011ee:	4770      	bx	lr
 c0011f0:	e000e100 	.word	0xe000e100
 c0011f4:	e000ed00 	.word	0xe000ed00

0c0011f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c0011f8:	b480      	push	{r7}
 c0011fa:	b089      	sub	sp, #36	; 0x24
 c0011fc:	af00      	add	r7, sp, #0
 c0011fe:	60f8      	str	r0, [r7, #12]
 c001200:	60b9      	str	r1, [r7, #8]
 c001202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c001204:	68fb      	ldr	r3, [r7, #12]
 c001206:	f003 0307 	and.w	r3, r3, #7
 c00120a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c00120c:	69fb      	ldr	r3, [r7, #28]
 c00120e:	f1c3 0307 	rsb	r3, r3, #7
 c001212:	2b03      	cmp	r3, #3
 c001214:	bf28      	it	cs
 c001216:	2303      	movcs	r3, #3
 c001218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c00121a:	69fb      	ldr	r3, [r7, #28]
 c00121c:	3303      	adds	r3, #3
 c00121e:	2b06      	cmp	r3, #6
 c001220:	d902      	bls.n	c001228 <NVIC_EncodePriority+0x30>
 c001222:	69fb      	ldr	r3, [r7, #28]
 c001224:	3b04      	subs	r3, #4
 c001226:	e000      	b.n	c00122a <NVIC_EncodePriority+0x32>
 c001228:	2300      	movs	r3, #0
 c00122a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c00122c:	f04f 32ff 	mov.w	r2, #4294967295
 c001230:	69bb      	ldr	r3, [r7, #24]
 c001232:	fa02 f303 	lsl.w	r3, r2, r3
 c001236:	43da      	mvns	r2, r3
 c001238:	68bb      	ldr	r3, [r7, #8]
 c00123a:	401a      	ands	r2, r3
 c00123c:	697b      	ldr	r3, [r7, #20]
 c00123e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c001240:	f04f 31ff 	mov.w	r1, #4294967295
 c001244:	697b      	ldr	r3, [r7, #20]
 c001246:	fa01 f303 	lsl.w	r3, r1, r3
 c00124a:	43d9      	mvns	r1, r3
 c00124c:	687b      	ldr	r3, [r7, #4]
 c00124e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c001250:	4313      	orrs	r3, r2
         );
}
 c001252:	4618      	mov	r0, r3
 c001254:	3724      	adds	r7, #36	; 0x24
 c001256:	46bd      	mov	sp, r7
 c001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00125c:	4770      	bx	lr
	...

0c001260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c001260:	b580      	push	{r7, lr}
 c001262:	b082      	sub	sp, #8
 c001264:	af00      	add	r7, sp, #0
 c001266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c001268:	687b      	ldr	r3, [r7, #4]
 c00126a:	3b01      	subs	r3, #1
 c00126c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c001270:	d301      	bcc.n	c001276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c001272:	2301      	movs	r3, #1
 c001274:	e00f      	b.n	c001296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c001276:	4a0a      	ldr	r2, [pc, #40]	; (c0012a0 <SysTick_Config+0x40>)
 c001278:	687b      	ldr	r3, [r7, #4]
 c00127a:	3b01      	subs	r3, #1
 c00127c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c00127e:	2107      	movs	r1, #7
 c001280:	f04f 30ff 	mov.w	r0, #4294967295
 c001284:	f7ff ff8e 	bl	c0011a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c001288:	4b05      	ldr	r3, [pc, #20]	; (c0012a0 <SysTick_Config+0x40>)
 c00128a:	2200      	movs	r2, #0
 c00128c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c00128e:	4b04      	ldr	r3, [pc, #16]	; (c0012a0 <SysTick_Config+0x40>)
 c001290:	2207      	movs	r2, #7
 c001292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c001294:	2300      	movs	r3, #0
}
 c001296:	4618      	mov	r0, r3
 c001298:	3708      	adds	r7, #8
 c00129a:	46bd      	mov	sp, r7
 c00129c:	bd80      	pop	{r7, pc}
 c00129e:	bf00      	nop
 c0012a0:	e000e010 	.word	0xe000e010

0c0012a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c0012a4:	b580      	push	{r7, lr}
 c0012a6:	b082      	sub	sp, #8
 c0012a8:	af00      	add	r7, sp, #0
 c0012aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c0012ac:	6878      	ldr	r0, [r7, #4]
 c0012ae:	f7ff ff29 	bl	c001104 <__NVIC_SetPriorityGrouping>
}
 c0012b2:	bf00      	nop
 c0012b4:	3708      	adds	r7, #8
 c0012b6:	46bd      	mov	sp, r7
 c0012b8:	bd80      	pop	{r7, pc}

0c0012ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c0012ba:	b580      	push	{r7, lr}
 c0012bc:	b086      	sub	sp, #24
 c0012be:	af00      	add	r7, sp, #0
 c0012c0:	4603      	mov	r3, r0
 c0012c2:	60b9      	str	r1, [r7, #8]
 c0012c4:	607a      	str	r2, [r7, #4]
 c0012c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c0012c8:	f7ff ff40 	bl	c00114c <__NVIC_GetPriorityGrouping>
 c0012cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c0012ce:	687a      	ldr	r2, [r7, #4]
 c0012d0:	68b9      	ldr	r1, [r7, #8]
 c0012d2:	6978      	ldr	r0, [r7, #20]
 c0012d4:	f7ff ff90 	bl	c0011f8 <NVIC_EncodePriority>
 c0012d8:	4602      	mov	r2, r0
 c0012da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c0012de:	4611      	mov	r1, r2
 c0012e0:	4618      	mov	r0, r3
 c0012e2:	f7ff ff5f 	bl	c0011a4 <__NVIC_SetPriority>
}
 c0012e6:	bf00      	nop
 c0012e8:	3718      	adds	r7, #24
 c0012ea:	46bd      	mov	sp, r7
 c0012ec:	bd80      	pop	{r7, pc}

0c0012ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c0012ee:	b580      	push	{r7, lr}
 c0012f0:	b082      	sub	sp, #8
 c0012f2:	af00      	add	r7, sp, #0
 c0012f4:	4603      	mov	r3, r0
 c0012f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c0012f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c0012fc:	4618      	mov	r0, r3
 c0012fe:	f7ff ff33 	bl	c001168 <__NVIC_EnableIRQ>
}
 c001302:	bf00      	nop
 c001304:	3708      	adds	r7, #8
 c001306:	46bd      	mov	sp, r7
 c001308:	bd80      	pop	{r7, pc}

0c00130a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c00130a:	b580      	push	{r7, lr}
 c00130c:	b082      	sub	sp, #8
 c00130e:	af00      	add	r7, sp, #0
 c001310:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c001312:	6878      	ldr	r0, [r7, #4]
 c001314:	f7ff ffa4 	bl	c001260 <SysTick_Config>
 c001318:	4603      	mov	r3, r0
}
 c00131a:	4618      	mov	r0, r3
 c00131c:	3708      	adds	r7, #8
 c00131e:	46bd      	mov	sp, r7
 c001320:	bd80      	pop	{r7, pc}

0c001322 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 c001322:	b480      	push	{r7}
 c001324:	b085      	sub	sp, #20
 c001326:	af00      	add	r7, sp, #0
 c001328:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c00132a:	2300      	movs	r3, #0
 c00132c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 c00132e:	687b      	ldr	r3, [r7, #4]
 c001330:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 c001334:	b2db      	uxtb	r3, r3
 c001336:	2b02      	cmp	r3, #2
 c001338:	d008      	beq.n	c00134c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c00133a:	687b      	ldr	r3, [r7, #4]
 c00133c:	2204      	movs	r2, #4
 c00133e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 c001340:	687b      	ldr	r3, [r7, #4]
 c001342:	2200      	movs	r2, #0
 c001344:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 c001348:	2301      	movs	r3, #1
 c00134a:	e040      	b.n	c0013ce <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c00134c:	687b      	ldr	r3, [r7, #4]
 c00134e:	681b      	ldr	r3, [r3, #0]
 c001350:	681a      	ldr	r2, [r3, #0]
 c001352:	687b      	ldr	r3, [r7, #4]
 c001354:	681b      	ldr	r3, [r3, #0]
 c001356:	f022 020e 	bic.w	r2, r2, #14
 c00135a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c00135c:	687b      	ldr	r3, [r7, #4]
 c00135e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c001360:	681a      	ldr	r2, [r3, #0]
 c001362:	687b      	ldr	r3, [r7, #4]
 c001364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c001366:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c00136a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 c00136c:	687b      	ldr	r3, [r7, #4]
 c00136e:	681b      	ldr	r3, [r3, #0]
 c001370:	681a      	ldr	r2, [r3, #0]
 c001372:	687b      	ldr	r3, [r7, #4]
 c001374:	681b      	ldr	r3, [r3, #0]
 c001376:	f022 0201 	bic.w	r2, r2, #1
 c00137a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c00137c:	687b      	ldr	r3, [r7, #4]
 c00137e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001380:	f003 021c 	and.w	r2, r3, #28
 c001384:	687b      	ldr	r3, [r7, #4]
 c001386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001388:	2101      	movs	r1, #1
 c00138a:	fa01 f202 	lsl.w	r2, r1, r2
 c00138e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c001390:	687b      	ldr	r3, [r7, #4]
 c001392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c001394:	687a      	ldr	r2, [r7, #4]
 c001396:	6d92      	ldr	r2, [r2, #88]	; 0x58
 c001398:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 c00139a:	687b      	ldr	r3, [r7, #4]
 c00139c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c00139e:	2b00      	cmp	r3, #0
 c0013a0:	d00c      	beq.n	c0013bc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c0013a2:	687b      	ldr	r3, [r7, #4]
 c0013a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0013a6:	681a      	ldr	r2, [r3, #0]
 c0013a8:	687b      	ldr	r3, [r7, #4]
 c0013aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c0013ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c0013b0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c0013b2:	687b      	ldr	r3, [r7, #4]
 c0013b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0013b6:	687a      	ldr	r2, [r7, #4]
 c0013b8:	6e52      	ldr	r2, [r2, #100]	; 0x64
 c0013ba:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 c0013bc:	687b      	ldr	r3, [r7, #4]
 c0013be:	2201      	movs	r2, #1
 c0013c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 c0013c4:	687b      	ldr	r3, [r7, #4]
 c0013c6:	2200      	movs	r2, #0
 c0013c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 c0013cc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 c0013ce:	4618      	mov	r0, r3
 c0013d0:	3714      	adds	r7, #20
 c0013d2:	46bd      	mov	sp, r7
 c0013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0013d8:	4770      	bx	lr

0c0013da <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 c0013da:	b580      	push	{r7, lr}
 c0013dc:	b084      	sub	sp, #16
 c0013de:	af00      	add	r7, sp, #0
 c0013e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c0013e2:	2300      	movs	r3, #0
 c0013e4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 c0013e6:	687b      	ldr	r3, [r7, #4]
 c0013e8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 c0013ec:	b2db      	uxtb	r3, r3
 c0013ee:	2b02      	cmp	r3, #2
 c0013f0:	d005      	beq.n	c0013fe <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c0013f2:	687b      	ldr	r3, [r7, #4]
 c0013f4:	2204      	movs	r2, #4
 c0013f6:	645a      	str	r2, [r3, #68]	; 0x44

    status = HAL_ERROR;
 c0013f8:	2301      	movs	r3, #1
 c0013fa:	73fb      	strb	r3, [r7, #15]
 c0013fc:	e047      	b.n	c00148e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c0013fe:	687b      	ldr	r3, [r7, #4]
 c001400:	681b      	ldr	r3, [r3, #0]
 c001402:	681a      	ldr	r2, [r3, #0]
 c001404:	687b      	ldr	r3, [r7, #4]
 c001406:	681b      	ldr	r3, [r3, #0]
 c001408:	f022 020e 	bic.w	r2, r2, #14
 c00140c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 c00140e:	687b      	ldr	r3, [r7, #4]
 c001410:	681b      	ldr	r3, [r3, #0]
 c001412:	681a      	ldr	r2, [r3, #0]
 c001414:	687b      	ldr	r3, [r7, #4]
 c001416:	681b      	ldr	r3, [r3, #0]
 c001418:	f022 0201 	bic.w	r2, r2, #1
 c00141c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c00141e:	687b      	ldr	r3, [r7, #4]
 c001420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c001422:	681a      	ldr	r2, [r3, #0]
 c001424:	687b      	ldr	r3, [r7, #4]
 c001426:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c001428:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c00142c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c00142e:	687b      	ldr	r3, [r7, #4]
 c001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001432:	f003 021c 	and.w	r2, r3, #28
 c001436:	687b      	ldr	r3, [r7, #4]
 c001438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c00143a:	2101      	movs	r1, #1
 c00143c:	fa01 f202 	lsl.w	r2, r1, r2
 c001440:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c001442:	687b      	ldr	r3, [r7, #4]
 c001444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c001446:	687a      	ldr	r2, [r7, #4]
 c001448:	6d92      	ldr	r2, [r2, #88]	; 0x58
 c00144a:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 c00144c:	687b      	ldr	r3, [r7, #4]
 c00144e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c001450:	2b00      	cmp	r3, #0
 c001452:	d00c      	beq.n	c00146e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c001454:	687b      	ldr	r3, [r7, #4]
 c001456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c001458:	681a      	ldr	r2, [r3, #0]
 c00145a:	687b      	ldr	r3, [r7, #4]
 c00145c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c00145e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c001462:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c001464:	687b      	ldr	r3, [r7, #4]
 c001466:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c001468:	687a      	ldr	r2, [r7, #4]
 c00146a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 c00146c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 c00146e:	687b      	ldr	r3, [r7, #4]
 c001470:	2201      	movs	r2, #1
 c001472:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 c001476:	687b      	ldr	r3, [r7, #4]
 c001478:	2200      	movs	r2, #0
 c00147a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 c00147e:	687b      	ldr	r3, [r7, #4]
 c001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c001482:	2b00      	cmp	r3, #0
 c001484:	d003      	beq.n	c00148e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 c001486:	687b      	ldr	r3, [r7, #4]
 c001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c00148a:	6878      	ldr	r0, [r7, #4]
 c00148c:	4798      	blx	r3
    }
  }
  return status;
 c00148e:	7bfb      	ldrb	r3, [r7, #15]
}
 c001490:	4618      	mov	r0, r3
 c001492:	3710      	adds	r7, #16
 c001494:	46bd      	mov	sp, r7
 c001496:	bd80      	pop	{r7, pc}

0c001498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c001498:	b480      	push	{r7}
 c00149a:	b087      	sub	sp, #28
 c00149c:	af00      	add	r7, sp, #0
 c00149e:	6078      	str	r0, [r7, #4]
 c0014a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 c0014a2:	2300      	movs	r3, #0
 c0014a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0014a6:	e158      	b.n	c00175a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c0014a8:	683b      	ldr	r3, [r7, #0]
 c0014aa:	681a      	ldr	r2, [r3, #0]
 c0014ac:	2101      	movs	r1, #1
 c0014ae:	697b      	ldr	r3, [r7, #20]
 c0014b0:	fa01 f303 	lsl.w	r3, r1, r3
 c0014b4:	4013      	ands	r3, r2
 c0014b6:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 c0014b8:	68fb      	ldr	r3, [r7, #12]
 c0014ba:	2b00      	cmp	r3, #0
 c0014bc:	f000 814a 	beq.w	c001754 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c0014c0:	683b      	ldr	r3, [r7, #0]
 c0014c2:	685b      	ldr	r3, [r3, #4]
 c0014c4:	2b01      	cmp	r3, #1
 c0014c6:	d00b      	beq.n	c0014e0 <HAL_GPIO_Init+0x48>
 c0014c8:	683b      	ldr	r3, [r7, #0]
 c0014ca:	685b      	ldr	r3, [r3, #4]
 c0014cc:	2b02      	cmp	r3, #2
 c0014ce:	d007      	beq.n	c0014e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0014d0:	683b      	ldr	r3, [r7, #0]
 c0014d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c0014d4:	2b11      	cmp	r3, #17
 c0014d6:	d003      	beq.n	c0014e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0014d8:	683b      	ldr	r3, [r7, #0]
 c0014da:	685b      	ldr	r3, [r3, #4]
 c0014dc:	2b12      	cmp	r3, #18
 c0014de:	d130      	bne.n	c001542 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 c0014e0:	687b      	ldr	r3, [r7, #4]
 c0014e2:	689b      	ldr	r3, [r3, #8]
 c0014e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c0014e6:	697b      	ldr	r3, [r7, #20]
 c0014e8:	005b      	lsls	r3, r3, #1
 c0014ea:	2203      	movs	r2, #3
 c0014ec:	fa02 f303 	lsl.w	r3, r2, r3
 c0014f0:	43db      	mvns	r3, r3
 c0014f2:	693a      	ldr	r2, [r7, #16]
 c0014f4:	4013      	ands	r3, r2
 c0014f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c0014f8:	683b      	ldr	r3, [r7, #0]
 c0014fa:	68da      	ldr	r2, [r3, #12]
 c0014fc:	697b      	ldr	r3, [r7, #20]
 c0014fe:	005b      	lsls	r3, r3, #1
 c001500:	fa02 f303 	lsl.w	r3, r2, r3
 c001504:	693a      	ldr	r2, [r7, #16]
 c001506:	4313      	orrs	r3, r2
 c001508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 c00150a:	687b      	ldr	r3, [r7, #4]
 c00150c:	693a      	ldr	r2, [r7, #16]
 c00150e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 c001510:	687b      	ldr	r3, [r7, #4]
 c001512:	685b      	ldr	r3, [r3, #4]
 c001514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c001516:	2201      	movs	r2, #1
 c001518:	697b      	ldr	r3, [r7, #20]
 c00151a:	fa02 f303 	lsl.w	r3, r2, r3
 c00151e:	43db      	mvns	r3, r3
 c001520:	693a      	ldr	r2, [r7, #16]
 c001522:	4013      	ands	r3, r2
 c001524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 c001526:	683b      	ldr	r3, [r7, #0]
 c001528:	685b      	ldr	r3, [r3, #4]
 c00152a:	091b      	lsrs	r3, r3, #4
 c00152c:	f003 0201 	and.w	r2, r3, #1
 c001530:	697b      	ldr	r3, [r7, #20]
 c001532:	fa02 f303 	lsl.w	r3, r2, r3
 c001536:	693a      	ldr	r2, [r7, #16]
 c001538:	4313      	orrs	r3, r2
 c00153a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 c00153c:	687b      	ldr	r3, [r7, #4]
 c00153e:	693a      	ldr	r2, [r7, #16]
 c001540:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 c001542:	687b      	ldr	r3, [r7, #4]
 c001544:	68db      	ldr	r3, [r3, #12]
 c001546:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c001548:	697b      	ldr	r3, [r7, #20]
 c00154a:	005b      	lsls	r3, r3, #1
 c00154c:	2203      	movs	r2, #3
 c00154e:	fa02 f303 	lsl.w	r3, r2, r3
 c001552:	43db      	mvns	r3, r3
 c001554:	693a      	ldr	r2, [r7, #16]
 c001556:	4013      	ands	r3, r2
 c001558:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c00155a:	683b      	ldr	r3, [r7, #0]
 c00155c:	689a      	ldr	r2, [r3, #8]
 c00155e:	697b      	ldr	r3, [r7, #20]
 c001560:	005b      	lsls	r3, r3, #1
 c001562:	fa02 f303 	lsl.w	r3, r2, r3
 c001566:	693a      	ldr	r2, [r7, #16]
 c001568:	4313      	orrs	r3, r2
 c00156a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 c00156c:	687b      	ldr	r3, [r7, #4]
 c00156e:	693a      	ldr	r2, [r7, #16]
 c001570:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c001572:	683b      	ldr	r3, [r7, #0]
 c001574:	685b      	ldr	r3, [r3, #4]
 c001576:	2b02      	cmp	r3, #2
 c001578:	d003      	beq.n	c001582 <HAL_GPIO_Init+0xea>
 c00157a:	683b      	ldr	r3, [r7, #0]
 c00157c:	685b      	ldr	r3, [r3, #4]
 c00157e:	2b12      	cmp	r3, #18
 c001580:	d123      	bne.n	c0015ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 c001582:	697b      	ldr	r3, [r7, #20]
 c001584:	08da      	lsrs	r2, r3, #3
 c001586:	687b      	ldr	r3, [r7, #4]
 c001588:	3208      	adds	r2, #8
 c00158a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c00158e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c001590:	697b      	ldr	r3, [r7, #20]
 c001592:	f003 0307 	and.w	r3, r3, #7
 c001596:	009b      	lsls	r3, r3, #2
 c001598:	220f      	movs	r2, #15
 c00159a:	fa02 f303 	lsl.w	r3, r2, r3
 c00159e:	43db      	mvns	r3, r3
 c0015a0:	693a      	ldr	r2, [r7, #16]
 c0015a2:	4013      	ands	r3, r2
 c0015a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0015a6:	683b      	ldr	r3, [r7, #0]
 c0015a8:	691a      	ldr	r2, [r3, #16]
 c0015aa:	697b      	ldr	r3, [r7, #20]
 c0015ac:	f003 0307 	and.w	r3, r3, #7
 c0015b0:	009b      	lsls	r3, r3, #2
 c0015b2:	fa02 f303 	lsl.w	r3, r2, r3
 c0015b6:	693a      	ldr	r2, [r7, #16]
 c0015b8:	4313      	orrs	r3, r2
 c0015ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 c0015bc:	697b      	ldr	r3, [r7, #20]
 c0015be:	08da      	lsrs	r2, r3, #3
 c0015c0:	687b      	ldr	r3, [r7, #4]
 c0015c2:	3208      	adds	r2, #8
 c0015c4:	6939      	ldr	r1, [r7, #16]
 c0015c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c0015ca:	687b      	ldr	r3, [r7, #4]
 c0015cc:	681b      	ldr	r3, [r3, #0]
 c0015ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c0015d0:	697b      	ldr	r3, [r7, #20]
 c0015d2:	005b      	lsls	r3, r3, #1
 c0015d4:	2203      	movs	r2, #3
 c0015d6:	fa02 f303 	lsl.w	r3, r2, r3
 c0015da:	43db      	mvns	r3, r3
 c0015dc:	693a      	ldr	r2, [r7, #16]
 c0015de:	4013      	ands	r3, r2
 c0015e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0015e2:	683b      	ldr	r3, [r7, #0]
 c0015e4:	685b      	ldr	r3, [r3, #4]
 c0015e6:	f003 0203 	and.w	r2, r3, #3
 c0015ea:	697b      	ldr	r3, [r7, #20]
 c0015ec:	005b      	lsls	r3, r3, #1
 c0015ee:	fa02 f303 	lsl.w	r3, r2, r3
 c0015f2:	693a      	ldr	r2, [r7, #16]
 c0015f4:	4313      	orrs	r3, r2
 c0015f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 c0015f8:	687b      	ldr	r3, [r7, #4]
 c0015fa:	693a      	ldr	r2, [r7, #16]
 c0015fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c0015fe:	683b      	ldr	r3, [r7, #0]
 c001600:	685b      	ldr	r3, [r3, #4]
 c001602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c001606:	2b00      	cmp	r3, #0
 c001608:	f000 80a4 	beq.w	c001754 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 c00160c:	4a5a      	ldr	r2, [pc, #360]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c00160e:	697b      	ldr	r3, [r7, #20]
 c001610:	089b      	lsrs	r3, r3, #2
 c001612:	3318      	adds	r3, #24
 c001614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c001618:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c00161a:	697b      	ldr	r3, [r7, #20]
 c00161c:	f003 0303 	and.w	r3, r3, #3
 c001620:	00db      	lsls	r3, r3, #3
 c001622:	220f      	movs	r2, #15
 c001624:	fa02 f303 	lsl.w	r3, r2, r3
 c001628:	43db      	mvns	r3, r3
 c00162a:	693a      	ldr	r2, [r7, #16]
 c00162c:	4013      	ands	r3, r2
 c00162e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c001630:	687b      	ldr	r3, [r7, #4]
 c001632:	4a52      	ldr	r2, [pc, #328]	; (c00177c <HAL_GPIO_Init+0x2e4>)
 c001634:	4293      	cmp	r3, r2
 c001636:	d025      	beq.n	c001684 <HAL_GPIO_Init+0x1ec>
 c001638:	687b      	ldr	r3, [r7, #4]
 c00163a:	4a51      	ldr	r2, [pc, #324]	; (c001780 <HAL_GPIO_Init+0x2e8>)
 c00163c:	4293      	cmp	r3, r2
 c00163e:	d01f      	beq.n	c001680 <HAL_GPIO_Init+0x1e8>
 c001640:	687b      	ldr	r3, [r7, #4]
 c001642:	4a50      	ldr	r2, [pc, #320]	; (c001784 <HAL_GPIO_Init+0x2ec>)
 c001644:	4293      	cmp	r3, r2
 c001646:	d019      	beq.n	c00167c <HAL_GPIO_Init+0x1e4>
 c001648:	687b      	ldr	r3, [r7, #4]
 c00164a:	4a4f      	ldr	r2, [pc, #316]	; (c001788 <HAL_GPIO_Init+0x2f0>)
 c00164c:	4293      	cmp	r3, r2
 c00164e:	d013      	beq.n	c001678 <HAL_GPIO_Init+0x1e0>
 c001650:	687b      	ldr	r3, [r7, #4]
 c001652:	4a4e      	ldr	r2, [pc, #312]	; (c00178c <HAL_GPIO_Init+0x2f4>)
 c001654:	4293      	cmp	r3, r2
 c001656:	d00d      	beq.n	c001674 <HAL_GPIO_Init+0x1dc>
 c001658:	687b      	ldr	r3, [r7, #4]
 c00165a:	4a4d      	ldr	r2, [pc, #308]	; (c001790 <HAL_GPIO_Init+0x2f8>)
 c00165c:	4293      	cmp	r3, r2
 c00165e:	d007      	beq.n	c001670 <HAL_GPIO_Init+0x1d8>
 c001660:	687b      	ldr	r3, [r7, #4]
 c001662:	4a4c      	ldr	r2, [pc, #304]	; (c001794 <HAL_GPIO_Init+0x2fc>)
 c001664:	4293      	cmp	r3, r2
 c001666:	d101      	bne.n	c00166c <HAL_GPIO_Init+0x1d4>
 c001668:	2306      	movs	r3, #6
 c00166a:	e00c      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c00166c:	2307      	movs	r3, #7
 c00166e:	e00a      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c001670:	2305      	movs	r3, #5
 c001672:	e008      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c001674:	2304      	movs	r3, #4
 c001676:	e006      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c001678:	2303      	movs	r3, #3
 c00167a:	e004      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c00167c:	2302      	movs	r3, #2
 c00167e:	e002      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c001680:	2301      	movs	r3, #1
 c001682:	e000      	b.n	c001686 <HAL_GPIO_Init+0x1ee>
 c001684:	2300      	movs	r3, #0
 c001686:	697a      	ldr	r2, [r7, #20]
 c001688:	f002 0203 	and.w	r2, r2, #3
 c00168c:	00d2      	lsls	r2, r2, #3
 c00168e:	4093      	lsls	r3, r2
 c001690:	693a      	ldr	r2, [r7, #16]
 c001692:	4313      	orrs	r3, r2
 c001694:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 c001696:	4938      	ldr	r1, [pc, #224]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c001698:	697b      	ldr	r3, [r7, #20]
 c00169a:	089b      	lsrs	r3, r3, #2
 c00169c:	3318      	adds	r3, #24
 c00169e:	693a      	ldr	r2, [r7, #16]
 c0016a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 c0016a4:	4b34      	ldr	r3, [pc, #208]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c0016a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0016aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0016ac:	68fb      	ldr	r3, [r7, #12]
 c0016ae:	43db      	mvns	r3, r3
 c0016b0:	693a      	ldr	r2, [r7, #16]
 c0016b2:	4013      	ands	r3, r2
 c0016b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c0016b6:	683b      	ldr	r3, [r7, #0]
 c0016b8:	685b      	ldr	r3, [r3, #4]
 c0016ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0016be:	2b00      	cmp	r3, #0
 c0016c0:	d003      	beq.n	c0016ca <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 c0016c2:	693a      	ldr	r2, [r7, #16]
 c0016c4:	68fb      	ldr	r3, [r7, #12]
 c0016c6:	4313      	orrs	r3, r2
 c0016c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 c0016ca:	4a2b      	ldr	r2, [pc, #172]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c0016cc:	693b      	ldr	r3, [r7, #16]
 c0016ce:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 c0016d2:	4b29      	ldr	r3, [pc, #164]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c0016d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c0016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0016da:	68fb      	ldr	r3, [r7, #12]
 c0016dc:	43db      	mvns	r3, r3
 c0016de:	693a      	ldr	r2, [r7, #16]
 c0016e0:	4013      	ands	r3, r2
 c0016e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c0016e4:	683b      	ldr	r3, [r7, #0]
 c0016e6:	685b      	ldr	r3, [r3, #4]
 c0016e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0016ec:	2b00      	cmp	r3, #0
 c0016ee:	d003      	beq.n	c0016f8 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 c0016f0:	693a      	ldr	r2, [r7, #16]
 c0016f2:	68fb      	ldr	r3, [r7, #12]
 c0016f4:	4313      	orrs	r3, r2
 c0016f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 c0016f8:	4a1f      	ldr	r2, [pc, #124]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c0016fa:	693b      	ldr	r3, [r7, #16]
 c0016fc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c001700:	4b1d      	ldr	r3, [pc, #116]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c001702:	681b      	ldr	r3, [r3, #0]
 c001704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c001706:	68fb      	ldr	r3, [r7, #12]
 c001708:	43db      	mvns	r3, r3
 c00170a:	693a      	ldr	r2, [r7, #16]
 c00170c:	4013      	ands	r3, r2
 c00170e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c001710:	683b      	ldr	r3, [r7, #0]
 c001712:	685b      	ldr	r3, [r3, #4]
 c001714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c001718:	2b00      	cmp	r3, #0
 c00171a:	d003      	beq.n	c001724 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 c00171c:	693a      	ldr	r2, [r7, #16]
 c00171e:	68fb      	ldr	r3, [r7, #12]
 c001720:	4313      	orrs	r3, r2
 c001722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 c001724:	4a14      	ldr	r2, [pc, #80]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c001726:	693b      	ldr	r3, [r7, #16]
 c001728:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 c00172a:	4b13      	ldr	r3, [pc, #76]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c00172c:	685b      	ldr	r3, [r3, #4]
 c00172e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c001730:	68fb      	ldr	r3, [r7, #12]
 c001732:	43db      	mvns	r3, r3
 c001734:	693a      	ldr	r2, [r7, #16]
 c001736:	4013      	ands	r3, r2
 c001738:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c00173a:	683b      	ldr	r3, [r7, #0]
 c00173c:	685b      	ldr	r3, [r3, #4]
 c00173e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c001742:	2b00      	cmp	r3, #0
 c001744:	d003      	beq.n	c00174e <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 c001746:	693a      	ldr	r2, [r7, #16]
 c001748:	68fb      	ldr	r3, [r7, #12]
 c00174a:	4313      	orrs	r3, r2
 c00174c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 c00174e:	4a0a      	ldr	r2, [pc, #40]	; (c001778 <HAL_GPIO_Init+0x2e0>)
 c001750:	693b      	ldr	r3, [r7, #16]
 c001752:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 c001754:	697b      	ldr	r3, [r7, #20]
 c001756:	3301      	adds	r3, #1
 c001758:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c00175a:	683b      	ldr	r3, [r7, #0]
 c00175c:	681a      	ldr	r2, [r3, #0]
 c00175e:	697b      	ldr	r3, [r7, #20]
 c001760:	fa22 f303 	lsr.w	r3, r2, r3
 c001764:	2b00      	cmp	r3, #0
 c001766:	f47f ae9f 	bne.w	c0014a8 <HAL_GPIO_Init+0x10>
  }
}
 c00176a:	bf00      	nop
 c00176c:	bf00      	nop
 c00176e:	371c      	adds	r7, #28
 c001770:	46bd      	mov	sp, r7
 c001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001776:	4770      	bx	lr
 c001778:	5002f400 	.word	0x5002f400
 c00177c:	52020000 	.word	0x52020000
 c001780:	52020400 	.word	0x52020400
 c001784:	52020800 	.word	0x52020800
 c001788:	52020c00 	.word	0x52020c00
 c00178c:	52021000 	.word	0x52021000
 c001790:	52021400 	.word	0x52021400
 c001794:	52021800 	.word	0x52021800

0c001798 <HAL_GPIO_ConfigPinAttributes>:
  * @param  GPIO_Pin specifies the pin(s) to configure the secure attribute
  * @param  PinAttributes specifies the pin(s) to be set in secure mode, other being set non secured.
  * @retval None
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
 c001798:	b480      	push	{r7}
 c00179a:	b089      	sub	sp, #36	; 0x24
 c00179c:	af00      	add	r7, sp, #0
 c00179e:	60f8      	str	r0, [r7, #12]
 c0017a0:	460b      	mov	r3, r1
 c0017a2:	607a      	str	r2, [r7, #4]
 c0017a4:	817b      	strh	r3, [r7, #10]
  uint32_t position = 0U;
 c0017a6:	2300      	movs	r3, #0
 c0017a8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  temp = GPIOx->SECCFGR;
 c0017aa:	68fb      	ldr	r3, [r7, #12]
 c0017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0017ae:	61bb      	str	r3, [r7, #24]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 c0017b0:	e01b      	b.n	c0017ea <HAL_GPIO_ConfigPinAttributes+0x52>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position);
 c0017b2:	897a      	ldrh	r2, [r7, #10]
 c0017b4:	2101      	movs	r1, #1
 c0017b6:	69fb      	ldr	r3, [r7, #28]
 c0017b8:	fa01 f303 	lsl.w	r3, r1, r3
 c0017bc:	4013      	ands	r3, r2
 c0017be:	617b      	str	r3, [r7, #20]

    if(iocurrent != 0U)
 c0017c0:	697b      	ldr	r3, [r7, #20]
 c0017c2:	2b00      	cmp	r3, #0
 c0017c4:	d00e      	beq.n	c0017e4 <HAL_GPIO_ConfigPinAttributes+0x4c>
    {
      /* Configure the IO secure attribute */
      temp &= ~(GPIO_SECCFGR_SEC0 << position) ;
 c0017c6:	2201      	movs	r2, #1
 c0017c8:	69fb      	ldr	r3, [r7, #28]
 c0017ca:	fa02 f303 	lsl.w	r3, r2, r3
 c0017ce:	43db      	mvns	r3, r3
 c0017d0:	69ba      	ldr	r2, [r7, #24]
 c0017d2:	4013      	ands	r3, r2
 c0017d4:	61bb      	str	r3, [r7, #24]
      temp |= (PinAttributes << position);
 c0017d6:	687a      	ldr	r2, [r7, #4]
 c0017d8:	69fb      	ldr	r3, [r7, #28]
 c0017da:	fa02 f303 	lsl.w	r3, r2, r3
 c0017de:	69ba      	ldr	r2, [r7, #24]
 c0017e0:	4313      	orrs	r3, r2
 c0017e2:	61bb      	str	r3, [r7, #24]
    }
    position++;
 c0017e4:	69fb      	ldr	r3, [r7, #28]
 c0017e6:	3301      	adds	r3, #1
 c0017e8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 c0017ea:	897a      	ldrh	r2, [r7, #10]
 c0017ec:	69fb      	ldr	r3, [r7, #28]
 c0017ee:	fa42 f303 	asr.w	r3, r2, r3
 c0017f2:	2b00      	cmp	r3, #0
 c0017f4:	d1dd      	bne.n	c0017b2 <HAL_GPIO_ConfigPinAttributes+0x1a>
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c0017f6:	68fb      	ldr	r3, [r7, #12]
 c0017f8:	69ba      	ldr	r2, [r7, #24]
 c0017fa:	631a      	str	r2, [r3, #48]	; 0x30
}
 c0017fc:	bf00      	nop
 c0017fe:	3724      	adds	r7, #36	; 0x24
 c001800:	46bd      	mov	sp, r7
 c001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001806:	4770      	bx	lr

0c001808 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c001808:	b480      	push	{r7}
 c00180a:	b085      	sub	sp, #20
 c00180c:	af00      	add	r7, sp, #0
 c00180e:	6078      	str	r0, [r7, #4]
 c001810:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
  if (   (PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c001812:	683b      	ldr	r3, [r7, #0]
 c001814:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c001818:	d216      	bcs.n	c001848 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (  HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c00181a:	687b      	ldr	r3, [r7, #4]
 c00181c:	0f1b      	lsrs	r3, r3, #28
 c00181e:	015a      	lsls	r2, r3, #5
 c001820:	687b      	ldr	r3, [r7, #4]
 c001822:	f003 031f 	and.w	r3, r3, #31
 c001826:	4413      	add	r3, r2
 c001828:	2b32      	cmp	r3, #50	; 0x32
 c00182a:	d80d      	bhi.n	c001848 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (   ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c00182c:	687b      	ldr	r3, [r7, #4]
 c00182e:	f003 0320 	and.w	r3, r3, #32
 c001832:	2b00      	cmp	r3, #0
 c001834:	d00a      	beq.n	c00184c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
          && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c001836:	687b      	ldr	r3, [r7, #4]
 c001838:	0f1b      	lsrs	r3, r3, #28
 c00183a:	015a      	lsls	r2, r3, #5
 c00183c:	687b      	ldr	r3, [r7, #4]
 c00183e:	f003 031f 	and.w	r3, r3, #31
 c001842:	4413      	add	r3, r2
 c001844:	2b00      	cmp	r3, #0
 c001846:	d001      	beq.n	c00184c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
  {
    return HAL_ERROR;
 c001848:	2301      	movs	r3, #1
 c00184a:	e0a8      	b.n	c00199e <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x196>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c00184c:	687b      	ldr	r3, [r7, #4]
 c00184e:	f003 0320 	and.w	r3, r3, #32
 c001852:	2b00      	cmp	r3, #0
 c001854:	d04e      	beq.n	c0018f4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c001856:	683a      	ldr	r2, [r7, #0]
 c001858:	f240 1301 	movw	r3, #257	; 0x101
 c00185c:	4013      	ands	r3, r2
 c00185e:	f240 1201 	movw	r2, #257	; 0x101
 c001862:	4293      	cmp	r3, r2
 c001864:	d10e      	bne.n	c001884 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x7c>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c001866:	4b51      	ldr	r3, [pc, #324]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c001868:	691b      	ldr	r3, [r3, #16]
 c00186a:	4b50      	ldr	r3, [pc, #320]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00186c:	f04f 32ff 	mov.w	r2, #4294967295
 c001870:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c001872:	4b4e      	ldr	r3, [pc, #312]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c001874:	695b      	ldr	r3, [r3, #20]
 c001876:	4a4d      	ldr	r2, [pc, #308]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c001878:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c00187c:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c001880:	6153      	str	r3, [r2, #20]
 c001882:	e00f      	b.n	c0018a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c001884:	683b      	ldr	r3, [r7, #0]
 c001886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00188a:	2b00      	cmp	r3, #0
 c00188c:	d00a      	beq.n	c0018a4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00188e:	4b47      	ldr	r3, [pc, #284]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c001890:	691b      	ldr	r3, [r3, #16]
 c001892:	4b46      	ldr	r3, [pc, #280]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c001894:	2200      	movs	r2, #0
 c001896:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c001898:	4b44      	ldr	r3, [pc, #272]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00189a:	695b      	ldr	r3, [r3, #20]
 c00189c:	4a43      	ldr	r2, [pc, #268]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00189e:	0cdb      	lsrs	r3, r3, #19
 c0018a0:	04db      	lsls	r3, r3, #19
 c0018a2:	6153      	str	r3, [r2, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0018a4:	683a      	ldr	r2, [r7, #0]
 c0018a6:	f240 2302 	movw	r3, #514	; 0x202
 c0018aa:	4013      	ands	r3, r2
 c0018ac:	f240 2202 	movw	r2, #514	; 0x202
 c0018b0:	4293      	cmp	r3, r2
 c0018b2:	d10e      	bne.n	c0018d2 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xca>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0018b4:	4b3d      	ldr	r3, [pc, #244]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018b6:	6a1b      	ldr	r3, [r3, #32]
 c0018b8:	4b3c      	ldr	r3, [pc, #240]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018ba:	f04f 32ff 	mov.w	r2, #4294967295
 c0018be:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0018c0:	4b3a      	ldr	r3, [pc, #232]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0018c4:	4a39      	ldr	r2, [pc, #228]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018c6:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
 c0018ca:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
 c0018ce:	6253      	str	r3, [r2, #36]	; 0x24
 c0018d0:	e064      	b.n	c00199c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0018d2:	683b      	ldr	r3, [r7, #0]
 c0018d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0018d8:	2b00      	cmp	r3, #0
 c0018da:	d05f      	beq.n	c00199c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0018dc:	4b33      	ldr	r3, [pc, #204]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018de:	6a1b      	ldr	r3, [r3, #32]
 c0018e0:	4b32      	ldr	r3, [pc, #200]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018e2:	2200      	movs	r2, #0
 c0018e4:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0018e6:	4b31      	ldr	r3, [pc, #196]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0018ea:	4a30      	ldr	r2, [pc, #192]	; (c0019ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0018ec:	0cdb      	lsrs	r3, r3, #19
 c0018ee:	04db      	lsls	r3, r3, #19
 c0018f0:	6253      	str	r3, [r2, #36]	; 0x24
 c0018f2:	e053      	b.n	c00199c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address =   (uint32_t)&(GTZC_TZSC->SECCFGR1)
                       + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0018f4:	687b      	ldr	r3, [r7, #4]
 c0018f6:	0f1a      	lsrs	r2, r3, #28
 c0018f8:	4b2d      	ldr	r3, [pc, #180]	; (c0019b0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a8>)
 c0018fa:	4413      	add	r3, r2
    register_address =   (uint32_t)&(GTZC_TZSC->SECCFGR1)
 c0018fc:	009b      	lsls	r3, r3, #2
 c0018fe:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c001900:	683a      	ldr	r2, [r7, #0]
 c001902:	f240 1301 	movw	r3, #257	; 0x101
 c001906:	4013      	ands	r3, r2
 c001908:	f240 1201 	movw	r2, #257	; 0x101
 c00190c:	4293      	cmp	r3, r2
 c00190e:	d10a      	bne.n	c001926 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x11e>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001910:	68fb      	ldr	r3, [r7, #12]
 c001912:	6819      	ldr	r1, [r3, #0]
 c001914:	687b      	ldr	r3, [r7, #4]
 c001916:	f003 031f 	and.w	r3, r3, #31
 c00191a:	2201      	movs	r2, #1
 c00191c:	409a      	lsls	r2, r3
 c00191e:	68fb      	ldr	r3, [r7, #12]
 c001920:	430a      	orrs	r2, r1
 c001922:	601a      	str	r2, [r3, #0]
 c001924:	e010      	b.n	c001948 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c001926:	683b      	ldr	r3, [r7, #0]
 c001928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00192c:	2b00      	cmp	r3, #0
 c00192e:	d00b      	beq.n	c001948 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x140>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001930:	68fb      	ldr	r3, [r7, #12]
 c001932:	6819      	ldr	r1, [r3, #0]
 c001934:	687b      	ldr	r3, [r7, #4]
 c001936:	f003 031f 	and.w	r3, r3, #31
 c00193a:	2201      	movs	r2, #1
 c00193c:	fa02 f303 	lsl.w	r3, r2, r3
 c001940:	43da      	mvns	r2, r3
 c001942:	68fb      	ldr	r3, [r7, #12]
 c001944:	400a      	ands	r2, r1
 c001946:	601a      	str	r2, [r3, #0]
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address =   (uint32_t)&(GTZC_TZSC->PRIVCFGR1)
                       + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c001948:	687b      	ldr	r3, [r7, #4]
 c00194a:	0f1a      	lsrs	r2, r3, #28
 c00194c:	4b19      	ldr	r3, [pc, #100]	; (c0019b4 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1ac>)
 c00194e:	4413      	add	r3, r2
    register_address =   (uint32_t)&(GTZC_TZSC->PRIVCFGR1)
 c001950:	009b      	lsls	r3, r3, #2
 c001952:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c001954:	683a      	ldr	r2, [r7, #0]
 c001956:	f240 2302 	movw	r3, #514	; 0x202
 c00195a:	4013      	ands	r3, r2
 c00195c:	f240 2202 	movw	r2, #514	; 0x202
 c001960:	4293      	cmp	r3, r2
 c001962:	d10a      	bne.n	c00197a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x172>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001964:	68fb      	ldr	r3, [r7, #12]
 c001966:	6819      	ldr	r1, [r3, #0]
 c001968:	687b      	ldr	r3, [r7, #4]
 c00196a:	f003 031f 	and.w	r3, r3, #31
 c00196e:	2201      	movs	r2, #1
 c001970:	409a      	lsls	r2, r3
 c001972:	68fb      	ldr	r3, [r7, #12]
 c001974:	430a      	orrs	r2, r1
 c001976:	601a      	str	r2, [r3, #0]
 c001978:	e010      	b.n	c00199c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c00197a:	683b      	ldr	r3, [r7, #0]
 c00197c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c001980:	2b00      	cmp	r3, #0
 c001982:	d00b      	beq.n	c00199c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x194>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c001984:	68fb      	ldr	r3, [r7, #12]
 c001986:	6819      	ldr	r1, [r3, #0]
 c001988:	687b      	ldr	r3, [r7, #4]
 c00198a:	f003 031f 	and.w	r3, r3, #31
 c00198e:	2201      	movs	r2, #1
 c001990:	fa02 f303 	lsl.w	r3, r2, r3
 c001994:	43da      	mvns	r2, r3
 c001996:	68fb      	ldr	r3, [r7, #12]
 c001998:	400a      	ands	r2, r1
 c00199a:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c00199c:	2300      	movs	r3, #0
}
 c00199e:	4618      	mov	r0, r3
 c0019a0:	3714      	adds	r7, #20
 c0019a2:	46bd      	mov	sp, r7
 c0019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0019a8:	4770      	bx	lr
 c0019aa:	bf00      	nop
 c0019ac:	50032400 	.word	0x50032400
 c0019b0:	1400c904 	.word	0x1400c904
 c0019b4:	1400c908 	.word	0x1400c908

0c0019b8 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c0019b8:	b480      	push	{r7}
 c0019ba:	b089      	sub	sp, #36	; 0x24
 c0019bc:	af00      	add	r7, sp, #0
 c0019be:	6078      	str	r0, [r7, #4]
 c0019c0:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if (   (     !(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0019c2:	687b      	ldr	r3, [r7, #4]
 c0019c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c0019c8:	d00b      	beq.n	c0019e2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c0019ca:	687b      	ldr	r3, [r7, #4]
 c0019cc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c0019d0:	d007      	beq.n	c0019e2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
           &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c0019d2:	687b      	ldr	r3, [r7, #4]
 c0019d4:	4a36      	ldr	r2, [pc, #216]	; (c001ab0 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c0019d6:	4293      	cmp	r3, r2
 c0019d8:	d003      	beq.n	c0019e2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c0019da:	687b      	ldr	r3, [r7, #4]
 c0019dc:	4a35      	ldr	r2, [pc, #212]	; (c001ab4 <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c0019de:	4293      	cmp	r3, r2
 c0019e0:	d111      	bne.n	c001a06 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || (   (    pMPCBB_desc->SecureRWIllegalMode
 c0019e2:	683b      	ldr	r3, [r7, #0]
 c0019e4:	681b      	ldr	r3, [r3, #0]
 c0019e6:	2b00      	cmp	r3, #0
 c0019e8:	d004      	beq.n	c0019f4 <HAL_GTZC_MPCBB_ConfigMem+0x3c>
               != GTZC_MPCBB_SRWILADIS_ENABLE)
          && (    pMPCBB_desc->SecureRWIllegalMode
 c0019ea:	683b      	ldr	r3, [r7, #0]
 c0019ec:	681b      	ldr	r3, [r3, #0]
 c0019ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c0019f2:	d108      	bne.n	c001a06 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
               != GTZC_MPCBB_SRWILADIS_DISABLE))
      || (   (    pMPCBB_desc->InvertSecureState
 c0019f4:	683b      	ldr	r3, [r7, #0]
 c0019f6:	685b      	ldr	r3, [r3, #4]
 c0019f8:	2b00      	cmp	r3, #0
 c0019fa:	d006      	beq.n	c001a0a <HAL_GTZC_MPCBB_ConfigMem+0x52>
               != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
          && (    pMPCBB_desc->InvertSecureState
 c0019fc:	683b      	ldr	r3, [r7, #0]
 c0019fe:	685b      	ldr	r3, [r3, #4]
 c001a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c001a04:	d001      	beq.n	c001a0a <HAL_GTZC_MPCBB_ConfigMem+0x52>
               != GTZC_MPCBB_INVSECSTATE_INVERTED)))
  {
    return HAL_ERROR;
 c001a06:	2301      	movs	r3, #1
 c001a08:	e04b      	b.n	c001aa2 <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c001a0a:	683b      	ldr	r3, [r7, #0]
 c001a0c:	685b      	ldr	r3, [r3, #4]
 c001a0e:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c001a10:	683b      	ldr	r3, [r7, #0]
 c001a12:	681b      	ldr	r3, [r3, #0]
 c001a14:	693a      	ldr	r2, [r7, #16]
 c001a16:	4313      	orrs	r3, r2
 c001a18:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c001a1a:	687b      	ldr	r3, [r7, #4]
 c001a1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c001a20:	d003      	beq.n	c001a2a <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c001a22:	687b      	ldr	r3, [r7, #4]
 c001a24:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c001a28:	d105      	bne.n	c001a36 <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c001a2a:	4b23      	ldr	r3, [pc, #140]	; (c001ab8 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c001a2c:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c001a2e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 c001a32:	61bb      	str	r3, [r7, #24]
 c001a34:	e004      	b.n	c001a40 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c001a36:	4b21      	ldr	r3, [pc, #132]	; (c001abc <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c001a38:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c001a3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c001a3e:	61bb      	str	r3, [r7, #24]
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c001a40:	69fb      	ldr	r3, [r7, #28]
 c001a42:	681b      	ldr	r3, [r3, #0]
 c001a44:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c001a48:	693b      	ldr	r3, [r7, #16]
 c001a4a:	431a      	orrs	r2, r3
 c001a4c:	69fb      	ldr	r3, [r7, #28]
 c001a4e:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c001a50:	69bb      	ldr	r3, [r7, #24]
 c001a52:	0b5b      	lsrs	r3, r3, #13
 c001a54:	2201      	movs	r2, #1
 c001a56:	fa02 f303 	lsl.w	r3, r2, r3
 c001a5a:	3b01      	subs	r3, #1
 c001a5c:	60fb      	str	r3, [r7, #12]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c001a5e:	69fb      	ldr	r3, [r7, #28]
 c001a60:	691a      	ldr	r2, [r3, #16]
 c001a62:	68fb      	ldr	r3, [r7, #12]
 c001a64:	43db      	mvns	r3, r3
 c001a66:	401a      	ands	r2, r3
 c001a68:	683b      	ldr	r3, [r7, #0]
 c001a6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c001a6c:	431a      	orrs	r2, r3
 c001a6e:	69fb      	ldr	r3, [r7, #28]
 c001a70:	611a      	str	r2, [r3, #16]

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c001a72:	69bb      	ldr	r3, [r7, #24]
 c001a74:	0b5b      	lsrs	r3, r3, #13
 c001a76:	60bb      	str	r3, [r7, #8]
  for (i = 0U; i < size_in_superblocks; i++)
 c001a78:	2300      	movs	r3, #0
 c001a7a:	617b      	str	r3, [r7, #20]
 c001a7c:	e00c      	b.n	c001a98 <HAL_GTZC_MPCBB_ConfigMem+0xe0>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c001a7e:	683b      	ldr	r3, [r7, #0]
 c001a80:	697a      	ldr	r2, [r7, #20]
 c001a82:	3202      	adds	r2, #2
 c001a84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c001a88:	69fb      	ldr	r3, [r7, #28]
 c001a8a:	697a      	ldr	r2, [r7, #20]
 c001a8c:	3240      	adds	r2, #64	; 0x40
 c001a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c001a92:	697b      	ldr	r3, [r7, #20]
 c001a94:	3301      	adds	r3, #1
 c001a96:	617b      	str	r3, [r7, #20]
 c001a98:	697a      	ldr	r2, [r7, #20]
 c001a9a:	68bb      	ldr	r3, [r7, #8]
 c001a9c:	429a      	cmp	r2, r3
 c001a9e:	d3ee      	bcc.n	c001a7e <HAL_GTZC_MPCBB_ConfigMem+0xc6>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
 c001aa0:	2300      	movs	r3, #0
}
 c001aa2:	4618      	mov	r0, r3
 c001aa4:	3724      	adds	r7, #36	; 0x24
 c001aa6:	46bd      	mov	sp, r7
 c001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001aac:	4770      	bx	lr
 c001aae:	bf00      	nop
 c001ab0:	20030000 	.word	0x20030000
 c001ab4:	30030000 	.word	0x30030000
 c001ab8:	50032c00 	.word	0x50032c00
 c001abc:	50033000 	.word	0x50033000

0c001ac0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 c001ac0:	b480      	push	{r7}
 c001ac2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 c001ac4:	4b04      	ldr	r3, [pc, #16]	; (c001ad8 <HAL_PWREx_GetVoltageRange+0x18>)
 c001ac6:	681b      	ldr	r3, [r3, #0]
 c001ac8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 c001acc:	4618      	mov	r0, r3
 c001ace:	46bd      	mov	sp, r7
 c001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001ad4:	4770      	bx	lr
 c001ad6:	bf00      	nop
 c001ad8:	50007000 	.word	0x50007000

0c001adc <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 c001adc:	b580      	push	{r7, lr}
 c001ade:	b084      	sub	sp, #16
 c001ae0:	af00      	add	r7, sp, #0
 c001ae2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c001ae4:	4b27      	ldr	r3, [pc, #156]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001ae6:	681b      	ldr	r3, [r3, #0]
 c001ae8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 c001aec:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c001aee:	f000 f861 	bl	c001bb4 <HAL_PWREx_SMPS_GetEffectiveMode>
 c001af2:	4603      	mov	r3, r0
 c001af4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c001af8:	d101      	bne.n	c001afe <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 c001afa:	2301      	movs	r3, #1
 c001afc:	e03e      	b.n	c001b7c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c001afe:	4b21      	ldr	r3, [pc, #132]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001b00:	68db      	ldr	r3, [r3, #12]
 c001b02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c001b06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c001b0a:	d101      	bne.n	c001b10 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 c001b0c:	2301      	movs	r3, #1
 c001b0e:	e035      	b.n	c001b7c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 c001b10:	68ba      	ldr	r2, [r7, #8]
 c001b12:	687b      	ldr	r3, [r7, #4]
 c001b14:	429a      	cmp	r2, r3
 c001b16:	d101      	bne.n	c001b1c <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 c001b18:	2300      	movs	r3, #0
 c001b1a:	e02f      	b.n	c001b7c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c001b1c:	4b19      	ldr	r3, [pc, #100]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001b1e:	681b      	ldr	r3, [r3, #0]
 c001b20:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 c001b24:	4917      	ldr	r1, [pc, #92]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001b26:	687b      	ldr	r3, [r7, #4]
 c001b28:	4313      	orrs	r3, r2
 c001b2a:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c001b2c:	4b16      	ldr	r3, [pc, #88]	; (c001b88 <HAL_PWREx_ControlVoltageScaling+0xac>)
 c001b2e:	681b      	ldr	r3, [r3, #0]
 c001b30:	095b      	lsrs	r3, r3, #5
 c001b32:	4a16      	ldr	r2, [pc, #88]	; (c001b8c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 c001b34:	fba2 2303 	umull	r2, r3, r2, r3
 c001b38:	09db      	lsrs	r3, r3, #7
 c001b3a:	2232      	movs	r2, #50	; 0x32
 c001b3c:	fb02 f303 	mul.w	r3, r2, r3
 c001b40:	4a13      	ldr	r2, [pc, #76]	; (c001b90 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 c001b42:	fba2 2303 	umull	r2, r3, r2, r3
 c001b46:	08db      	lsrs	r3, r3, #3
 c001b48:	3301      	adds	r3, #1
 c001b4a:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c001b4c:	e002      	b.n	c001b54 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 c001b4e:	68fb      	ldr	r3, [r7, #12]
 c001b50:	3b01      	subs	r3, #1
 c001b52:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c001b54:	4b0b      	ldr	r3, [pc, #44]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001b56:	695b      	ldr	r3, [r3, #20]
 c001b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c001b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c001b60:	d102      	bne.n	c001b68 <HAL_PWREx_ControlVoltageScaling+0x8c>
 c001b62:	68fb      	ldr	r3, [r7, #12]
 c001b64:	2b00      	cmp	r3, #0
 c001b66:	d1f2      	bne.n	c001b4e <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c001b68:	4b06      	ldr	r3, [pc, #24]	; (c001b84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c001b6a:	695b      	ldr	r3, [r3, #20]
 c001b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c001b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c001b74:	d101      	bne.n	c001b7a <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 c001b76:	2303      	movs	r3, #3
 c001b78:	e000      	b.n	c001b7c <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 c001b7a:	2300      	movs	r3, #0
}
 c001b7c:	4618      	mov	r0, r3
 c001b7e:	3710      	adds	r7, #16
 c001b80:	46bd      	mov	sp, r7
 c001b82:	bd80      	pop	{r7, pc}
 c001b84:	50007000 	.word	0x50007000
 c001b88:	30000068 	.word	0x30000068
 c001b8c:	0a7c5ac5 	.word	0x0a7c5ac5
 c001b90:	cccccccd 	.word	0xcccccccd

0c001b94 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c001b94:	b480      	push	{r7}
 c001b96:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c001b98:	4b05      	ldr	r3, [pc, #20]	; (c001bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c001b9a:	689b      	ldr	r3, [r3, #8]
 c001b9c:	4a04      	ldr	r2, [pc, #16]	; (c001bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c001b9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c001ba2:	6093      	str	r3, [r2, #8]
}
 c001ba4:	bf00      	nop
 c001ba6:	46bd      	mov	sp, r7
 c001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001bac:	4770      	bx	lr
 c001bae:	bf00      	nop
 c001bb0:	50007000 	.word	0x50007000

0c001bb4 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 c001bb4:	b480      	push	{r7}
 c001bb6:	b083      	sub	sp, #12
 c001bb8:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c001bba:	4b0f      	ldr	r3, [pc, #60]	; (c001bf8 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 c001bbc:	691b      	ldr	r3, [r3, #16]
 c001bbe:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c001bc0:	683b      	ldr	r3, [r7, #0]
 c001bc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c001bc6:	2b00      	cmp	r3, #0
 c001bc8:	d003      	beq.n	c001bd2 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 c001bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c001bce:	607b      	str	r3, [r7, #4]
 c001bd0:	e00a      	b.n	c001be8 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c001bd2:	683b      	ldr	r3, [r7, #0]
 c001bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c001bd8:	2b00      	cmp	r3, #0
 c001bda:	d103      	bne.n	c001be4 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 c001bdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c001be0:	607b      	str	r3, [r7, #4]
 c001be2:	e001      	b.n	c001be8 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 c001be4:	2300      	movs	r3, #0
 c001be6:	607b      	str	r3, [r7, #4]
  }

  return mode;
 c001be8:	687b      	ldr	r3, [r7, #4]
}
 c001bea:	4618      	mov	r0, r3
 c001bec:	370c      	adds	r7, #12
 c001bee:	46bd      	mov	sp, r7
 c001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001bf4:	4770      	bx	lr
 c001bf6:	bf00      	nop
 c001bf8:	50007000 	.word	0x50007000

0c001bfc <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 c001bfc:	b580      	push	{r7, lr}
 c001bfe:	b088      	sub	sp, #32
 c001c00:	af00      	add	r7, sp, #0
 c001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 c001c04:	687b      	ldr	r3, [r7, #4]
 c001c06:	2b00      	cmp	r3, #0
 c001c08:	d102      	bne.n	c001c10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 c001c0a:	2301      	movs	r3, #1
 c001c0c:	f000 bc52 	b.w	c0024b4 <HAL_RCC_OscConfig+0x8b8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c001c10:	4ba3      	ldr	r3, [pc, #652]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c12:	689b      	ldr	r3, [r3, #8]
 c001c14:	f003 030c 	and.w	r3, r3, #12
 c001c18:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c001c1a:	4ba1      	ldr	r3, [pc, #644]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c1c:	68db      	ldr	r3, [r3, #12]
 c001c1e:	f003 0303 	and.w	r3, r3, #3
 c001c22:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c001c24:	687b      	ldr	r3, [r7, #4]
 c001c26:	681b      	ldr	r3, [r3, #0]
 c001c28:	f003 0310 	and.w	r3, r3, #16
 c001c2c:	2b00      	cmp	r3, #0
 c001c2e:	f000 80da 	beq.w	c001de6 <HAL_RCC_OscConfig+0x1ea>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c001c32:	69bb      	ldr	r3, [r7, #24]
 c001c34:	2b00      	cmp	r3, #0
 c001c36:	d006      	beq.n	c001c46 <HAL_RCC_OscConfig+0x4a>
 c001c38:	69bb      	ldr	r3, [r7, #24]
 c001c3a:	2b0c      	cmp	r3, #12
 c001c3c:	f040 8081 	bne.w	c001d42 <HAL_RCC_OscConfig+0x146>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c001c40:	697b      	ldr	r3, [r7, #20]
 c001c42:	2b01      	cmp	r3, #1
 c001c44:	d17d      	bne.n	c001d42 <HAL_RCC_OscConfig+0x146>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c001c46:	4b96      	ldr	r3, [pc, #600]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c48:	681b      	ldr	r3, [r3, #0]
 c001c4a:	f003 0302 	and.w	r3, r3, #2
 c001c4e:	2b00      	cmp	r3, #0
 c001c50:	d006      	beq.n	c001c60 <HAL_RCC_OscConfig+0x64>
 c001c52:	687b      	ldr	r3, [r7, #4]
 c001c54:	69db      	ldr	r3, [r3, #28]
 c001c56:	2b00      	cmp	r3, #0
 c001c58:	d102      	bne.n	c001c60 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 c001c5a:	2301      	movs	r3, #1
 c001c5c:	f000 bc2a 	b.w	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c001c60:	687b      	ldr	r3, [r7, #4]
 c001c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c001c64:	4b8e      	ldr	r3, [pc, #568]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c66:	681b      	ldr	r3, [r3, #0]
 c001c68:	f003 0308 	and.w	r3, r3, #8
 c001c6c:	2b00      	cmp	r3, #0
 c001c6e:	d004      	beq.n	c001c7a <HAL_RCC_OscConfig+0x7e>
 c001c70:	4b8b      	ldr	r3, [pc, #556]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c72:	681b      	ldr	r3, [r3, #0]
 c001c74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c001c78:	e005      	b.n	c001c86 <HAL_RCC_OscConfig+0x8a>
 c001c7a:	4b89      	ldr	r3, [pc, #548]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c001c80:	091b      	lsrs	r3, r3, #4
 c001c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c001c86:	4293      	cmp	r3, r2
 c001c88:	d224      	bcs.n	c001cd4 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c001c8a:	687b      	ldr	r3, [r7, #4]
 c001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001c8e:	4618      	mov	r0, r3
 c001c90:	f000 fe10 	bl	c0028b4 <RCC_SetFlashLatencyFromMSIRange>
 c001c94:	4603      	mov	r3, r0
 c001c96:	2b00      	cmp	r3, #0
 c001c98:	d002      	beq.n	c001ca0 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 c001c9a:	2301      	movs	r3, #1
 c001c9c:	f000 bc0a 	b.w	c0024b4 <HAL_RCC_OscConfig+0x8b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c001ca0:	4b7f      	ldr	r3, [pc, #508]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001ca2:	681b      	ldr	r3, [r3, #0]
 c001ca4:	4a7e      	ldr	r2, [pc, #504]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001ca6:	f043 0308 	orr.w	r3, r3, #8
 c001caa:	6013      	str	r3, [r2, #0]
 c001cac:	4b7c      	ldr	r3, [pc, #496]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cae:	681b      	ldr	r3, [r3, #0]
 c001cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c001cb4:	687b      	ldr	r3, [r7, #4]
 c001cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001cb8:	4979      	ldr	r1, [pc, #484]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cba:	4313      	orrs	r3, r2
 c001cbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c001cbe:	4b78      	ldr	r3, [pc, #480]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cc0:	685b      	ldr	r3, [r3, #4]
 c001cc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c001cc6:	687b      	ldr	r3, [r7, #4]
 c001cc8:	6a1b      	ldr	r3, [r3, #32]
 c001cca:	021b      	lsls	r3, r3, #8
 c001ccc:	4974      	ldr	r1, [pc, #464]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cce:	4313      	orrs	r3, r2
 c001cd0:	604b      	str	r3, [r1, #4]
 c001cd2:	e025      	b.n	c001d20 <HAL_RCC_OscConfig+0x124>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c001cd4:	4b72      	ldr	r3, [pc, #456]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cd6:	681b      	ldr	r3, [r3, #0]
 c001cd8:	4a71      	ldr	r2, [pc, #452]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cda:	f043 0308 	orr.w	r3, r3, #8
 c001cde:	6013      	str	r3, [r2, #0]
 c001ce0:	4b6f      	ldr	r3, [pc, #444]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001ce2:	681b      	ldr	r3, [r3, #0]
 c001ce4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c001ce8:	687b      	ldr	r3, [r7, #4]
 c001cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001cec:	496c      	ldr	r1, [pc, #432]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cee:	4313      	orrs	r3, r2
 c001cf0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c001cf2:	4b6b      	ldr	r3, [pc, #428]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001cf4:	685b      	ldr	r3, [r3, #4]
 c001cf6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c001cfa:	687b      	ldr	r3, [r7, #4]
 c001cfc:	6a1b      	ldr	r3, [r3, #32]
 c001cfe:	021b      	lsls	r3, r3, #8
 c001d00:	4967      	ldr	r1, [pc, #412]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d02:	4313      	orrs	r3, r2
 c001d04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c001d06:	69bb      	ldr	r3, [r7, #24]
 c001d08:	2b00      	cmp	r3, #0
 c001d0a:	d109      	bne.n	c001d20 <HAL_RCC_OscConfig+0x124>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c001d0c:	687b      	ldr	r3, [r7, #4]
 c001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001d10:	4618      	mov	r0, r3
 c001d12:	f000 fdcf 	bl	c0028b4 <RCC_SetFlashLatencyFromMSIRange>
 c001d16:	4603      	mov	r3, r0
 c001d18:	2b00      	cmp	r3, #0
 c001d1a:	d001      	beq.n	c001d20 <HAL_RCC_OscConfig+0x124>
            {
              return HAL_ERROR;
 c001d1c:	2301      	movs	r3, #1
 c001d1e:	e3c9      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c001d20:	f000 fd8c 	bl	c00283c <HAL_RCC_GetHCLKFreq>
 c001d24:	4603      	mov	r3, r0
 c001d26:	4a5f      	ldr	r2, [pc, #380]	; (c001ea4 <HAL_RCC_OscConfig+0x2a8>)
 c001d28:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 c001d2a:	4b5f      	ldr	r3, [pc, #380]	; (c001ea8 <HAL_RCC_OscConfig+0x2ac>)
 c001d2c:	681b      	ldr	r3, [r3, #0]
 c001d2e:	4618      	mov	r0, r3
 c001d30:	f7ff f98c 	bl	c00104c <HAL_InitTick>
 c001d34:	4603      	mov	r3, r0
 c001d36:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 c001d38:	7bfb      	ldrb	r3, [r7, #15]
 c001d3a:	2b00      	cmp	r3, #0
 c001d3c:	d052      	beq.n	c001de4 <HAL_RCC_OscConfig+0x1e8>
        {
          return status;
 c001d3e:	7bfb      	ldrb	r3, [r7, #15]
 c001d40:	e3b8      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c001d42:	687b      	ldr	r3, [r7, #4]
 c001d44:	69db      	ldr	r3, [r3, #28]
 c001d46:	2b00      	cmp	r3, #0
 c001d48:	d032      	beq.n	c001db0 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 c001d4a:	4b55      	ldr	r3, [pc, #340]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d4c:	681b      	ldr	r3, [r3, #0]
 c001d4e:	4a54      	ldr	r2, [pc, #336]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d50:	f043 0301 	orr.w	r3, r3, #1
 c001d54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c001d56:	f7ff f9c9 	bl	c0010ec <HAL_GetTick>
 c001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c001d5c:	e008      	b.n	c001d70 <HAL_RCC_OscConfig+0x174>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c001d5e:	f7ff f9c5 	bl	c0010ec <HAL_GetTick>
 c001d62:	4602      	mov	r2, r0
 c001d64:	693b      	ldr	r3, [r7, #16]
 c001d66:	1ad3      	subs	r3, r2, r3
 c001d68:	2b02      	cmp	r3, #2
 c001d6a:	d901      	bls.n	c001d70 <HAL_RCC_OscConfig+0x174>
          {
            return HAL_TIMEOUT;
 c001d6c:	2303      	movs	r3, #3
 c001d6e:	e3a1      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c001d70:	4b4b      	ldr	r3, [pc, #300]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d72:	681b      	ldr	r3, [r3, #0]
 c001d74:	f003 0302 	and.w	r3, r3, #2
 c001d78:	2b00      	cmp	r3, #0
 c001d7a:	d0f0      	beq.n	c001d5e <HAL_RCC_OscConfig+0x162>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c001d7c:	4b48      	ldr	r3, [pc, #288]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d7e:	681b      	ldr	r3, [r3, #0]
 c001d80:	4a47      	ldr	r2, [pc, #284]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d82:	f043 0308 	orr.w	r3, r3, #8
 c001d86:	6013      	str	r3, [r2, #0]
 c001d88:	4b45      	ldr	r3, [pc, #276]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d8a:	681b      	ldr	r3, [r3, #0]
 c001d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c001d90:	687b      	ldr	r3, [r7, #4]
 c001d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001d94:	4942      	ldr	r1, [pc, #264]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d96:	4313      	orrs	r3, r2
 c001d98:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c001d9a:	4b41      	ldr	r3, [pc, #260]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001d9c:	685b      	ldr	r3, [r3, #4]
 c001d9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c001da2:	687b      	ldr	r3, [r7, #4]
 c001da4:	6a1b      	ldr	r3, [r3, #32]
 c001da6:	021b      	lsls	r3, r3, #8
 c001da8:	493d      	ldr	r1, [pc, #244]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001daa:	4313      	orrs	r3, r2
 c001dac:	604b      	str	r3, [r1, #4]
 c001dae:	e01a      	b.n	c001de6 <HAL_RCC_OscConfig+0x1ea>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 c001db0:	4b3b      	ldr	r3, [pc, #236]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001db2:	681b      	ldr	r3, [r3, #0]
 c001db4:	4a3a      	ldr	r2, [pc, #232]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001db6:	f023 0301 	bic.w	r3, r3, #1
 c001dba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c001dbc:	f7ff f996 	bl	c0010ec <HAL_GetTick>
 c001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c001dc2:	e008      	b.n	c001dd6 <HAL_RCC_OscConfig+0x1da>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c001dc4:	f7ff f992 	bl	c0010ec <HAL_GetTick>
 c001dc8:	4602      	mov	r2, r0
 c001dca:	693b      	ldr	r3, [r7, #16]
 c001dcc:	1ad3      	subs	r3, r2, r3
 c001dce:	2b02      	cmp	r3, #2
 c001dd0:	d901      	bls.n	c001dd6 <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 c001dd2:	2303      	movs	r3, #3
 c001dd4:	e36e      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c001dd6:	4b32      	ldr	r3, [pc, #200]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001dd8:	681b      	ldr	r3, [r3, #0]
 c001dda:	f003 0302 	and.w	r3, r3, #2
 c001dde:	2b00      	cmp	r3, #0
 c001de0:	d1f0      	bne.n	c001dc4 <HAL_RCC_OscConfig+0x1c8>
 c001de2:	e000      	b.n	c001de6 <HAL_RCC_OscConfig+0x1ea>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c001de4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c001de6:	687b      	ldr	r3, [r7, #4]
 c001de8:	681b      	ldr	r3, [r3, #0]
 c001dea:	f003 0301 	and.w	r3, r3, #1
 c001dee:	2b00      	cmp	r3, #0
 c001df0:	d071      	beq.n	c001ed6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c001df2:	69bb      	ldr	r3, [r7, #24]
 c001df4:	2b08      	cmp	r3, #8
 c001df6:	d005      	beq.n	c001e04 <HAL_RCC_OscConfig+0x208>
 c001df8:	69bb      	ldr	r3, [r7, #24]
 c001dfa:	2b0c      	cmp	r3, #12
 c001dfc:	d10e      	bne.n	c001e1c <HAL_RCC_OscConfig+0x220>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c001dfe:	697b      	ldr	r3, [r7, #20]
 c001e00:	2b03      	cmp	r3, #3
 c001e02:	d10b      	bne.n	c001e1c <HAL_RCC_OscConfig+0x220>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c001e04:	4b26      	ldr	r3, [pc, #152]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e06:	681b      	ldr	r3, [r3, #0]
 c001e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001e0c:	2b00      	cmp	r3, #0
 c001e0e:	d061      	beq.n	c001ed4 <HAL_RCC_OscConfig+0x2d8>
 c001e10:	687b      	ldr	r3, [r7, #4]
 c001e12:	685b      	ldr	r3, [r3, #4]
 c001e14:	2b00      	cmp	r3, #0
 c001e16:	d15d      	bne.n	c001ed4 <HAL_RCC_OscConfig+0x2d8>
      {
        return HAL_ERROR;
 c001e18:	2301      	movs	r3, #1
 c001e1a:	e34b      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c001e1c:	687b      	ldr	r3, [r7, #4]
 c001e1e:	685b      	ldr	r3, [r3, #4]
 c001e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c001e24:	d106      	bne.n	c001e34 <HAL_RCC_OscConfig+0x238>
 c001e26:	4b1e      	ldr	r3, [pc, #120]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e28:	681b      	ldr	r3, [r3, #0]
 c001e2a:	4a1d      	ldr	r2, [pc, #116]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c001e30:	6013      	str	r3, [r2, #0]
 c001e32:	e01d      	b.n	c001e70 <HAL_RCC_OscConfig+0x274>
 c001e34:	687b      	ldr	r3, [r7, #4]
 c001e36:	685b      	ldr	r3, [r3, #4]
 c001e38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c001e3c:	d10c      	bne.n	c001e58 <HAL_RCC_OscConfig+0x25c>
 c001e3e:	4b18      	ldr	r3, [pc, #96]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e40:	681b      	ldr	r3, [r3, #0]
 c001e42:	4a17      	ldr	r2, [pc, #92]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c001e48:	6013      	str	r3, [r2, #0]
 c001e4a:	4b15      	ldr	r3, [pc, #84]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e4c:	681b      	ldr	r3, [r3, #0]
 c001e4e:	4a14      	ldr	r2, [pc, #80]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c001e54:	6013      	str	r3, [r2, #0]
 c001e56:	e00b      	b.n	c001e70 <HAL_RCC_OscConfig+0x274>
 c001e58:	4b11      	ldr	r3, [pc, #68]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e5a:	681b      	ldr	r3, [r3, #0]
 c001e5c:	4a10      	ldr	r2, [pc, #64]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c001e62:	6013      	str	r3, [r2, #0]
 c001e64:	4b0e      	ldr	r3, [pc, #56]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e66:	681b      	ldr	r3, [r3, #0]
 c001e68:	4a0d      	ldr	r2, [pc, #52]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c001e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c001e70:	687b      	ldr	r3, [r7, #4]
 c001e72:	685b      	ldr	r3, [r3, #4]
 c001e74:	2b00      	cmp	r3, #0
 c001e76:	d019      	beq.n	c001eac <HAL_RCC_OscConfig+0x2b0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c001e78:	f7ff f938 	bl	c0010ec <HAL_GetTick>
 c001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c001e7e:	e008      	b.n	c001e92 <HAL_RCC_OscConfig+0x296>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c001e80:	f7ff f934 	bl	c0010ec <HAL_GetTick>
 c001e84:	4602      	mov	r2, r0
 c001e86:	693b      	ldr	r3, [r7, #16]
 c001e88:	1ad3      	subs	r3, r2, r3
 c001e8a:	2b64      	cmp	r3, #100	; 0x64
 c001e8c:	d901      	bls.n	c001e92 <HAL_RCC_OscConfig+0x296>
          {
            return HAL_TIMEOUT;
 c001e8e:	2303      	movs	r3, #3
 c001e90:	e310      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c001e92:	4b03      	ldr	r3, [pc, #12]	; (c001ea0 <HAL_RCC_OscConfig+0x2a4>)
 c001e94:	681b      	ldr	r3, [r3, #0]
 c001e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001e9a:	2b00      	cmp	r3, #0
 c001e9c:	d0f0      	beq.n	c001e80 <HAL_RCC_OscConfig+0x284>
 c001e9e:	e01a      	b.n	c001ed6 <HAL_RCC_OscConfig+0x2da>
 c001ea0:	50021000 	.word	0x50021000
 c001ea4:	30000068 	.word	0x30000068
 c001ea8:	3000006c 	.word	0x3000006c
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c001eac:	f7ff f91e 	bl	c0010ec <HAL_GetTick>
 c001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c001eb2:	e008      	b.n	c001ec6 <HAL_RCC_OscConfig+0x2ca>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c001eb4:	f7ff f91a 	bl	c0010ec <HAL_GetTick>
 c001eb8:	4602      	mov	r2, r0
 c001eba:	693b      	ldr	r3, [r7, #16]
 c001ebc:	1ad3      	subs	r3, r2, r3
 c001ebe:	2b64      	cmp	r3, #100	; 0x64
 c001ec0:	d901      	bls.n	c001ec6 <HAL_RCC_OscConfig+0x2ca>
          {
            return HAL_TIMEOUT;
 c001ec2:	2303      	movs	r3, #3
 c001ec4:	e2f6      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c001ec6:	4ba6      	ldr	r3, [pc, #664]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001ec8:	681b      	ldr	r3, [r3, #0]
 c001eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001ece:	2b00      	cmp	r3, #0
 c001ed0:	d1f0      	bne.n	c001eb4 <HAL_RCC_OscConfig+0x2b8>
 c001ed2:	e000      	b.n	c001ed6 <HAL_RCC_OscConfig+0x2da>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c001ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c001ed6:	687b      	ldr	r3, [r7, #4]
 c001ed8:	681b      	ldr	r3, [r3, #0]
 c001eda:	f003 0302 	and.w	r3, r3, #2
 c001ede:	2b00      	cmp	r3, #0
 c001ee0:	d060      	beq.n	c001fa4 <HAL_RCC_OscConfig+0x3a8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c001ee2:	69bb      	ldr	r3, [r7, #24]
 c001ee4:	2b04      	cmp	r3, #4
 c001ee6:	d005      	beq.n	c001ef4 <HAL_RCC_OscConfig+0x2f8>
 c001ee8:	69bb      	ldr	r3, [r7, #24]
 c001eea:	2b0c      	cmp	r3, #12
 c001eec:	d119      	bne.n	c001f22 <HAL_RCC_OscConfig+0x326>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c001eee:	697b      	ldr	r3, [r7, #20]
 c001ef0:	2b02      	cmp	r3, #2
 c001ef2:	d116      	bne.n	c001f22 <HAL_RCC_OscConfig+0x326>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c001ef4:	4b9a      	ldr	r3, [pc, #616]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001ef6:	681b      	ldr	r3, [r3, #0]
 c001ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c001efc:	2b00      	cmp	r3, #0
 c001efe:	d005      	beq.n	c001f0c <HAL_RCC_OscConfig+0x310>
 c001f00:	687b      	ldr	r3, [r7, #4]
 c001f02:	68db      	ldr	r3, [r3, #12]
 c001f04:	2b00      	cmp	r3, #0
 c001f06:	d101      	bne.n	c001f0c <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 c001f08:	2301      	movs	r3, #1
 c001f0a:	e2d3      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c001f0c:	4b94      	ldr	r3, [pc, #592]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f0e:	685b      	ldr	r3, [r3, #4]
 c001f10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c001f14:	687b      	ldr	r3, [r7, #4]
 c001f16:	691b      	ldr	r3, [r3, #16]
 c001f18:	061b      	lsls	r3, r3, #24
 c001f1a:	4991      	ldr	r1, [pc, #580]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f1c:	4313      	orrs	r3, r2
 c001f1e:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c001f20:	e040      	b.n	c001fa4 <HAL_RCC_OscConfig+0x3a8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c001f22:	687b      	ldr	r3, [r7, #4]
 c001f24:	68db      	ldr	r3, [r3, #12]
 c001f26:	2b00      	cmp	r3, #0
 c001f28:	d023      	beq.n	c001f72 <HAL_RCC_OscConfig+0x376>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 c001f2a:	4b8d      	ldr	r3, [pc, #564]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f2c:	681b      	ldr	r3, [r3, #0]
 c001f2e:	4a8c      	ldr	r2, [pc, #560]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c001f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c001f36:	f7ff f8d9 	bl	c0010ec <HAL_GetTick>
 c001f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c001f3c:	e008      	b.n	c001f50 <HAL_RCC_OscConfig+0x354>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c001f3e:	f7ff f8d5 	bl	c0010ec <HAL_GetTick>
 c001f42:	4602      	mov	r2, r0
 c001f44:	693b      	ldr	r3, [r7, #16]
 c001f46:	1ad3      	subs	r3, r2, r3
 c001f48:	2b02      	cmp	r3, #2
 c001f4a:	d901      	bls.n	c001f50 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 c001f4c:	2303      	movs	r3, #3
 c001f4e:	e2b1      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c001f50:	4b83      	ldr	r3, [pc, #524]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f52:	681b      	ldr	r3, [r3, #0]
 c001f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c001f58:	2b00      	cmp	r3, #0
 c001f5a:	d0f0      	beq.n	c001f3e <HAL_RCC_OscConfig+0x342>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c001f5c:	4b80      	ldr	r3, [pc, #512]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f5e:	685b      	ldr	r3, [r3, #4]
 c001f60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c001f64:	687b      	ldr	r3, [r7, #4]
 c001f66:	691b      	ldr	r3, [r3, #16]
 c001f68:	061b      	lsls	r3, r3, #24
 c001f6a:	497d      	ldr	r1, [pc, #500]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f6c:	4313      	orrs	r3, r2
 c001f6e:	604b      	str	r3, [r1, #4]
 c001f70:	e018      	b.n	c001fa4 <HAL_RCC_OscConfig+0x3a8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 c001f72:	4b7b      	ldr	r3, [pc, #492]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f74:	681b      	ldr	r3, [r3, #0]
 c001f76:	4a7a      	ldr	r2, [pc, #488]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 c001f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c001f7e:	f7ff f8b5 	bl	c0010ec <HAL_GetTick>
 c001f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c001f84:	e008      	b.n	c001f98 <HAL_RCC_OscConfig+0x39c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c001f86:	f7ff f8b1 	bl	c0010ec <HAL_GetTick>
 c001f8a:	4602      	mov	r2, r0
 c001f8c:	693b      	ldr	r3, [r7, #16]
 c001f8e:	1ad3      	subs	r3, r2, r3
 c001f90:	2b02      	cmp	r3, #2
 c001f92:	d901      	bls.n	c001f98 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 c001f94:	2303      	movs	r3, #3
 c001f96:	e28d      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c001f98:	4b71      	ldr	r3, [pc, #452]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001f9a:	681b      	ldr	r3, [r3, #0]
 c001f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c001fa0:	2b00      	cmp	r3, #0
 c001fa2:	d1f0      	bne.n	c001f86 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c001fa4:	687b      	ldr	r3, [r7, #4]
 c001fa6:	681b      	ldr	r3, [r3, #0]
 c001fa8:	f003 0308 	and.w	r3, r3, #8
 c001fac:	2b00      	cmp	r3, #0
 c001fae:	d051      	beq.n	c002054 <HAL_RCC_OscConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c001fb0:	687b      	ldr	r3, [r7, #4]
 c001fb2:	695b      	ldr	r3, [r3, #20]
 c001fb4:	2b00      	cmp	r3, #0
 c001fb6:	d031      	beq.n	c00201c <HAL_RCC_OscConfig+0x420>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c001fb8:	687b      	ldr	r3, [r7, #4]
 c001fba:	699b      	ldr	r3, [r3, #24]
 c001fbc:	2b00      	cmp	r3, #0
 c001fbe:	d108      	bne.n	c001fd2 <HAL_RCC_OscConfig+0x3d6>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c001fc0:	4b67      	ldr	r3, [pc, #412]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c001fc6:	4a66      	ldr	r2, [pc, #408]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fc8:	f023 0310 	bic.w	r3, r3, #16
 c001fcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 c001fd0:	e007      	b.n	c001fe2 <HAL_RCC_OscConfig+0x3e6>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c001fd2:	4b63      	ldr	r3, [pc, #396]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c001fd8:	4a61      	ldr	r2, [pc, #388]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fda:	f043 0310 	orr.w	r3, r3, #16
 c001fde:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 c001fe2:	4b5f      	ldr	r3, [pc, #380]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c001fe8:	4a5d      	ldr	r2, [pc, #372]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c001fea:	f043 0301 	orr.w	r3, r3, #1
 c001fee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c001ff2:	f7ff f87b 	bl	c0010ec <HAL_GetTick>
 c001ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c001ff8:	e008      	b.n	c00200c <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c001ffa:	f7ff f877 	bl	c0010ec <HAL_GetTick>
 c001ffe:	4602      	mov	r2, r0
 c002000:	693b      	ldr	r3, [r7, #16]
 c002002:	1ad3      	subs	r3, r2, r3
 c002004:	2b07      	cmp	r3, #7
 c002006:	d901      	bls.n	c00200c <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 c002008:	2303      	movs	r3, #3
 c00200a:	e253      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c00200c:	4b54      	ldr	r3, [pc, #336]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c00200e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002012:	f003 0302 	and.w	r3, r3, #2
 c002016:	2b00      	cmp	r3, #0
 c002018:	d0ef      	beq.n	c001ffa <HAL_RCC_OscConfig+0x3fe>
 c00201a:	e01b      	b.n	c002054 <HAL_RCC_OscConfig+0x458>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 c00201c:	4b50      	ldr	r3, [pc, #320]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c00201e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002022:	4a4f      	ldr	r2, [pc, #316]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002024:	f023 0301 	bic.w	r3, r3, #1
 c002028:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c00202c:	f7ff f85e 	bl	c0010ec <HAL_GetTick>
 c002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002032:	e008      	b.n	c002046 <HAL_RCC_OscConfig+0x44a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c002034:	f7ff f85a 	bl	c0010ec <HAL_GetTick>
 c002038:	4602      	mov	r2, r0
 c00203a:	693b      	ldr	r3, [r7, #16]
 c00203c:	1ad3      	subs	r3, r2, r3
 c00203e:	2b07      	cmp	r3, #7
 c002040:	d901      	bls.n	c002046 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 c002042:	2303      	movs	r3, #3
 c002044:	e236      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002046:	4b46      	ldr	r3, [pc, #280]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002048:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c00204c:	f003 0302 	and.w	r3, r3, #2
 c002050:	2b00      	cmp	r3, #0
 c002052:	d1ef      	bne.n	c002034 <HAL_RCC_OscConfig+0x438>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c002054:	687b      	ldr	r3, [r7, #4]
 c002056:	681b      	ldr	r3, [r3, #0]
 c002058:	f003 0304 	and.w	r3, r3, #4
 c00205c:	2b00      	cmp	r3, #0
 c00205e:	f000 8109 	beq.w	c002274 <HAL_RCC_OscConfig+0x678>
  {
    FlagStatus       pwrclkchanged = RESET;
 c002062:	2300      	movs	r3, #0
 c002064:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c002066:	4b3e      	ldr	r3, [pc, #248]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00206a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00206e:	2b00      	cmp	r3, #0
 c002070:	d10d      	bne.n	c00208e <HAL_RCC_OscConfig+0x492>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c002072:	4b3b      	ldr	r3, [pc, #236]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002076:	4a3a      	ldr	r2, [pc, #232]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c00207c:	6593      	str	r3, [r2, #88]	; 0x58
 c00207e:	4b38      	ldr	r3, [pc, #224]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c002086:	60bb      	str	r3, [r7, #8]
 c002088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 c00208a:	2301      	movs	r3, #1
 c00208c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00208e:	4b35      	ldr	r3, [pc, #212]	; (c002164 <HAL_RCC_OscConfig+0x568>)
 c002090:	681b      	ldr	r3, [r3, #0]
 c002092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c002096:	2b00      	cmp	r3, #0
 c002098:	d118      	bne.n	c0020cc <HAL_RCC_OscConfig+0x4d0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c00209a:	4b32      	ldr	r3, [pc, #200]	; (c002164 <HAL_RCC_OscConfig+0x568>)
 c00209c:	681b      	ldr	r3, [r3, #0]
 c00209e:	4a31      	ldr	r2, [pc, #196]	; (c002164 <HAL_RCC_OscConfig+0x568>)
 c0020a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c0020a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 c0020a6:	f7ff f821 	bl	c0010ec <HAL_GetTick>
 c0020aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0020ac:	e008      	b.n	c0020c0 <HAL_RCC_OscConfig+0x4c4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c0020ae:	f7ff f81d 	bl	c0010ec <HAL_GetTick>
 c0020b2:	4602      	mov	r2, r0
 c0020b4:	693b      	ldr	r3, [r7, #16]
 c0020b6:	1ad3      	subs	r3, r2, r3
 c0020b8:	2b02      	cmp	r3, #2
 c0020ba:	d901      	bls.n	c0020c0 <HAL_RCC_OscConfig+0x4c4>
        {
          return HAL_TIMEOUT;
 c0020bc:	2303      	movs	r3, #3
 c0020be:	e1f9      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0020c0:	4b28      	ldr	r3, [pc, #160]	; (c002164 <HAL_RCC_OscConfig+0x568>)
 c0020c2:	681b      	ldr	r3, [r3, #0]
 c0020c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0020c8:	2b00      	cmp	r3, #0
 c0020ca:	d0f0      	beq.n	c0020ae <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c0020cc:	687b      	ldr	r3, [r7, #4]
 c0020ce:	689b      	ldr	r3, [r3, #8]
 c0020d0:	f003 0301 	and.w	r3, r3, #1
 c0020d4:	2b00      	cmp	r3, #0
 c0020d6:	d01f      	beq.n	c002118 <HAL_RCC_OscConfig+0x51c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c0020d8:	687b      	ldr	r3, [r7, #4]
 c0020da:	689b      	ldr	r3, [r3, #8]
 c0020dc:	f003 0304 	and.w	r3, r3, #4
 c0020e0:	2b00      	cmp	r3, #0
 c0020e2:	d010      	beq.n	c002106 <HAL_RCC_OscConfig+0x50a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c0020e4:	4b1e      	ldr	r3, [pc, #120]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c0020e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0020ea:	4a1d      	ldr	r2, [pc, #116]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c0020ec:	f043 0304 	orr.w	r3, r3, #4
 c0020f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0020f4:	4b1a      	ldr	r3, [pc, #104]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c0020f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0020fa:	4a19      	ldr	r2, [pc, #100]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c0020fc:	f043 0301 	orr.w	r3, r3, #1
 c002100:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c002104:	e018      	b.n	c002138 <HAL_RCC_OscConfig+0x53c>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c002106:	4b16      	ldr	r3, [pc, #88]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00210c:	4a14      	ldr	r2, [pc, #80]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c00210e:	f043 0301 	orr.w	r3, r3, #1
 c002112:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c002116:	e00f      	b.n	c002138 <HAL_RCC_OscConfig+0x53c>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c002118:	4b11      	ldr	r3, [pc, #68]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c00211a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00211e:	4a10      	ldr	r2, [pc, #64]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002120:	f023 0301 	bic.w	r3, r3, #1
 c002124:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c002128:	4b0d      	ldr	r3, [pc, #52]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c00212a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00212e:	4a0c      	ldr	r2, [pc, #48]	; (c002160 <HAL_RCC_OscConfig+0x564>)
 c002130:	f023 0304 	bic.w	r3, r3, #4
 c002134:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c002138:	687b      	ldr	r3, [r7, #4]
 c00213a:	689b      	ldr	r3, [r3, #8]
 c00213c:	2b00      	cmp	r3, #0
 c00213e:	d058      	beq.n	c0021f2 <HAL_RCC_OscConfig+0x5f6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c002140:	f7fe ffd4 	bl	c0010ec <HAL_GetTick>
 c002144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c002146:	e00f      	b.n	c002168 <HAL_RCC_OscConfig+0x56c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002148:	f7fe ffd0 	bl	c0010ec <HAL_GetTick>
 c00214c:	4602      	mov	r2, r0
 c00214e:	693b      	ldr	r3, [r7, #16]
 c002150:	1ad3      	subs	r3, r2, r3
 c002152:	f241 3288 	movw	r2, #5000	; 0x1388
 c002156:	4293      	cmp	r3, r2
 c002158:	d906      	bls.n	c002168 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 c00215a:	2303      	movs	r3, #3
 c00215c:	e1aa      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
 c00215e:	bf00      	nop
 c002160:	50021000 	.word	0x50021000
 c002164:	50007000 	.word	0x50007000
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c002168:	4bb0      	ldr	r3, [pc, #704]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00216a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00216e:	f003 0302 	and.w	r3, r3, #2
 c002172:	2b00      	cmp	r3, #0
 c002174:	d0e8      	beq.n	c002148 <HAL_RCC_OscConfig+0x54c>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c002176:	687b      	ldr	r3, [r7, #4]
 c002178:	689b      	ldr	r3, [r3, #8]
 c00217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c00217e:	2b00      	cmp	r3, #0
 c002180:	d01b      	beq.n	c0021ba <HAL_RCC_OscConfig+0x5be>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c002182:	4baa      	ldr	r3, [pc, #680]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002188:	4aa8      	ldr	r2, [pc, #672]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00218a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c00218e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c002192:	e00a      	b.n	c0021aa <HAL_RCC_OscConfig+0x5ae>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002194:	f7fe ffaa 	bl	c0010ec <HAL_GetTick>
 c002198:	4602      	mov	r2, r0
 c00219a:	693b      	ldr	r3, [r7, #16]
 c00219c:	1ad3      	subs	r3, r2, r3
 c00219e:	f241 3288 	movw	r2, #5000	; 0x1388
 c0021a2:	4293      	cmp	r3, r2
 c0021a4:	d901      	bls.n	c0021aa <HAL_RCC_OscConfig+0x5ae>
          {
            return HAL_TIMEOUT;
 c0021a6:	2303      	movs	r3, #3
 c0021a8:	e184      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c0021aa:	4ba0      	ldr	r3, [pc, #640]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0021b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0021b4:	2b00      	cmp	r3, #0
 c0021b6:	d0ed      	beq.n	c002194 <HAL_RCC_OscConfig+0x598>
 c0021b8:	e053      	b.n	c002262 <HAL_RCC_OscConfig+0x666>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0021ba:	4b9c      	ldr	r3, [pc, #624]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0021c0:	4a9a      	ldr	r2, [pc, #616]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0021c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0021c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0021ca:	e00a      	b.n	c0021e2 <HAL_RCC_OscConfig+0x5e6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0021cc:	f7fe ff8e 	bl	c0010ec <HAL_GetTick>
 c0021d0:	4602      	mov	r2, r0
 c0021d2:	693b      	ldr	r3, [r7, #16]
 c0021d4:	1ad3      	subs	r3, r2, r3
 c0021d6:	f241 3288 	movw	r2, #5000	; 0x1388
 c0021da:	4293      	cmp	r3, r2
 c0021dc:	d901      	bls.n	c0021e2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 c0021de:	2303      	movs	r3, #3
 c0021e0:	e168      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0021e2:	4b92      	ldr	r3, [pc, #584]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0021e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0021e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0021ec:	2b00      	cmp	r3, #0
 c0021ee:	d1ed      	bne.n	c0021cc <HAL_RCC_OscConfig+0x5d0>
 c0021f0:	e037      	b.n	c002262 <HAL_RCC_OscConfig+0x666>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0021f2:	f7fe ff7b 	bl	c0010ec <HAL_GetTick>
 c0021f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c0021f8:	e00a      	b.n	c002210 <HAL_RCC_OscConfig+0x614>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0021fa:	f7fe ff77 	bl	c0010ec <HAL_GetTick>
 c0021fe:	4602      	mov	r2, r0
 c002200:	693b      	ldr	r3, [r7, #16]
 c002202:	1ad3      	subs	r3, r2, r3
 c002204:	f241 3288 	movw	r2, #5000	; 0x1388
 c002208:	4293      	cmp	r3, r2
 c00220a:	d901      	bls.n	c002210 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_TIMEOUT;
 c00220c:	2303      	movs	r3, #3
 c00220e:	e151      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c002210:	4b86      	ldr	r3, [pc, #536]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002216:	f003 0302 	and.w	r3, r3, #2
 c00221a:	2b00      	cmp	r3, #0
 c00221c:	d1ed      	bne.n	c0021fa <HAL_RCC_OscConfig+0x5fe>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c00221e:	4b83      	ldr	r3, [pc, #524]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c002228:	2b00      	cmp	r3, #0
 c00222a:	d01a      	beq.n	c002262 <HAL_RCC_OscConfig+0x666>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c00222c:	4b7f      	ldr	r3, [pc, #508]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00222e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002232:	4a7e      	ldr	r2, [pc, #504]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002234:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c002238:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c00223c:	e00a      	b.n	c002254 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00223e:	f7fe ff55 	bl	c0010ec <HAL_GetTick>
 c002242:	4602      	mov	r2, r0
 c002244:	693b      	ldr	r3, [r7, #16]
 c002246:	1ad3      	subs	r3, r2, r3
 c002248:	f241 3288 	movw	r2, #5000	; 0x1388
 c00224c:	4293      	cmp	r3, r2
 c00224e:	d901      	bls.n	c002254 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 c002250:	2303      	movs	r3, #3
 c002252:	e12f      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002254:	4b75      	ldr	r3, [pc, #468]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00225a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00225e:	2b00      	cmp	r3, #0
 c002260:	d1ed      	bne.n	c00223e <HAL_RCC_OscConfig+0x642>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c002262:	7ffb      	ldrb	r3, [r7, #31]
 c002264:	2b01      	cmp	r3, #1
 c002266:	d105      	bne.n	c002274 <HAL_RCC_OscConfig+0x678>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c002268:	4b70      	ldr	r3, [pc, #448]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00226a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00226c:	4a6f      	ldr	r2, [pc, #444]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00226e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c002272:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c002274:	687b      	ldr	r3, [r7, #4]
 c002276:	681b      	ldr	r3, [r3, #0]
 c002278:	f003 0320 	and.w	r3, r3, #32
 c00227c:	2b00      	cmp	r3, #0
 c00227e:	d03c      	beq.n	c0022fa <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c002280:	687b      	ldr	r3, [r7, #4]
 c002282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c002284:	2b00      	cmp	r3, #0
 c002286:	d01c      	beq.n	c0022c2 <HAL_RCC_OscConfig+0x6c6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 c002288:	4b68      	ldr	r3, [pc, #416]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00228a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c00228e:	4a67      	ldr	r2, [pc, #412]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002290:	f043 0301 	orr.w	r3, r3, #1
 c002294:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c002298:	f7fe ff28 	bl	c0010ec <HAL_GetTick>
 c00229c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00229e:	e008      	b.n	c0022b2 <HAL_RCC_OscConfig+0x6b6>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c0022a0:	f7fe ff24 	bl	c0010ec <HAL_GetTick>
 c0022a4:	4602      	mov	r2, r0
 c0022a6:	693b      	ldr	r3, [r7, #16]
 c0022a8:	1ad3      	subs	r3, r2, r3
 c0022aa:	2b02      	cmp	r3, #2
 c0022ac:	d901      	bls.n	c0022b2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 c0022ae:	2303      	movs	r3, #3
 c0022b0:	e100      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c0022b2:	4b5e      	ldr	r3, [pc, #376]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0022b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0022b8:	f003 0302 	and.w	r3, r3, #2
 c0022bc:	2b00      	cmp	r3, #0
 c0022be:	d0ef      	beq.n	c0022a0 <HAL_RCC_OscConfig+0x6a4>
 c0022c0:	e01b      	b.n	c0022fa <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 c0022c2:	4b5a      	ldr	r3, [pc, #360]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0022c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0022c8:	4a58      	ldr	r2, [pc, #352]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0022ca:	f023 0301 	bic.w	r3, r3, #1
 c0022ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0022d2:	f7fe ff0b 	bl	c0010ec <HAL_GetTick>
 c0022d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c0022d8:	e008      	b.n	c0022ec <HAL_RCC_OscConfig+0x6f0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c0022da:	f7fe ff07 	bl	c0010ec <HAL_GetTick>
 c0022de:	4602      	mov	r2, r0
 c0022e0:	693b      	ldr	r3, [r7, #16]
 c0022e2:	1ad3      	subs	r3, r2, r3
 c0022e4:	2b02      	cmp	r3, #2
 c0022e6:	d901      	bls.n	c0022ec <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_TIMEOUT;
 c0022e8:	2303      	movs	r3, #3
 c0022ea:	e0e3      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c0022ec:	4b4f      	ldr	r3, [pc, #316]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0022ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c0022f2:	f003 0302 	and.w	r3, r3, #2
 c0022f6:	2b00      	cmp	r3, #0
 c0022f8:	d1ef      	bne.n	c0022da <HAL_RCC_OscConfig+0x6de>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c0022fa:	687b      	ldr	r3, [r7, #4]
 c0022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0022fe:	2b00      	cmp	r3, #0
 c002300:	f000 80d7 	beq.w	c0024b2 <HAL_RCC_OscConfig+0x8b6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c002304:	4b49      	ldr	r3, [pc, #292]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002306:	689b      	ldr	r3, [r3, #8]
 c002308:	f003 030c 	and.w	r3, r3, #12
 c00230c:	2b0c      	cmp	r3, #12
 c00230e:	f000 8091 	beq.w	c002434 <HAL_RCC_OscConfig+0x838>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c002312:	687b      	ldr	r3, [r7, #4]
 c002314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002316:	2b02      	cmp	r3, #2
 c002318:	d15a      	bne.n	c0023d0 <HAL_RCC_OscConfig+0x7d4>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c00231a:	4b44      	ldr	r3, [pc, #272]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00231c:	681b      	ldr	r3, [r3, #0]
 c00231e:	4a43      	ldr	r2, [pc, #268]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002320:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c002324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c002326:	f7fe fee1 	bl	c0010ec <HAL_GetTick>
 c00232a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00232c:	e008      	b.n	c002340 <HAL_RCC_OscConfig+0x744>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00232e:	f7fe fedd 	bl	c0010ec <HAL_GetTick>
 c002332:	4602      	mov	r2, r0
 c002334:	693b      	ldr	r3, [r7, #16]
 c002336:	1ad3      	subs	r3, r2, r3
 c002338:	2b02      	cmp	r3, #2
 c00233a:	d901      	bls.n	c002340 <HAL_RCC_OscConfig+0x744>
          {
            return HAL_TIMEOUT;
 c00233c:	2303      	movs	r3, #3
 c00233e:	e0b9      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c002340:	4b3a      	ldr	r3, [pc, #232]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002342:	681b      	ldr	r3, [r3, #0]
 c002344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c002348:	2b00      	cmp	r3, #0
 c00234a:	d1f0      	bne.n	c00232e <HAL_RCC_OscConfig+0x732>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c00234c:	4b37      	ldr	r3, [pc, #220]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00234e:	68da      	ldr	r2, [r3, #12]
 c002350:	4b37      	ldr	r3, [pc, #220]	; (c002430 <HAL_RCC_OscConfig+0x834>)
 c002352:	4013      	ands	r3, r2
 c002354:	687a      	ldr	r2, [r7, #4]
 c002356:	6b11      	ldr	r1, [r2, #48]	; 0x30
 c002358:	687a      	ldr	r2, [r7, #4]
 c00235a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 c00235c:	3a01      	subs	r2, #1
 c00235e:	0112      	lsls	r2, r2, #4
 c002360:	4311      	orrs	r1, r2
 c002362:	687a      	ldr	r2, [r7, #4]
 c002364:	6b92      	ldr	r2, [r2, #56]	; 0x38
 c002366:	0212      	lsls	r2, r2, #8
 c002368:	4311      	orrs	r1, r2
 c00236a:	687a      	ldr	r2, [r7, #4]
 c00236c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 c00236e:	0852      	lsrs	r2, r2, #1
 c002370:	3a01      	subs	r2, #1
 c002372:	0552      	lsls	r2, r2, #21
 c002374:	4311      	orrs	r1, r2
 c002376:	687a      	ldr	r2, [r7, #4]
 c002378:	6c52      	ldr	r2, [r2, #68]	; 0x44
 c00237a:	0852      	lsrs	r2, r2, #1
 c00237c:	3a01      	subs	r2, #1
 c00237e:	0652      	lsls	r2, r2, #25
 c002380:	4311      	orrs	r1, r2
 c002382:	687a      	ldr	r2, [r7, #4]
 c002384:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 c002386:	06d2      	lsls	r2, r2, #27
 c002388:	430a      	orrs	r2, r1
 c00238a:	4928      	ldr	r1, [pc, #160]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00238c:	4313      	orrs	r3, r2
 c00238e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 c002390:	4b26      	ldr	r3, [pc, #152]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002392:	681b      	ldr	r3, [r3, #0]
 c002394:	4a25      	ldr	r2, [pc, #148]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c00239a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c00239c:	4b23      	ldr	r3, [pc, #140]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c00239e:	68db      	ldr	r3, [r3, #12]
 c0023a0:	4a22      	ldr	r2, [pc, #136]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c0023a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c0023a8:	f7fe fea0 	bl	c0010ec <HAL_GetTick>
 c0023ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0023ae:	e008      	b.n	c0023c2 <HAL_RCC_OscConfig+0x7c6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0023b0:	f7fe fe9c 	bl	c0010ec <HAL_GetTick>
 c0023b4:	4602      	mov	r2, r0
 c0023b6:	693b      	ldr	r3, [r7, #16]
 c0023b8:	1ad3      	subs	r3, r2, r3
 c0023ba:	2b02      	cmp	r3, #2
 c0023bc:	d901      	bls.n	c0023c2 <HAL_RCC_OscConfig+0x7c6>
          {
            return HAL_TIMEOUT;
 c0023be:	2303      	movs	r3, #3
 c0023c0:	e078      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0023c2:	4b1a      	ldr	r3, [pc, #104]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023c4:	681b      	ldr	r3, [r3, #0]
 c0023c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0023ca:	2b00      	cmp	r3, #0
 c0023cc:	d0f0      	beq.n	c0023b0 <HAL_RCC_OscConfig+0x7b4>
 c0023ce:	e070      	b.n	c0024b2 <HAL_RCC_OscConfig+0x8b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c0023d0:	4b16      	ldr	r3, [pc, #88]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023d2:	681b      	ldr	r3, [r3, #0]
 c0023d4:	4a15      	ldr	r2, [pc, #84]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c0023da:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c0023dc:	4b13      	ldr	r3, [pc, #76]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023de:	681b      	ldr	r3, [r3, #0]
 c0023e0:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 c0023e4:	2b00      	cmp	r3, #0
 c0023e6:	d105      	bne.n	c0023f4 <HAL_RCC_OscConfig+0x7f8>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 c0023e8:	4b10      	ldr	r3, [pc, #64]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023ea:	68db      	ldr	r3, [r3, #12]
 c0023ec:	4a0f      	ldr	r2, [pc, #60]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023ee:	f023 0303 	bic.w	r3, r3, #3
 c0023f2:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c0023f4:	4b0d      	ldr	r3, [pc, #52]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023f6:	68db      	ldr	r3, [r3, #12]
 c0023f8:	4a0c      	ldr	r2, [pc, #48]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c0023fa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 c0023fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c002402:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c002404:	f7fe fe72 	bl	c0010ec <HAL_GetTick>
 c002408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00240a:	e008      	b.n	c00241e <HAL_RCC_OscConfig+0x822>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00240c:	f7fe fe6e 	bl	c0010ec <HAL_GetTick>
 c002410:	4602      	mov	r2, r0
 c002412:	693b      	ldr	r3, [r7, #16]
 c002414:	1ad3      	subs	r3, r2, r3
 c002416:	2b02      	cmp	r3, #2
 c002418:	d901      	bls.n	c00241e <HAL_RCC_OscConfig+0x822>
          {
            return HAL_TIMEOUT;
 c00241a:	2303      	movs	r3, #3
 c00241c:	e04a      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00241e:	4b03      	ldr	r3, [pc, #12]	; (c00242c <HAL_RCC_OscConfig+0x830>)
 c002420:	681b      	ldr	r3, [r3, #0]
 c002422:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c002426:	2b00      	cmp	r3, #0
 c002428:	d1f0      	bne.n	c00240c <HAL_RCC_OscConfig+0x810>
 c00242a:	e042      	b.n	c0024b2 <HAL_RCC_OscConfig+0x8b6>
 c00242c:	50021000 	.word	0x50021000
 c002430:	019f800c 	.word	0x019f800c
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c002434:	687b      	ldr	r3, [r7, #4]
 c002436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c002438:	2b01      	cmp	r3, #1
 c00243a:	d101      	bne.n	c002440 <HAL_RCC_OscConfig+0x844>
      {
        return HAL_ERROR;
 c00243c:	2301      	movs	r3, #1
 c00243e:	e039      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 c002440:	4b1e      	ldr	r3, [pc, #120]	; (c0024bc <HAL_RCC_OscConfig+0x8c0>)
 c002442:	68db      	ldr	r3, [r3, #12]
 c002444:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c002446:	697b      	ldr	r3, [r7, #20]
 c002448:	f003 0203 	and.w	r2, r3, #3
 c00244c:	687b      	ldr	r3, [r7, #4]
 c00244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c002450:	429a      	cmp	r2, r3
 c002452:	d12c      	bne.n	c0024ae <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c002454:	697b      	ldr	r3, [r7, #20]
 c002456:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 c00245a:	687b      	ldr	r3, [r7, #4]
 c00245c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c00245e:	3b01      	subs	r3, #1
 c002460:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c002462:	429a      	cmp	r2, r3
 c002464:	d123      	bne.n	c0024ae <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c002466:	697b      	ldr	r3, [r7, #20]
 c002468:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 c00246c:	687b      	ldr	r3, [r7, #4]
 c00246e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002470:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c002472:	429a      	cmp	r2, r3
 c002474:	d11b      	bne.n	c0024ae <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c002476:	697b      	ldr	r3, [r7, #20]
 c002478:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 c00247c:	687b      	ldr	r3, [r7, #4]
 c00247e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002480:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c002482:	429a      	cmp	r2, r3
 c002484:	d113      	bne.n	c0024ae <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c002486:	697b      	ldr	r3, [r7, #20]
 c002488:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 c00248c:	687b      	ldr	r3, [r7, #4]
 c00248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c002490:	085b      	lsrs	r3, r3, #1
 c002492:	3b01      	subs	r3, #1
 c002494:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c002496:	429a      	cmp	r2, r3
 c002498:	d109      	bne.n	c0024ae <HAL_RCC_OscConfig+0x8b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c00249a:	697b      	ldr	r3, [r7, #20]
 c00249c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 c0024a0:	687b      	ldr	r3, [r7, #4]
 c0024a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c0024a4:	085b      	lsrs	r3, r3, #1
 c0024a6:	3b01      	subs	r3, #1
 c0024a8:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c0024aa:	429a      	cmp	r2, r3
 c0024ac:	d001      	beq.n	c0024b2 <HAL_RCC_OscConfig+0x8b6>
        {
          return HAL_ERROR;
 c0024ae:	2301      	movs	r3, #1
 c0024b0:	e000      	b.n	c0024b4 <HAL_RCC_OscConfig+0x8b8>
        }
      }
    }
  }

  return HAL_OK;
 c0024b2:	2300      	movs	r3, #0
}
 c0024b4:	4618      	mov	r0, r3
 c0024b6:	3720      	adds	r7, #32
 c0024b8:	46bd      	mov	sp, r7
 c0024ba:	bd80      	pop	{r7, pc}
 c0024bc:	50021000 	.word	0x50021000

0c0024c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 c0024c0:	b580      	push	{r7, lr}
 c0024c2:	b086      	sub	sp, #24
 c0024c4:	af00      	add	r7, sp, #0
 c0024c6:	6078      	str	r0, [r7, #4]
 c0024c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c0024ca:	2300      	movs	r3, #0
 c0024cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 c0024ce:	687b      	ldr	r3, [r7, #4]
 c0024d0:	2b00      	cmp	r3, #0
 c0024d2:	d101      	bne.n	c0024d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 c0024d4:	2301      	movs	r3, #1
 c0024d6:	e104      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c0024d8:	4b84      	ldr	r3, [pc, #528]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c0024da:	681b      	ldr	r3, [r3, #0]
 c0024dc:	f003 030f 	and.w	r3, r3, #15
 c0024e0:	683a      	ldr	r2, [r7, #0]
 c0024e2:	429a      	cmp	r2, r3
 c0024e4:	d910      	bls.n	c002508 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0024e6:	4b81      	ldr	r3, [pc, #516]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c0024e8:	681b      	ldr	r3, [r3, #0]
 c0024ea:	f023 020f 	bic.w	r2, r3, #15
 c0024ee:	497f      	ldr	r1, [pc, #508]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c0024f0:	683b      	ldr	r3, [r7, #0]
 c0024f2:	4313      	orrs	r3, r2
 c0024f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0024f6:	4b7d      	ldr	r3, [pc, #500]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c0024f8:	681b      	ldr	r3, [r3, #0]
 c0024fa:	f003 030f 	and.w	r3, r3, #15
 c0024fe:	683a      	ldr	r2, [r7, #0]
 c002500:	429a      	cmp	r2, r3
 c002502:	d001      	beq.n	c002508 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 c002504:	2301      	movs	r3, #1
 c002506:	e0ec      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c002508:	687b      	ldr	r3, [r7, #4]
 c00250a:	681b      	ldr	r3, [r3, #0]
 c00250c:	f003 0301 	and.w	r3, r3, #1
 c002510:	2b00      	cmp	r3, #0
 c002512:	f000 808b 	beq.w	c00262c <HAL_RCC_ClockConfig+0x16c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c002516:	687b      	ldr	r3, [r7, #4]
 c002518:	685b      	ldr	r3, [r3, #4]
 c00251a:	2b03      	cmp	r3, #3
 c00251c:	d134      	bne.n	c002588 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00251e:	4b74      	ldr	r3, [pc, #464]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002520:	681b      	ldr	r3, [r3, #0]
 c002522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c002526:	2b00      	cmp	r3, #0
 c002528:	d101      	bne.n	c00252e <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 c00252a:	2301      	movs	r3, #1
 c00252c:	e0d9      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 c00252e:	f000 fa25 	bl	c00297c <RCC_GetSysClockFreqFromPLLSource>
 c002532:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 c002534:	693b      	ldr	r3, [r7, #16]
 c002536:	4a6f      	ldr	r2, [pc, #444]	; (c0026f4 <HAL_RCC_ClockConfig+0x234>)
 c002538:	4293      	cmp	r3, r2
 c00253a:	d956      	bls.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c00253c:	4b6c      	ldr	r3, [pc, #432]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00253e:	689b      	ldr	r3, [r3, #8]
 c002540:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c002544:	2b00      	cmp	r3, #0
 c002546:	d10a      	bne.n	c00255e <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c002548:	4b69      	ldr	r3, [pc, #420]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00254a:	689b      	ldr	r3, [r3, #8]
 c00254c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c002550:	4a67      	ldr	r2, [pc, #412]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c002556:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c002558:	2380      	movs	r3, #128	; 0x80
 c00255a:	617b      	str	r3, [r7, #20]
 c00255c:	e045      	b.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c00255e:	687b      	ldr	r3, [r7, #4]
 c002560:	681b      	ldr	r3, [r3, #0]
 c002562:	f003 0302 	and.w	r3, r3, #2
 c002566:	2b00      	cmp	r3, #0
 c002568:	d03f      	beq.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 c00256a:	687b      	ldr	r3, [r7, #4]
 c00256c:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c00256e:	2b00      	cmp	r3, #0
 c002570:	d13b      	bne.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c002572:	4b5f      	ldr	r3, [pc, #380]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002574:	689b      	ldr	r3, [r3, #8]
 c002576:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00257a:	4a5d      	ldr	r2, [pc, #372]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00257c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c002580:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c002582:	2380      	movs	r3, #128	; 0x80
 c002584:	617b      	str	r3, [r7, #20]
 c002586:	e030      	b.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c002588:	687b      	ldr	r3, [r7, #4]
 c00258a:	685b      	ldr	r3, [r3, #4]
 c00258c:	2b02      	cmp	r3, #2
 c00258e:	d107      	bne.n	c0025a0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002590:	4b57      	ldr	r3, [pc, #348]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002592:	681b      	ldr	r3, [r3, #0]
 c002594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c002598:	2b00      	cmp	r3, #0
 c00259a:	d115      	bne.n	c0025c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c00259c:	2301      	movs	r3, #1
 c00259e:	e0a0      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c0025a0:	687b      	ldr	r3, [r7, #4]
 c0025a2:	685b      	ldr	r3, [r3, #4]
 c0025a4:	2b00      	cmp	r3, #0
 c0025a6:	d107      	bne.n	c0025b8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c0025a8:	4b51      	ldr	r3, [pc, #324]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025aa:	681b      	ldr	r3, [r3, #0]
 c0025ac:	f003 0302 	and.w	r3, r3, #2
 c0025b0:	2b00      	cmp	r3, #0
 c0025b2:	d109      	bne.n	c0025c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c0025b4:	2301      	movs	r3, #1
 c0025b6:	e094      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0025b8:	4b4d      	ldr	r3, [pc, #308]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025ba:	681b      	ldr	r3, [r3, #0]
 c0025bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0025c0:	2b00      	cmp	r3, #0
 c0025c2:	d101      	bne.n	c0025c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c0025c4:	2301      	movs	r3, #1
 c0025c6:	e08c      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 c0025c8:	f000 f89a 	bl	c002700 <HAL_RCC_GetSysClockFreq>
 c0025cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 c0025ce:	693b      	ldr	r3, [r7, #16]
 c0025d0:	4a48      	ldr	r2, [pc, #288]	; (c0026f4 <HAL_RCC_ClockConfig+0x234>)
 c0025d2:	4293      	cmp	r3, r2
 c0025d4:	d909      	bls.n	c0025ea <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0025d6:	4b46      	ldr	r3, [pc, #280]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025d8:	689b      	ldr	r3, [r3, #8]
 c0025da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0025de:	4a44      	ldr	r2, [pc, #272]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0025e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 c0025e6:	2380      	movs	r3, #128	; 0x80
 c0025e8:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c0025ea:	4b41      	ldr	r3, [pc, #260]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025ec:	689b      	ldr	r3, [r3, #8]
 c0025ee:	f023 0203 	bic.w	r2, r3, #3
 c0025f2:	687b      	ldr	r3, [r7, #4]
 c0025f4:	685b      	ldr	r3, [r3, #4]
 c0025f6:	493e      	ldr	r1, [pc, #248]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0025f8:	4313      	orrs	r3, r2
 c0025fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c0025fc:	f7fe fd76 	bl	c0010ec <HAL_GetTick>
 c002600:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c002602:	e00a      	b.n	c00261a <HAL_RCC_ClockConfig+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c002604:	f7fe fd72 	bl	c0010ec <HAL_GetTick>
 c002608:	4602      	mov	r2, r0
 c00260a:	68fb      	ldr	r3, [r7, #12]
 c00260c:	1ad3      	subs	r3, r2, r3
 c00260e:	f241 3288 	movw	r2, #5000	; 0x1388
 c002612:	4293      	cmp	r3, r2
 c002614:	d901      	bls.n	c00261a <HAL_RCC_ClockConfig+0x15a>
      {
        return HAL_TIMEOUT;
 c002616:	2303      	movs	r3, #3
 c002618:	e063      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00261a:	4b35      	ldr	r3, [pc, #212]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00261c:	689b      	ldr	r3, [r3, #8]
 c00261e:	f003 020c 	and.w	r2, r3, #12
 c002622:	687b      	ldr	r3, [r7, #4]
 c002624:	685b      	ldr	r3, [r3, #4]
 c002626:	009b      	lsls	r3, r3, #2
 c002628:	429a      	cmp	r2, r3
 c00262a:	d1eb      	bne.n	c002604 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c00262c:	687b      	ldr	r3, [r7, #4]
 c00262e:	681b      	ldr	r3, [r3, #0]
 c002630:	f003 0302 	and.w	r3, r3, #2
 c002634:	2b00      	cmp	r3, #0
 c002636:	d009      	beq.n	c00264c <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c002638:	4b2d      	ldr	r3, [pc, #180]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00263a:	689b      	ldr	r3, [r3, #8]
 c00263c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c002640:	687b      	ldr	r3, [r7, #4]
 c002642:	689b      	ldr	r3, [r3, #8]
 c002644:	492a      	ldr	r1, [pc, #168]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002646:	4313      	orrs	r3, r2
 c002648:	608b      	str	r3, [r1, #8]
 c00264a:	e008      	b.n	c00265e <HAL_RCC_ClockConfig+0x19e>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 c00264c:	697b      	ldr	r3, [r7, #20]
 c00264e:	2b80      	cmp	r3, #128	; 0x80
 c002650:	d105      	bne.n	c00265e <HAL_RCC_ClockConfig+0x19e>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c002652:	4b27      	ldr	r3, [pc, #156]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002654:	689b      	ldr	r3, [r3, #8]
 c002656:	4a26      	ldr	r2, [pc, #152]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c002658:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00265c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c00265e:	4b23      	ldr	r3, [pc, #140]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c002660:	681b      	ldr	r3, [r3, #0]
 c002662:	f003 030f 	and.w	r3, r3, #15
 c002666:	683a      	ldr	r2, [r7, #0]
 c002668:	429a      	cmp	r2, r3
 c00266a:	d210      	bcs.n	c00268e <HAL_RCC_ClockConfig+0x1ce>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c00266c:	4b1f      	ldr	r3, [pc, #124]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c00266e:	681b      	ldr	r3, [r3, #0]
 c002670:	f023 020f 	bic.w	r2, r3, #15
 c002674:	491d      	ldr	r1, [pc, #116]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c002676:	683b      	ldr	r3, [r7, #0]
 c002678:	4313      	orrs	r3, r2
 c00267a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c00267c:	4b1b      	ldr	r3, [pc, #108]	; (c0026ec <HAL_RCC_ClockConfig+0x22c>)
 c00267e:	681b      	ldr	r3, [r3, #0]
 c002680:	f003 030f 	and.w	r3, r3, #15
 c002684:	683a      	ldr	r2, [r7, #0]
 c002686:	429a      	cmp	r2, r3
 c002688:	d001      	beq.n	c00268e <HAL_RCC_ClockConfig+0x1ce>
    {
      return HAL_ERROR;
 c00268a:	2301      	movs	r3, #1
 c00268c:	e029      	b.n	c0026e2 <HAL_RCC_ClockConfig+0x222>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c00268e:	687b      	ldr	r3, [r7, #4]
 c002690:	681b      	ldr	r3, [r3, #0]
 c002692:	f003 0304 	and.w	r3, r3, #4
 c002696:	2b00      	cmp	r3, #0
 c002698:	d008      	beq.n	c0026ac <HAL_RCC_ClockConfig+0x1ec>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c00269a:	4b15      	ldr	r3, [pc, #84]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c00269c:	689b      	ldr	r3, [r3, #8]
 c00269e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c0026a2:	687b      	ldr	r3, [r7, #4]
 c0026a4:	68db      	ldr	r3, [r3, #12]
 c0026a6:	4912      	ldr	r1, [pc, #72]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0026a8:	4313      	orrs	r3, r2
 c0026aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c0026ac:	687b      	ldr	r3, [r7, #4]
 c0026ae:	681b      	ldr	r3, [r3, #0]
 c0026b0:	f003 0308 	and.w	r3, r3, #8
 c0026b4:	2b00      	cmp	r3, #0
 c0026b6:	d009      	beq.n	c0026cc <HAL_RCC_ClockConfig+0x20c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c0026b8:	4b0d      	ldr	r3, [pc, #52]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0026ba:	689b      	ldr	r3, [r3, #8]
 c0026bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 c0026c0:	687b      	ldr	r3, [r7, #4]
 c0026c2:	691b      	ldr	r3, [r3, #16]
 c0026c4:	00db      	lsls	r3, r3, #3
 c0026c6:	490a      	ldr	r1, [pc, #40]	; (c0026f0 <HAL_RCC_ClockConfig+0x230>)
 c0026c8:	4313      	orrs	r3, r2
 c0026ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c0026cc:	f000 f8b6 	bl	c00283c <HAL_RCC_GetHCLKFreq>
 c0026d0:	4603      	mov	r3, r0
 c0026d2:	4a09      	ldr	r2, [pc, #36]	; (c0026f8 <HAL_RCC_ClockConfig+0x238>)
 c0026d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 c0026d6:	4b09      	ldr	r3, [pc, #36]	; (c0026fc <HAL_RCC_ClockConfig+0x23c>)
 c0026d8:	681b      	ldr	r3, [r3, #0]
 c0026da:	4618      	mov	r0, r3
 c0026dc:	f7fe fcb6 	bl	c00104c <HAL_InitTick>
 c0026e0:	4603      	mov	r3, r0
}
 c0026e2:	4618      	mov	r0, r3
 c0026e4:	3718      	adds	r7, #24
 c0026e6:	46bd      	mov	sp, r7
 c0026e8:	bd80      	pop	{r7, pc}
 c0026ea:	bf00      	nop
 c0026ec:	50022000 	.word	0x50022000
 c0026f0:	50021000 	.word	0x50021000
 c0026f4:	04c4b400 	.word	0x04c4b400
 c0026f8:	30000068 	.word	0x30000068
 c0026fc:	3000006c 	.word	0x3000006c

0c002700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 c002700:	b480      	push	{r7}
 c002702:	b089      	sub	sp, #36	; 0x24
 c002704:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c002706:	2300      	movs	r3, #0
 c002708:	61fb      	str	r3, [r7, #28]
 c00270a:	2300      	movs	r3, #0
 c00270c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c00270e:	4b47      	ldr	r3, [pc, #284]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002710:	689b      	ldr	r3, [r3, #8]
 c002712:	f003 030c 	and.w	r3, r3, #12
 c002716:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c002718:	4b44      	ldr	r3, [pc, #272]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c00271a:	68db      	ldr	r3, [r3, #12]
 c00271c:	f003 0303 	and.w	r3, r3, #3
 c002720:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c002722:	693b      	ldr	r3, [r7, #16]
 c002724:	2b00      	cmp	r3, #0
 c002726:	d005      	beq.n	c002734 <HAL_RCC_GetSysClockFreq+0x34>
 c002728:	693b      	ldr	r3, [r7, #16]
 c00272a:	2b0c      	cmp	r3, #12
 c00272c:	d121      	bne.n	c002772 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c00272e:	68fb      	ldr	r3, [r7, #12]
 c002730:	2b01      	cmp	r3, #1
 c002732:	d11e      	bne.n	c002772 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c002734:	4b3d      	ldr	r3, [pc, #244]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002736:	681b      	ldr	r3, [r3, #0]
 c002738:	f003 0308 	and.w	r3, r3, #8
 c00273c:	2b00      	cmp	r3, #0
 c00273e:	d107      	bne.n	c002750 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c002740:	4b3a      	ldr	r3, [pc, #232]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002742:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002746:	0a1b      	lsrs	r3, r3, #8
 c002748:	f003 030f 	and.w	r3, r3, #15
 c00274c:	61fb      	str	r3, [r7, #28]
 c00274e:	e005      	b.n	c00275c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c002750:	4b36      	ldr	r3, [pc, #216]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002752:	681b      	ldr	r3, [r3, #0]
 c002754:	091b      	lsrs	r3, r3, #4
 c002756:	f003 030f 	and.w	r3, r3, #15
 c00275a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c00275c:	4a34      	ldr	r2, [pc, #208]	; (c002830 <HAL_RCC_GetSysClockFreq+0x130>)
 c00275e:	69fb      	ldr	r3, [r7, #28]
 c002760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002764:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c002766:	693b      	ldr	r3, [r7, #16]
 c002768:	2b00      	cmp	r3, #0
 c00276a:	d10d      	bne.n	c002788 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 c00276c:	69fb      	ldr	r3, [r7, #28]
 c00276e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c002770:	e00a      	b.n	c002788 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c002772:	693b      	ldr	r3, [r7, #16]
 c002774:	2b04      	cmp	r3, #4
 c002776:	d102      	bne.n	c00277e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 c002778:	4b2e      	ldr	r3, [pc, #184]	; (c002834 <HAL_RCC_GetSysClockFreq+0x134>)
 c00277a:	61bb      	str	r3, [r7, #24]
 c00277c:	e004      	b.n	c002788 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 c00277e:	693b      	ldr	r3, [r7, #16]
 c002780:	2b08      	cmp	r3, #8
 c002782:	d101      	bne.n	c002788 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 c002784:	4b2c      	ldr	r3, [pc, #176]	; (c002838 <HAL_RCC_GetSysClockFreq+0x138>)
 c002786:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c002788:	693b      	ldr	r3, [r7, #16]
 c00278a:	2b0c      	cmp	r3, #12
 c00278c:	d146      	bne.n	c00281c <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00278e:	4b27      	ldr	r3, [pc, #156]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002790:	68db      	ldr	r3, [r3, #12]
 c002792:	f003 0303 	and.w	r3, r3, #3
 c002796:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c002798:	4b24      	ldr	r3, [pc, #144]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c00279a:	68db      	ldr	r3, [r3, #12]
 c00279c:	091b      	lsrs	r3, r3, #4
 c00279e:	f003 030f 	and.w	r3, r3, #15
 c0027a2:	3301      	adds	r3, #1
 c0027a4:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 c0027a6:	68bb      	ldr	r3, [r7, #8]
 c0027a8:	2b02      	cmp	r3, #2
 c0027aa:	d003      	beq.n	c0027b4 <HAL_RCC_GetSysClockFreq+0xb4>
 c0027ac:	68bb      	ldr	r3, [r7, #8]
 c0027ae:	2b03      	cmp	r3, #3
 c0027b0:	d00d      	beq.n	c0027ce <HAL_RCC_GetSysClockFreq+0xce>
 c0027b2:	e019      	b.n	c0027e8 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0027b4:	4a1f      	ldr	r2, [pc, #124]	; (c002834 <HAL_RCC_GetSysClockFreq+0x134>)
 c0027b6:	687b      	ldr	r3, [r7, #4]
 c0027b8:	fbb2 f3f3 	udiv	r3, r2, r3
 c0027bc:	4a1b      	ldr	r2, [pc, #108]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c0027be:	68d2      	ldr	r2, [r2, #12]
 c0027c0:	0a12      	lsrs	r2, r2, #8
 c0027c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0027c6:	fb02 f303 	mul.w	r3, r2, r3
 c0027ca:	617b      	str	r3, [r7, #20]
        break;
 c0027cc:	e019      	b.n	c002802 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0027ce:	4a1a      	ldr	r2, [pc, #104]	; (c002838 <HAL_RCC_GetSysClockFreq+0x138>)
 c0027d0:	687b      	ldr	r3, [r7, #4]
 c0027d2:	fbb2 f3f3 	udiv	r3, r2, r3
 c0027d6:	4a15      	ldr	r2, [pc, #84]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c0027d8:	68d2      	ldr	r2, [r2, #12]
 c0027da:	0a12      	lsrs	r2, r2, #8
 c0027dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0027e0:	fb02 f303 	mul.w	r3, r2, r3
 c0027e4:	617b      	str	r3, [r7, #20]
        break;
 c0027e6:	e00c      	b.n	c002802 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0027e8:	69fa      	ldr	r2, [r7, #28]
 c0027ea:	687b      	ldr	r3, [r7, #4]
 c0027ec:	fbb2 f3f3 	udiv	r3, r2, r3
 c0027f0:	4a0e      	ldr	r2, [pc, #56]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c0027f2:	68d2      	ldr	r2, [r2, #12]
 c0027f4:	0a12      	lsrs	r2, r2, #8
 c0027f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0027fa:	fb02 f303 	mul.w	r3, r2, r3
 c0027fe:	617b      	str	r3, [r7, #20]
        break;
 c002800:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c002802:	4b0a      	ldr	r3, [pc, #40]	; (c00282c <HAL_RCC_GetSysClockFreq+0x12c>)
 c002804:	68db      	ldr	r3, [r3, #12]
 c002806:	0e5b      	lsrs	r3, r3, #25
 c002808:	f003 0303 	and.w	r3, r3, #3
 c00280c:	3301      	adds	r3, #1
 c00280e:	005b      	lsls	r3, r3, #1
 c002810:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 c002812:	697a      	ldr	r2, [r7, #20]
 c002814:	683b      	ldr	r3, [r7, #0]
 c002816:	fbb2 f3f3 	udiv	r3, r2, r3
 c00281a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 c00281c:	69bb      	ldr	r3, [r7, #24]
}
 c00281e:	4618      	mov	r0, r3
 c002820:	3724      	adds	r7, #36	; 0x24
 c002822:	46bd      	mov	sp, r7
 c002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002828:	4770      	bx	lr
 c00282a:	bf00      	nop
 c00282c:	50021000 	.word	0x50021000
 c002830:	0c0045d4 	.word	0x0c0045d4
 c002834:	00f42400 	.word	0x00f42400
 c002838:	007a1200 	.word	0x007a1200

0c00283c <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 c00283c:	b580      	push	{r7, lr}
 c00283e:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c002840:	f7ff ff5e 	bl	c002700 <HAL_RCC_GetSysClockFreq>
 c002844:	4602      	mov	r2, r0
 c002846:	4b05      	ldr	r3, [pc, #20]	; (c00285c <HAL_RCC_GetHCLKFreq+0x20>)
 c002848:	689b      	ldr	r3, [r3, #8]
 c00284a:	091b      	lsrs	r3, r3, #4
 c00284c:	f003 030f 	and.w	r3, r3, #15
 c002850:	4903      	ldr	r1, [pc, #12]	; (c002860 <HAL_RCC_GetHCLKFreq+0x24>)
 c002852:	5ccb      	ldrb	r3, [r1, r3]
 c002854:	fa22 f303 	lsr.w	r3, r2, r3
}
 c002858:	4618      	mov	r0, r3
 c00285a:	bd80      	pop	{r7, pc}
 c00285c:	50021000 	.word	0x50021000
 c002860:	0c0045bc 	.word	0x0c0045bc

0c002864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 c002864:	b580      	push	{r7, lr}
 c002866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c002868:	f7ff ffe8 	bl	c00283c <HAL_RCC_GetHCLKFreq>
 c00286c:	4602      	mov	r2, r0
 c00286e:	4b05      	ldr	r3, [pc, #20]	; (c002884 <HAL_RCC_GetPCLK1Freq+0x20>)
 c002870:	689b      	ldr	r3, [r3, #8]
 c002872:	0a1b      	lsrs	r3, r3, #8
 c002874:	f003 0307 	and.w	r3, r3, #7
 c002878:	4903      	ldr	r1, [pc, #12]	; (c002888 <HAL_RCC_GetPCLK1Freq+0x24>)
 c00287a:	5ccb      	ldrb	r3, [r1, r3]
 c00287c:	fa22 f303 	lsr.w	r3, r2, r3
}
 c002880:	4618      	mov	r0, r3
 c002882:	bd80      	pop	{r7, pc}
 c002884:	50021000 	.word	0x50021000
 c002888:	0c0045cc 	.word	0x0c0045cc

0c00288c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 c00288c:	b580      	push	{r7, lr}
 c00288e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c002890:	f7ff ffd4 	bl	c00283c <HAL_RCC_GetHCLKFreq>
 c002894:	4602      	mov	r2, r0
 c002896:	4b05      	ldr	r3, [pc, #20]	; (c0028ac <HAL_RCC_GetPCLK2Freq+0x20>)
 c002898:	689b      	ldr	r3, [r3, #8]
 c00289a:	0adb      	lsrs	r3, r3, #11
 c00289c:	f003 0307 	and.w	r3, r3, #7
 c0028a0:	4903      	ldr	r1, [pc, #12]	; (c0028b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 c0028a2:	5ccb      	ldrb	r3, [r1, r3]
 c0028a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 c0028a8:	4618      	mov	r0, r3
 c0028aa:	bd80      	pop	{r7, pc}
 c0028ac:	50021000 	.word	0x50021000
 c0028b0:	0c0045cc 	.word	0x0c0045cc

0c0028b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c0028b4:	b580      	push	{r7, lr}
 c0028b6:	b086      	sub	sp, #24
 c0028b8:	af00      	add	r7, sp, #0
 c0028ba:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 c0028bc:	2300      	movs	r3, #0
 c0028be:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c0028c0:	4b2c      	ldr	r3, [pc, #176]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0028c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c0028c8:	2b00      	cmp	r3, #0
 c0028ca:	d003      	beq.n	c0028d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c0028cc:	f7ff f8f8 	bl	c001ac0 <HAL_PWREx_GetVoltageRange>
 c0028d0:	6138      	str	r0, [r7, #16]
 c0028d2:	e014      	b.n	c0028fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 c0028d4:	4b27      	ldr	r3, [pc, #156]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0028d8:	4a26      	ldr	r2, [pc, #152]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0028de:	6593      	str	r3, [r2, #88]	; 0x58
 c0028e0:	4b24      	ldr	r3, [pc, #144]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0028e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c0028e8:	60fb      	str	r3, [r7, #12]
 c0028ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 c0028ec:	f7ff f8e8 	bl	c001ac0 <HAL_PWREx_GetVoltageRange>
 c0028f0:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 c0028f2:	4b20      	ldr	r3, [pc, #128]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0028f6:	4a1f      	ldr	r2, [pc, #124]	; (c002974 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0028f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0028fc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c0028fe:	693b      	ldr	r3, [r7, #16]
 c002900:	2b00      	cmp	r3, #0
 c002902:	d003      	beq.n	c00290c <RCC_SetFlashLatencyFromMSIRange+0x58>
 c002904:	693b      	ldr	r3, [r7, #16]
 c002906:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c00290a:	d10b      	bne.n	c002924 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 c00290c:	687b      	ldr	r3, [r7, #4]
 c00290e:	2b80      	cmp	r3, #128	; 0x80
 c002910:	d919      	bls.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 c002912:	687b      	ldr	r3, [r7, #4]
 c002914:	2ba0      	cmp	r3, #160	; 0xa0
 c002916:	d902      	bls.n	c00291e <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c002918:	2302      	movs	r3, #2
 c00291a:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c00291c:	e013      	b.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c00291e:	2301      	movs	r3, #1
 c002920:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c002922:	e010      	b.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 c002924:	687b      	ldr	r3, [r7, #4]
 c002926:	2b80      	cmp	r3, #128	; 0x80
 c002928:	d902      	bls.n	c002930 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 c00292a:	2303      	movs	r3, #3
 c00292c:	617b      	str	r3, [r7, #20]
 c00292e:	e00a      	b.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 c002930:	687b      	ldr	r3, [r7, #4]
 c002932:	2b80      	cmp	r3, #128	; 0x80
 c002934:	d102      	bne.n	c00293c <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c002936:	2302      	movs	r3, #2
 c002938:	617b      	str	r3, [r7, #20]
 c00293a:	e004      	b.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 c00293c:	687b      	ldr	r3, [r7, #4]
 c00293e:	2b70      	cmp	r3, #112	; 0x70
 c002940:	d101      	bne.n	c002946 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c002942:	2301      	movs	r3, #1
 c002944:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c002946:	4b0c      	ldr	r3, [pc, #48]	; (c002978 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c002948:	681b      	ldr	r3, [r3, #0]
 c00294a:	f023 020f 	bic.w	r2, r3, #15
 c00294e:	490a      	ldr	r1, [pc, #40]	; (c002978 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c002950:	697b      	ldr	r3, [r7, #20]
 c002952:	4313      	orrs	r3, r2
 c002954:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c002956:	4b08      	ldr	r3, [pc, #32]	; (c002978 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c002958:	681b      	ldr	r3, [r3, #0]
 c00295a:	f003 030f 	and.w	r3, r3, #15
 c00295e:	697a      	ldr	r2, [r7, #20]
 c002960:	429a      	cmp	r2, r3
 c002962:	d001      	beq.n	c002968 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 c002964:	2301      	movs	r3, #1
 c002966:	e000      	b.n	c00296a <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 c002968:	2300      	movs	r3, #0
}
 c00296a:	4618      	mov	r0, r3
 c00296c:	3718      	adds	r7, #24
 c00296e:	46bd      	mov	sp, r7
 c002970:	bd80      	pop	{r7, pc}
 c002972:	bf00      	nop
 c002974:	50021000 	.word	0x50021000
 c002978:	50022000 	.word	0x50022000

0c00297c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 c00297c:	b480      	push	{r7}
 c00297e:	b087      	sub	sp, #28
 c002980:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 c002982:	2300      	movs	r3, #0
 c002984:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 c002986:	4b36      	ldr	r3, [pc, #216]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c002988:	68db      	ldr	r3, [r3, #12]
 c00298a:	f003 0303 	and.w	r3, r3, #3
 c00298e:	2b01      	cmp	r3, #1
 c002990:	d118      	bne.n	c0029c4 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c002992:	4b33      	ldr	r3, [pc, #204]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c002994:	681b      	ldr	r3, [r3, #0]
 c002996:	f003 0308 	and.w	r3, r3, #8
 c00299a:	2b00      	cmp	r3, #0
 c00299c:	d107      	bne.n	c0029ae <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00299e:	4b30      	ldr	r3, [pc, #192]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0029a4:	0a1b      	lsrs	r3, r3, #8
 c0029a6:	f003 030f 	and.w	r3, r3, #15
 c0029aa:	617b      	str	r3, [r7, #20]
 c0029ac:	e005      	b.n	c0029ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0029ae:	4b2c      	ldr	r3, [pc, #176]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0029b0:	681b      	ldr	r3, [r3, #0]
 c0029b2:	091b      	lsrs	r3, r3, #4
 c0029b4:	f003 030f 	and.w	r3, r3, #15
 c0029b8:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c0029ba:	4a2a      	ldr	r2, [pc, #168]	; (c002a64 <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 c0029bc:	697b      	ldr	r3, [r7, #20]
 c0029be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c0029c2:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0029c4:	4b26      	ldr	r3, [pc, #152]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0029c6:	68db      	ldr	r3, [r3, #12]
 c0029c8:	f003 0303 	and.w	r3, r3, #3
 c0029cc:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0029ce:	4b24      	ldr	r3, [pc, #144]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0029d0:	68db      	ldr	r3, [r3, #12]
 c0029d2:	091b      	lsrs	r3, r3, #4
 c0029d4:	f003 030f 	and.w	r3, r3, #15
 c0029d8:	3301      	adds	r3, #1
 c0029da:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 c0029dc:	68fb      	ldr	r3, [r7, #12]
 c0029de:	2b02      	cmp	r3, #2
 c0029e0:	d003      	beq.n	c0029ea <RCC_GetSysClockFreqFromPLLSource+0x6e>
 c0029e2:	68fb      	ldr	r3, [r7, #12]
 c0029e4:	2b03      	cmp	r3, #3
 c0029e6:	d00d      	beq.n	c002a04 <RCC_GetSysClockFreqFromPLLSource+0x88>
 c0029e8:	e019      	b.n	c002a1e <RCC_GetSysClockFreqFromPLLSource+0xa2>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0029ea:	4a1f      	ldr	r2, [pc, #124]	; (c002a68 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 c0029ec:	68bb      	ldr	r3, [r7, #8]
 c0029ee:	fbb2 f3f3 	udiv	r3, r2, r3
 c0029f2:	4a1b      	ldr	r2, [pc, #108]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0029f4:	68d2      	ldr	r2, [r2, #12]
 c0029f6:	0a12      	lsrs	r2, r2, #8
 c0029f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0029fc:	fb02 f303 	mul.w	r3, r2, r3
 c002a00:	613b      	str	r3, [r7, #16]
      break;
 c002a02:	e019      	b.n	c002a38 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c002a04:	4a19      	ldr	r2, [pc, #100]	; (c002a6c <RCC_GetSysClockFreqFromPLLSource+0xf0>)
 c002a06:	68bb      	ldr	r3, [r7, #8]
 c002a08:	fbb2 f3f3 	udiv	r3, r2, r3
 c002a0c:	4a14      	ldr	r2, [pc, #80]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c002a0e:	68d2      	ldr	r2, [r2, #12]
 c002a10:	0a12      	lsrs	r2, r2, #8
 c002a12:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c002a16:	fb02 f303 	mul.w	r3, r2, r3
 c002a1a:	613b      	str	r3, [r7, #16]
      break;
 c002a1c:	e00c      	b.n	c002a38 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c002a1e:	697a      	ldr	r2, [r7, #20]
 c002a20:	68bb      	ldr	r3, [r7, #8]
 c002a22:	fbb2 f3f3 	udiv	r3, r2, r3
 c002a26:	4a0e      	ldr	r2, [pc, #56]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c002a28:	68d2      	ldr	r2, [r2, #12]
 c002a2a:	0a12      	lsrs	r2, r2, #8
 c002a2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c002a30:	fb02 f303 	mul.w	r3, r2, r3
 c002a34:	613b      	str	r3, [r7, #16]
      break;
 c002a36:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c002a38:	4b09      	ldr	r3, [pc, #36]	; (c002a60 <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c002a3a:	68db      	ldr	r3, [r3, #12]
 c002a3c:	0e5b      	lsrs	r3, r3, #25
 c002a3e:	f003 0303 	and.w	r3, r3, #3
 c002a42:	3301      	adds	r3, #1
 c002a44:	005b      	lsls	r3, r3, #1
 c002a46:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 c002a48:	693a      	ldr	r2, [r7, #16]
 c002a4a:	687b      	ldr	r3, [r7, #4]
 c002a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 c002a50:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 c002a52:	683b      	ldr	r3, [r7, #0]
}
 c002a54:	4618      	mov	r0, r3
 c002a56:	371c      	adds	r7, #28
 c002a58:	46bd      	mov	sp, r7
 c002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002a5e:	4770      	bx	lr
 c002a60:	50021000 	.word	0x50021000
 c002a64:	0c0045d4 	.word	0x0c0045d4
 c002a68:	00f42400 	.word	0x00f42400
 c002a6c:	007a1200 	.word	0x007a1200

0c002a70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 c002a70:	b580      	push	{r7, lr}
 c002a72:	b088      	sub	sp, #32
 c002a74:	af00      	add	r7, sp, #0
 c002a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c002a78:	2300      	movs	r3, #0
 c002a7a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 c002a7c:	2300      	movs	r3, #0
 c002a7e:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c002a80:	687b      	ldr	r3, [r7, #4]
 c002a82:	681b      	ldr	r3, [r3, #0]
 c002a84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c002a88:	2b00      	cmp	r3, #0
 c002a8a:	d040      	beq.n	c002b0e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 c002a8c:	687b      	ldr	r3, [r7, #4]
 c002a8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c002a90:	2b80      	cmp	r3, #128	; 0x80
 c002a92:	d02a      	beq.n	c002aea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c002a94:	2b80      	cmp	r3, #128	; 0x80
 c002a96:	d825      	bhi.n	c002ae4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c002a98:	2b60      	cmp	r3, #96	; 0x60
 c002a9a:	d026      	beq.n	c002aea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c002a9c:	2b60      	cmp	r3, #96	; 0x60
 c002a9e:	d821      	bhi.n	c002ae4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c002aa0:	2b40      	cmp	r3, #64	; 0x40
 c002aa2:	d006      	beq.n	c002ab2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 c002aa4:	2b40      	cmp	r3, #64	; 0x40
 c002aa6:	d81d      	bhi.n	c002ae4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 c002aa8:	2b00      	cmp	r3, #0
 c002aaa:	d009      	beq.n	c002ac0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 c002aac:	2b20      	cmp	r3, #32
 c002aae:	d010      	beq.n	c002ad2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 c002ab0:	e018      	b.n	c002ae4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c002ab2:	4b87      	ldr	r3, [pc, #540]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002ab4:	68db      	ldr	r3, [r3, #12]
 c002ab6:	4a86      	ldr	r2, [pc, #536]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c002abc:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c002abe:	e015      	b.n	c002aec <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c002ac0:	687b      	ldr	r3, [r7, #4]
 c002ac2:	3304      	adds	r3, #4
 c002ac4:	2100      	movs	r1, #0
 c002ac6:	4618      	mov	r0, r3
 c002ac8:	f000 fb46 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c002acc:	4603      	mov	r3, r0
 c002ace:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c002ad0:	e00c      	b.n	c002aec <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c002ad2:	687b      	ldr	r3, [r7, #4]
 c002ad4:	3320      	adds	r3, #32
 c002ad6:	2100      	movs	r1, #0
 c002ad8:	4618      	mov	r0, r3
 c002ada:	f000 fc13 	bl	c003304 <RCCEx_PLLSAI2_Config>
 c002ade:	4603      	mov	r3, r0
 c002ae0:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c002ae2:	e003      	b.n	c002aec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c002ae4:	2301      	movs	r3, #1
 c002ae6:	77fb      	strb	r3, [r7, #31]
        break;
 c002ae8:	e000      	b.n	c002aec <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 c002aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 c002aec:	7ffb      	ldrb	r3, [r7, #31]
 c002aee:	2b00      	cmp	r3, #0
 c002af0:	d10b      	bne.n	c002b0a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c002af2:	4b77      	ldr	r3, [pc, #476]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002af4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c002af8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 c002afc:	687b      	ldr	r3, [r7, #4]
 c002afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c002b00:	4973      	ldr	r1, [pc, #460]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002b02:	4313      	orrs	r3, r2
 c002b04:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c002b08:	e001      	b.n	c002b0e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c002b0a:	7ffb      	ldrb	r3, [r7, #31]
 c002b0c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c002b0e:	687b      	ldr	r3, [r7, #4]
 c002b10:	681b      	ldr	r3, [r3, #0]
 c002b12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c002b16:	2b00      	cmp	r3, #0
 c002b18:	d047      	beq.n	c002baa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 c002b1a:	687b      	ldr	r3, [r7, #4]
 c002b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c002b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c002b22:	d030      	beq.n	c002b86 <HAL_RCCEx_PeriphCLKConfig+0x116>
 c002b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c002b28:	d82a      	bhi.n	c002b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c002b2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c002b2e:	d02a      	beq.n	c002b86 <HAL_RCCEx_PeriphCLKConfig+0x116>
 c002b30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c002b34:	d824      	bhi.n	c002b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c002b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c002b3a:	d008      	beq.n	c002b4e <HAL_RCCEx_PeriphCLKConfig+0xde>
 c002b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c002b40:	d81e      	bhi.n	c002b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c002b42:	2b00      	cmp	r3, #0
 c002b44:	d00a      	beq.n	c002b5c <HAL_RCCEx_PeriphCLKConfig+0xec>
 c002b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c002b4a:	d010      	beq.n	c002b6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 c002b4c:	e018      	b.n	c002b80 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c002b4e:	4b60      	ldr	r3, [pc, #384]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002b50:	68db      	ldr	r3, [r3, #12]
 c002b52:	4a5f      	ldr	r2, [pc, #380]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c002b58:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c002b5a:	e015      	b.n	c002b88 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c002b5c:	687b      	ldr	r3, [r7, #4]
 c002b5e:	3304      	adds	r3, #4
 c002b60:	2100      	movs	r1, #0
 c002b62:	4618      	mov	r0, r3
 c002b64:	f000 faf8 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c002b68:	4603      	mov	r3, r0
 c002b6a:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c002b6c:	e00c      	b.n	c002b88 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c002b6e:	687b      	ldr	r3, [r7, #4]
 c002b70:	3320      	adds	r3, #32
 c002b72:	2100      	movs	r1, #0
 c002b74:	4618      	mov	r0, r3
 c002b76:	f000 fbc5 	bl	c003304 <RCCEx_PLLSAI2_Config>
 c002b7a:	4603      	mov	r3, r0
 c002b7c:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c002b7e:	e003      	b.n	c002b88 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c002b80:	2301      	movs	r3, #1
 c002b82:	77fb      	strb	r3, [r7, #31]
        break;
 c002b84:	e000      	b.n	c002b88 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 c002b86:	bf00      	nop
    }

    if (ret == HAL_OK)
 c002b88:	7ffb      	ldrb	r3, [r7, #31]
 c002b8a:	2b00      	cmp	r3, #0
 c002b8c:	d10b      	bne.n	c002ba6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c002b8e:	4b50      	ldr	r3, [pc, #320]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002b90:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c002b94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c002b98:	687b      	ldr	r3, [r7, #4]
 c002b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c002b9c:	494c      	ldr	r1, [pc, #304]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002b9e:	4313      	orrs	r3, r2
 c002ba0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c002ba4:	e001      	b.n	c002baa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c002ba6:	7ffb      	ldrb	r3, [r7, #31]
 c002ba8:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c002baa:	687b      	ldr	r3, [r7, #4]
 c002bac:	681b      	ldr	r3, [r3, #0]
 c002bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c002bb2:	2b00      	cmp	r3, #0
 c002bb4:	f000 809b 	beq.w	c002cee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 c002bb8:	2300      	movs	r3, #0
 c002bba:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 c002bbc:	4b44      	ldr	r3, [pc, #272]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c002bc4:	2b00      	cmp	r3, #0
 c002bc6:	d10d      	bne.n	c002be4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c002bc8:	4b41      	ldr	r3, [pc, #260]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002bcc:	4a40      	ldr	r2, [pc, #256]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c002bd2:	6593      	str	r3, [r2, #88]	; 0x58
 c002bd4:	4b3e      	ldr	r3, [pc, #248]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c002bdc:	60fb      	str	r3, [r7, #12]
 c002bde:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 c002be0:	2301      	movs	r3, #1
 c002be2:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c002be4:	4b3b      	ldr	r3, [pc, #236]	; (c002cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 c002be6:	681b      	ldr	r3, [r3, #0]
 c002be8:	4a3a      	ldr	r2, [pc, #232]	; (c002cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 c002bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c002bee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 c002bf0:	f7fe fa7c 	bl	c0010ec <HAL_GetTick>
 c002bf4:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c002bf6:	e009      	b.n	c002c0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c002bf8:	f7fe fa78 	bl	c0010ec <HAL_GetTick>
 c002bfc:	4602      	mov	r2, r0
 c002bfe:	693b      	ldr	r3, [r7, #16]
 c002c00:	1ad3      	subs	r3, r2, r3
 c002c02:	2b02      	cmp	r3, #2
 c002c04:	d902      	bls.n	c002c0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 c002c06:	2303      	movs	r3, #3
 c002c08:	77fb      	strb	r3, [r7, #31]
        break;
 c002c0a:	e005      	b.n	c002c18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c002c0c:	4b31      	ldr	r3, [pc, #196]	; (c002cd4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 c002c0e:	681b      	ldr	r3, [r3, #0]
 c002c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c002c14:	2b00      	cmp	r3, #0
 c002c16:	d0ef      	beq.n	c002bf8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if (ret == HAL_OK)
 c002c18:	7ffb      	ldrb	r3, [r7, #31]
 c002c1a:	2b00      	cmp	r3, #0
 c002c1c:	d15c      	bne.n	c002cd8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c002c1e:	4b2c      	ldr	r3, [pc, #176]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002c24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c002c28:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c002c2a:	69bb      	ldr	r3, [r7, #24]
 c002c2c:	2b00      	cmp	r3, #0
 c002c2e:	d01f      	beq.n	c002c70 <HAL_RCCEx_PeriphCLKConfig+0x200>
 c002c30:	687b      	ldr	r3, [r7, #4]
 c002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002c36:	69ba      	ldr	r2, [r7, #24]
 c002c38:	429a      	cmp	r2, r3
 c002c3a:	d019      	beq.n	c002c70 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c002c3c:	4b24      	ldr	r3, [pc, #144]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002c42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c002c46:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 c002c48:	4b21      	ldr	r3, [pc, #132]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002c4e:	4a20      	ldr	r2, [pc, #128]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c002c54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 c002c58:	4b1d      	ldr	r3, [pc, #116]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002c5e:	4a1c      	ldr	r2, [pc, #112]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c002c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 c002c68:	4a19      	ldr	r2, [pc, #100]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c6a:	69bb      	ldr	r3, [r7, #24]
 c002c6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c002c70:	69bb      	ldr	r3, [r7, #24]
 c002c72:	f003 0301 	and.w	r3, r3, #1
 c002c76:	2b00      	cmp	r3, #0
 c002c78:	d016      	beq.n	c002ca8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c002c7a:	f7fe fa37 	bl	c0010ec <HAL_GetTick>
 c002c7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c002c80:	e00b      	b.n	c002c9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002c82:	f7fe fa33 	bl	c0010ec <HAL_GetTick>
 c002c86:	4602      	mov	r2, r0
 c002c88:	693b      	ldr	r3, [r7, #16]
 c002c8a:	1ad3      	subs	r3, r2, r3
 c002c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 c002c90:	4293      	cmp	r3, r2
 c002c92:	d902      	bls.n	c002c9a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 c002c94:	2303      	movs	r3, #3
 c002c96:	77fb      	strb	r3, [r7, #31]
            break;
 c002c98:	e006      	b.n	c002ca8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c002c9a:	4b0d      	ldr	r3, [pc, #52]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002ca0:	f003 0302 	and.w	r3, r3, #2
 c002ca4:	2b00      	cmp	r3, #0
 c002ca6:	d0ec      	beq.n	c002c82 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if (ret == HAL_OK)
 c002ca8:	7ffb      	ldrb	r3, [r7, #31]
 c002caa:	2b00      	cmp	r3, #0
 c002cac:	d10c      	bne.n	c002cc8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 c002cae:	4b08      	ldr	r3, [pc, #32]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002cb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c002cb8:	687b      	ldr	r3, [r7, #4]
 c002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c002cbe:	4904      	ldr	r1, [pc, #16]	; (c002cd0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 c002cc0:	4313      	orrs	r3, r2
 c002cc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 c002cc6:	e009      	b.n	c002cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 c002cc8:	7ffb      	ldrb	r3, [r7, #31]
 c002cca:	77bb      	strb	r3, [r7, #30]
 c002ccc:	e006      	b.n	c002cdc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 c002cce:	bf00      	nop
 c002cd0:	50021000 	.word	0x50021000
 c002cd4:	50007000 	.word	0x50007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 c002cd8:	7ffb      	ldrb	r3, [r7, #31]
 c002cda:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c002cdc:	7dfb      	ldrb	r3, [r7, #23]
 c002cde:	2b01      	cmp	r3, #1
 c002ce0:	d105      	bne.n	c002cee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c002ce2:	4baf      	ldr	r3, [pc, #700]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002ce6:	4aae      	ldr	r2, [pc, #696]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ce8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c002cec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c002cee:	687b      	ldr	r3, [r7, #4]
 c002cf0:	681b      	ldr	r3, [r3, #0]
 c002cf2:	f003 0301 	and.w	r3, r3, #1
 c002cf6:	2b00      	cmp	r3, #0
 c002cf8:	d00a      	beq.n	c002d10 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 c002cfa:	4ba9      	ldr	r3, [pc, #676]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002d00:	f023 0203 	bic.w	r2, r3, #3
 c002d04:	687b      	ldr	r3, [r7, #4]
 c002d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c002d08:	49a5      	ldr	r1, [pc, #660]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d0a:	4313      	orrs	r3, r2
 c002d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c002d10:	687b      	ldr	r3, [r7, #4]
 c002d12:	681b      	ldr	r3, [r3, #0]
 c002d14:	f003 0302 	and.w	r3, r3, #2
 c002d18:	2b00      	cmp	r3, #0
 c002d1a:	d00a      	beq.n	c002d32 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 c002d1c:	4ba0      	ldr	r3, [pc, #640]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002d22:	f023 020c 	bic.w	r2, r3, #12
 c002d26:	687b      	ldr	r3, [r7, #4]
 c002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c002d2a:	499d      	ldr	r1, [pc, #628]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d2c:	4313      	orrs	r3, r2
 c002d2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c002d32:	687b      	ldr	r3, [r7, #4]
 c002d34:	681b      	ldr	r3, [r3, #0]
 c002d36:	f003 0304 	and.w	r3, r3, #4
 c002d3a:	2b00      	cmp	r3, #0
 c002d3c:	d00a      	beq.n	c002d54 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 c002d3e:	4b98      	ldr	r3, [pc, #608]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002d44:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c002d48:	687b      	ldr	r3, [r7, #4]
 c002d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c002d4c:	4994      	ldr	r1, [pc, #592]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d4e:	4313      	orrs	r3, r2
 c002d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c002d54:	687b      	ldr	r3, [r7, #4]
 c002d56:	681b      	ldr	r3, [r3, #0]
 c002d58:	f003 0308 	and.w	r3, r3, #8
 c002d5c:	2b00      	cmp	r3, #0
 c002d5e:	d00a      	beq.n	c002d76 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 c002d60:	4b8f      	ldr	r3, [pc, #572]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002d66:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 c002d6a:	687b      	ldr	r3, [r7, #4]
 c002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c002d6e:	498c      	ldr	r1, [pc, #560]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d70:	4313      	orrs	r3, r2
 c002d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c002d76:	687b      	ldr	r3, [r7, #4]
 c002d78:	681b      	ldr	r3, [r3, #0]
 c002d7a:	f003 0310 	and.w	r3, r3, #16
 c002d7e:	2b00      	cmp	r3, #0
 c002d80:	d00a      	beq.n	c002d98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 c002d82:	4b87      	ldr	r3, [pc, #540]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002d88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c002d8c:	687b      	ldr	r3, [r7, #4]
 c002d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c002d90:	4983      	ldr	r1, [pc, #524]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002d92:	4313      	orrs	r3, r2
 c002d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c002d98:	687b      	ldr	r3, [r7, #4]
 c002d9a:	681b      	ldr	r3, [r3, #0]
 c002d9c:	f003 0320 	and.w	r3, r3, #32
 c002da0:	2b00      	cmp	r3, #0
 c002da2:	d00a      	beq.n	c002dba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 c002da4:	4b7e      	ldr	r3, [pc, #504]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002daa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 c002dae:	687b      	ldr	r3, [r7, #4]
 c002db0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c002db2:	497b      	ldr	r1, [pc, #492]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002db4:	4313      	orrs	r3, r2
 c002db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 c002dba:	687b      	ldr	r3, [r7, #4]
 c002dbc:	681b      	ldr	r3, [r3, #0]
 c002dbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c002dc2:	2b00      	cmp	r3, #0
 c002dc4:	d00a      	beq.n	c002ddc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 c002dc6:	4b76      	ldr	r3, [pc, #472]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002dcc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 c002dd0:	687b      	ldr	r3, [r7, #4]
 c002dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c002dd4:	4972      	ldr	r1, [pc, #456]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002dd6:	4313      	orrs	r3, r2
 c002dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 c002ddc:	687b      	ldr	r3, [r7, #4]
 c002dde:	681b      	ldr	r3, [r3, #0]
 c002de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c002de4:	2b00      	cmp	r3, #0
 c002de6:	d00a      	beq.n	c002dfe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 c002de8:	4b6d      	ldr	r3, [pc, #436]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002dee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c002df2:	687b      	ldr	r3, [r7, #4]
 c002df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c002df6:	496a      	ldr	r1, [pc, #424]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002df8:	4313      	orrs	r3, r2
 c002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 c002dfe:	687b      	ldr	r3, [r7, #4]
 c002e00:	681b      	ldr	r3, [r3, #0]
 c002e02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c002e06:	2b00      	cmp	r3, #0
 c002e08:	d00a      	beq.n	c002e20 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 c002e0a:	4b65      	ldr	r3, [pc, #404]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002e10:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 c002e14:	687b      	ldr	r3, [r7, #4]
 c002e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c002e18:	4961      	ldr	r1, [pc, #388]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e1a:	4313      	orrs	r3, r2
 c002e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 c002e20:	687b      	ldr	r3, [r7, #4]
 c002e22:	681b      	ldr	r3, [r3, #0]
 c002e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c002e28:	2b00      	cmp	r3, #0
 c002e2a:	d031      	beq.n	c002e90 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 c002e2c:	687b      	ldr	r3, [r7, #4]
 c002e2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c002e30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c002e34:	d00e      	beq.n	c002e54 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 c002e36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c002e3a:	d814      	bhi.n	c002e66 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 c002e3c:	2b00      	cmp	r3, #0
 c002e3e:	d015      	beq.n	c002e6c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 c002e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c002e44:	d10f      	bne.n	c002e66 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c002e46:	4b56      	ldr	r3, [pc, #344]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e48:	68db      	ldr	r3, [r3, #12]
 c002e4a:	4a55      	ldr	r2, [pc, #340]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c002e50:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c002e52:	e00c      	b.n	c002e6e <HAL_RCCEx_PeriphCLKConfig+0x3fe>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c002e54:	687b      	ldr	r3, [r7, #4]
 c002e56:	3304      	adds	r3, #4
 c002e58:	2100      	movs	r1, #0
 c002e5a:	4618      	mov	r0, r3
 c002e5c:	f000 f97c 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c002e60:	4603      	mov	r3, r0
 c002e62:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c002e64:	e003      	b.n	c002e6e <HAL_RCCEx_PeriphCLKConfig+0x3fe>

      default:
        ret = HAL_ERROR;
 c002e66:	2301      	movs	r3, #1
 c002e68:	77fb      	strb	r3, [r7, #31]
        break;
 c002e6a:	e000      	b.n	c002e6e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
        break;
 c002e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 c002e6e:	7ffb      	ldrb	r3, [r7, #31]
 c002e70:	2b00      	cmp	r3, #0
 c002e72:	d10b      	bne.n	c002e8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 c002e74:	4b4a      	ldr	r3, [pc, #296]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002e7a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 c002e7e:	687b      	ldr	r3, [r7, #4]
 c002e80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c002e82:	4947      	ldr	r1, [pc, #284]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e84:	4313      	orrs	r3, r2
 c002e86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c002e8a:	e001      	b.n	c002e90 <HAL_RCCEx_PeriphCLKConfig+0x420>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c002e8c:	7ffb      	ldrb	r3, [r7, #31]
 c002e8e:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c002e90:	687b      	ldr	r3, [r7, #4]
 c002e92:	681b      	ldr	r3, [r3, #0]
 c002e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c002e98:	2b00      	cmp	r3, #0
 c002e9a:	d00a      	beq.n	c002eb2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 c002e9c:	4b40      	ldr	r3, [pc, #256]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002ea2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 c002ea6:	687b      	ldr	r3, [r7, #4]
 c002ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002eaa:	493d      	ldr	r1, [pc, #244]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002eac:	4313      	orrs	r3, r2
 c002eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c002eb2:	687b      	ldr	r3, [r7, #4]
 c002eb4:	681b      	ldr	r3, [r3, #0]
 c002eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c002eba:	2b00      	cmp	r3, #0
 c002ebc:	d00a      	beq.n	c002ed4 <HAL_RCCEx_PeriphCLKConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 c002ebe:	4b38      	ldr	r3, [pc, #224]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002ec4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 c002ec8:	687b      	ldr	r3, [r7, #4]
 c002eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c002ecc:	4934      	ldr	r1, [pc, #208]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ece:	4313      	orrs	r3, r2
 c002ed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c002ed4:	687b      	ldr	r3, [r7, #4]
 c002ed6:	681b      	ldr	r3, [r3, #0]
 c002ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c002edc:	2b00      	cmp	r3, #0
 c002ede:	d00a      	beq.n	c002ef6 <HAL_RCCEx_PeriphCLKConfig+0x486>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 c002ee0:	4b2f      	ldr	r3, [pc, #188]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002ee6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 c002eea:	687b      	ldr	r3, [r7, #4]
 c002eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c002eee:	492c      	ldr	r1, [pc, #176]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002ef0:	4313      	orrs	r3, r2
 c002ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c002ef6:	687b      	ldr	r3, [r7, #4]
 c002ef8:	681b      	ldr	r3, [r3, #0]
 c002efa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c002efe:	2b00      	cmp	r3, #0
 c002f00:	d00a      	beq.n	c002f18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 c002f02:	4b27      	ldr	r3, [pc, #156]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c002f08:	f023 0203 	bic.w	r2, r3, #3
 c002f0c:	687b      	ldr	r3, [r7, #4]
 c002f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002f10:	4923      	ldr	r1, [pc, #140]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f12:	4313      	orrs	r3, r2
 c002f14:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 c002f18:	687b      	ldr	r3, [r7, #4]
 c002f1a:	681b      	ldr	r3, [r3, #0]
 c002f1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c002f20:	2b00      	cmp	r3, #0
 c002f22:	d028      	beq.n	c002f76 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c002f24:	4b1e      	ldr	r3, [pc, #120]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002f2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c002f2e:	687b      	ldr	r3, [r7, #4]
 c002f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c002f32:	491b      	ldr	r1, [pc, #108]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f34:	4313      	orrs	r3, r2
 c002f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c002f3a:	687b      	ldr	r3, [r7, #4]
 c002f3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c002f3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c002f42:	d106      	bne.n	c002f52 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c002f44:	4b16      	ldr	r3, [pc, #88]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f46:	68db      	ldr	r3, [r3, #12]
 c002f48:	4a15      	ldr	r2, [pc, #84]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c002f4e:	60d3      	str	r3, [r2, #12]
 c002f50:	e011      	b.n	c002f76 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 c002f52:	687b      	ldr	r3, [r7, #4]
 c002f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c002f56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c002f5a:	d10c      	bne.n	c002f76 <HAL_RCCEx_PeriphCLKConfig+0x506>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c002f5c:	687b      	ldr	r3, [r7, #4]
 c002f5e:	3304      	adds	r3, #4
 c002f60:	2101      	movs	r1, #1
 c002f62:	4618      	mov	r0, r3
 c002f64:	f000 f8f8 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c002f68:	4603      	mov	r3, r0
 c002f6a:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 c002f6c:	7ffb      	ldrb	r3, [r7, #31]
 c002f6e:	2b00      	cmp	r3, #0
 c002f70:	d001      	beq.n	c002f76 <HAL_RCCEx_PeriphCLKConfig+0x506>
        {
          /* set overall return value */
          status = ret;
 c002f72:	7ffb      	ldrb	r3, [r7, #31]
 c002f74:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c002f76:	687b      	ldr	r3, [r7, #4]
 c002f78:	681b      	ldr	r3, [r3, #0]
 c002f7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c002f7e:	2b00      	cmp	r3, #0
 c002f80:	d04d      	beq.n	c00301e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c002f82:	687b      	ldr	r3, [r7, #4]
 c002f84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c002f86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c002f8a:	d10b      	bne.n	c002fa4 <HAL_RCCEx_PeriphCLKConfig+0x534>
 c002f8c:	4b04      	ldr	r3, [pc, #16]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c002f92:	4a03      	ldr	r2, [pc, #12]	; (c002fa0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 c002f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c002f98:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 c002f9c:	e015      	b.n	c002fca <HAL_RCCEx_PeriphCLKConfig+0x55a>
 c002f9e:	bf00      	nop
 c002fa0:	50021000 	.word	0x50021000
 c002fa4:	4b6b      	ldr	r3, [pc, #428]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c002faa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c002fae:	687b      	ldr	r3, [r7, #4]
 c002fb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c002fb2:	4968      	ldr	r1, [pc, #416]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c002fb4:	4313      	orrs	r3, r2
 c002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c002fba:	4b66      	ldr	r3, [pc, #408]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c002fbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c002fc0:	4a64      	ldr	r2, [pc, #400]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c002fc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 c002fc6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c002fca:	687b      	ldr	r3, [r7, #4]
 c002fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c002fce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c002fd2:	d10d      	bne.n	c002ff0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c002fd4:	687b      	ldr	r3, [r7, #4]
 c002fd6:	3304      	adds	r3, #4
 c002fd8:	2101      	movs	r1, #1
 c002fda:	4618      	mov	r0, r3
 c002fdc:	f000 f8bc 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c002fe0:	4603      	mov	r3, r0
 c002fe2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c002fe4:	7ffb      	ldrb	r3, [r7, #31]
 c002fe6:	2b00      	cmp	r3, #0
 c002fe8:	d019      	beq.n	c00301e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      {
        /* set overall return value */
        status = ret;
 c002fea:	7ffb      	ldrb	r3, [r7, #31]
 c002fec:	77bb      	strb	r3, [r7, #30]
 c002fee:	e016      	b.n	c00301e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 c002ff0:	687b      	ldr	r3, [r7, #4]
 c002ff2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c002ff4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c002ff8:	d106      	bne.n	c003008 <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c002ffa:	4b56      	ldr	r3, [pc, #344]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c002ffc:	68db      	ldr	r3, [r3, #12]
 c002ffe:	4a55      	ldr	r2, [pc, #340]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003000:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c003004:	60d3      	str	r3, [r2, #12]
 c003006:	e00a      	b.n	c00301e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 c003008:	687b      	ldr	r3, [r7, #4]
 c00300a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c00300c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c003010:	d105      	bne.n	c00301e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c003012:	4b50      	ldr	r3, [pc, #320]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003014:	68db      	ldr	r3, [r3, #12]
 c003016:	4a4f      	ldr	r2, [pc, #316]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c00301c:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c00301e:	687b      	ldr	r3, [r7, #4]
 c003020:	681b      	ldr	r3, [r3, #0]
 c003022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c003026:	2b00      	cmp	r3, #0
 c003028:	d028      	beq.n	c00307c <HAL_RCCEx_PeriphCLKConfig+0x60c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c00302a:	4b4a      	ldr	r3, [pc, #296]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00302c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003030:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c003034:	687b      	ldr	r3, [r7, #4]
 c003036:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c003038:	4946      	ldr	r1, [pc, #280]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00303a:	4313      	orrs	r3, r2
 c00303c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c003040:	687b      	ldr	r3, [r7, #4]
 c003042:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c003044:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c003048:	d106      	bne.n	c003058 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00304a:	4b42      	ldr	r3, [pc, #264]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00304c:	68db      	ldr	r3, [r3, #12]
 c00304e:	4a41      	ldr	r2, [pc, #260]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c003054:	60d3      	str	r3, [r2, #12]
 c003056:	e011      	b.n	c00307c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 c003058:	687b      	ldr	r3, [r7, #4]
 c00305a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c00305c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c003060:	d10c      	bne.n	c00307c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c003062:	687b      	ldr	r3, [r7, #4]
 c003064:	3304      	adds	r3, #4
 c003066:	2101      	movs	r1, #1
 c003068:	4618      	mov	r0, r3
 c00306a:	f000 f875 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c00306e:	4603      	mov	r3, r0
 c003070:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c003072:	7ffb      	ldrb	r3, [r7, #31]
 c003074:	2b00      	cmp	r3, #0
 c003076:	d001      	beq.n	c00307c <HAL_RCCEx_PeriphCLKConfig+0x60c>
      {
        /* set overall return value */
        status = ret;
 c003078:	7ffb      	ldrb	r3, [r7, #31]
 c00307a:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c00307c:	687b      	ldr	r3, [r7, #4]
 c00307e:	681b      	ldr	r3, [r3, #0]
 c003080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c003084:	2b00      	cmp	r3, #0
 c003086:	d01e      	beq.n	c0030c6 <HAL_RCCEx_PeriphCLKConfig+0x656>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c003088:	4b32      	ldr	r3, [pc, #200]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00308a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c00308e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 c003092:	687b      	ldr	r3, [r7, #4]
 c003094:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c003098:	492e      	ldr	r1, [pc, #184]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00309a:	4313      	orrs	r3, r2
 c00309c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c0030a0:	687b      	ldr	r3, [r7, #4]
 c0030a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0030a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c0030aa:	d10c      	bne.n	c0030c6 <HAL_RCCEx_PeriphCLKConfig+0x656>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 c0030ac:	687b      	ldr	r3, [r7, #4]
 c0030ae:	3304      	adds	r3, #4
 c0030b0:	2102      	movs	r1, #2
 c0030b2:	4618      	mov	r0, r3
 c0030b4:	f000 f850 	bl	c003158 <RCCEx_PLLSAI1_Config>
 c0030b8:	4603      	mov	r3, r0
 c0030ba:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c0030bc:	7ffb      	ldrb	r3, [r7, #31]
 c0030be:	2b00      	cmp	r3, #0
 c0030c0:	d001      	beq.n	c0030c6 <HAL_RCCEx_PeriphCLKConfig+0x656>
      {
        /* set overall return value */
        status = ret;
 c0030c2:	7ffb      	ldrb	r3, [r7, #31]
 c0030c4:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c0030c6:	687b      	ldr	r3, [r7, #4]
 c0030c8:	681b      	ldr	r3, [r3, #0]
 c0030ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0030ce:	2b00      	cmp	r3, #0
 c0030d0:	d00b      	beq.n	c0030ea <HAL_RCCEx_PeriphCLKConfig+0x67a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 c0030d2:	4b20      	ldr	r3, [pc, #128]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c0030d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0030d8:	f023 0204 	bic.w	r2, r3, #4
 c0030dc:	687b      	ldr	r3, [r7, #4]
 c0030de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c0030e2:	491c      	ldr	r1, [pc, #112]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c0030e4:	4313      	orrs	r3, r2
 c0030e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 c0030ea:	687b      	ldr	r3, [r7, #4]
 c0030ec:	681b      	ldr	r3, [r3, #0]
 c0030ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c0030f2:	2b00      	cmp	r3, #0
 c0030f4:	d00b      	beq.n	c00310e <HAL_RCCEx_PeriphCLKConfig+0x69e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 c0030f6:	4b17      	ldr	r3, [pc, #92]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c0030f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0030fc:	f023 0218 	bic.w	r2, r3, #24
 c003100:	687b      	ldr	r3, [r7, #4]
 c003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003106:	4913      	ldr	r1, [pc, #76]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003108:	4313      	orrs	r3, r2
 c00310a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c00310e:	687b      	ldr	r3, [r7, #4]
 c003110:	681b      	ldr	r3, [r3, #0]
 c003112:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c003116:	2b00      	cmp	r3, #0
 c003118:	d017      	beq.n	c00314a <HAL_RCCEx_PeriphCLKConfig+0x6da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c00311a:	4b0e      	ldr	r3, [pc, #56]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00311c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c003120:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c003124:	687b      	ldr	r3, [r7, #4]
 c003126:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00312a:	490a      	ldr	r1, [pc, #40]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c00312c:	4313      	orrs	r3, r2
 c00312e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
    
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c003132:	687b      	ldr	r3, [r7, #4]
 c003134:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c003138:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c00313c:	d105      	bne.n	c00314a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00313e:	4b05      	ldr	r3, [pc, #20]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003140:	68db      	ldr	r3, [r3, #12]
 c003142:	4a04      	ldr	r2, [pc, #16]	; (c003154 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 c003144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c003148:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 c00314a:	7fbb      	ldrb	r3, [r7, #30]
}
 c00314c:	4618      	mov	r0, r3
 c00314e:	3720      	adds	r7, #32
 c003150:	46bd      	mov	sp, r7
 c003152:	bd80      	pop	{r7, pc}
 c003154:	50021000 	.word	0x50021000

0c003158 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 c003158:	b580      	push	{r7, lr}
 c00315a:	b084      	sub	sp, #16
 c00315c:	af00      	add	r7, sp, #0
 c00315e:	6078      	str	r0, [r7, #4]
 c003160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c003162:	2300      	movs	r3, #0
 c003164:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 c003166:	687b      	ldr	r3, [r7, #4]
 c003168:	681b      	ldr	r3, [r3, #0]
 c00316a:	2b03      	cmp	r3, #3
 c00316c:	d018      	beq.n	c0031a0 <RCCEx_PLLSAI1_Config+0x48>
 c00316e:	2b03      	cmp	r3, #3
 c003170:	d81f      	bhi.n	c0031b2 <RCCEx_PLLSAI1_Config+0x5a>
 c003172:	2b01      	cmp	r3, #1
 c003174:	d002      	beq.n	c00317c <RCCEx_PLLSAI1_Config+0x24>
 c003176:	2b02      	cmp	r3, #2
 c003178:	d009      	beq.n	c00318e <RCCEx_PLLSAI1_Config+0x36>
 c00317a:	e01a      	b.n	c0031b2 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c00317c:	4b5d      	ldr	r3, [pc, #372]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c00317e:	681b      	ldr	r3, [r3, #0]
 c003180:	f003 0302 	and.w	r3, r3, #2
 c003184:	2b00      	cmp	r3, #0
 c003186:	d117      	bne.n	c0031b8 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 c003188:	2301      	movs	r3, #1
 c00318a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c00318c:	e014      	b.n	c0031b8 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c00318e:	4b59      	ldr	r3, [pc, #356]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c003190:	681b      	ldr	r3, [r3, #0]
 c003192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c003196:	2b00      	cmp	r3, #0
 c003198:	d110      	bne.n	c0031bc <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 c00319a:	2301      	movs	r3, #1
 c00319c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c00319e:	e00d      	b.n	c0031bc <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c0031a0:	4b54      	ldr	r3, [pc, #336]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0031a2:	681b      	ldr	r3, [r3, #0]
 c0031a4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c0031a8:	2b00      	cmp	r3, #0
 c0031aa:	d109      	bne.n	c0031c0 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 c0031ac:	2301      	movs	r3, #1
 c0031ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c0031b0:	e006      	b.n	c0031c0 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 c0031b2:	2301      	movs	r3, #1
 c0031b4:	73fb      	strb	r3, [r7, #15]
      break;
 c0031b6:	e004      	b.n	c0031c2 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0031b8:	bf00      	nop
 c0031ba:	e002      	b.n	c0031c2 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0031bc:	bf00      	nop
 c0031be:	e000      	b.n	c0031c2 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c0031c0:	bf00      	nop
  }

  if (status == HAL_OK)
 c0031c2:	7bfb      	ldrb	r3, [r7, #15]
 c0031c4:	2b00      	cmp	r3, #0
 c0031c6:	f040 808f 	bne.w	c0032e8 <RCCEx_PLLSAI1_Config+0x190>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 c0031ca:	4b4a      	ldr	r3, [pc, #296]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0031cc:	681b      	ldr	r3, [r3, #0]
 c0031ce:	4a49      	ldr	r2, [pc, #292]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0031d0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c0031d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c0031d6:	f7fd ff89 	bl	c0010ec <HAL_GetTick>
 c0031da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c0031dc:	e009      	b.n	c0031f2 <RCCEx_PLLSAI1_Config+0x9a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c0031de:	f7fd ff85 	bl	c0010ec <HAL_GetTick>
 c0031e2:	4602      	mov	r2, r0
 c0031e4:	68bb      	ldr	r3, [r7, #8]
 c0031e6:	1ad3      	subs	r3, r2, r3
 c0031e8:	2b02      	cmp	r3, #2
 c0031ea:	d902      	bls.n	c0031f2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_TIMEOUT;
 c0031ec:	2303      	movs	r3, #3
 c0031ee:	73fb      	strb	r3, [r7, #15]
        break;
 c0031f0:	e005      	b.n	c0031fe <RCCEx_PLLSAI1_Config+0xa6>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c0031f2:	4b40      	ldr	r3, [pc, #256]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0031f4:	681b      	ldr	r3, [r3, #0]
 c0031f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0031fa:	2b00      	cmp	r3, #0
 c0031fc:	d1ef      	bne.n	c0031de <RCCEx_PLLSAI1_Config+0x86>
      }
    }

    if (status == HAL_OK)
 c0031fe:	7bfb      	ldrb	r3, [r7, #15]
 c003200:	2b00      	cmp	r3, #0
 c003202:	d171      	bne.n	c0032e8 <RCCEx_PLLSAI1_Config+0x190>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c003204:	683b      	ldr	r3, [r7, #0]
 c003206:	2b00      	cmp	r3, #0
 c003208:	d116      	bne.n	c003238 <RCCEx_PLLSAI1_Config+0xe0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c00320a:	4b3a      	ldr	r3, [pc, #232]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c00320c:	691a      	ldr	r2, [r3, #16]
 c00320e:	4b3a      	ldr	r3, [pc, #232]	; (c0032f8 <RCCEx_PLLSAI1_Config+0x1a0>)
 c003210:	4013      	ands	r3, r2
 c003212:	687a      	ldr	r2, [r7, #4]
 c003214:	6892      	ldr	r2, [r2, #8]
 c003216:	0211      	lsls	r1, r2, #8
 c003218:	687a      	ldr	r2, [r7, #4]
 c00321a:	68d2      	ldr	r2, [r2, #12]
 c00321c:	06d2      	lsls	r2, r2, #27
 c00321e:	4311      	orrs	r1, r2
 c003220:	687a      	ldr	r2, [r7, #4]
 c003222:	6852      	ldr	r2, [r2, #4]
 c003224:	3a01      	subs	r2, #1
 c003226:	0112      	lsls	r2, r2, #4
 c003228:	4311      	orrs	r1, r2
 c00322a:	687a      	ldr	r2, [r7, #4]
 c00322c:	6812      	ldr	r2, [r2, #0]
 c00322e:	430a      	orrs	r2, r1
 c003230:	4930      	ldr	r1, [pc, #192]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c003232:	4313      	orrs	r3, r2
 c003234:	610b      	str	r3, [r1, #16]
 c003236:	e033      	b.n	c0032a0 <RCCEx_PLLSAI1_Config+0x148>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 c003238:	683b      	ldr	r3, [r7, #0]
 c00323a:	2b01      	cmp	r3, #1
 c00323c:	d118      	bne.n	c003270 <RCCEx_PLLSAI1_Config+0x118>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c00323e:	4b2d      	ldr	r3, [pc, #180]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c003240:	691a      	ldr	r2, [r3, #16]
 c003242:	4b2e      	ldr	r3, [pc, #184]	; (c0032fc <RCCEx_PLLSAI1_Config+0x1a4>)
 c003244:	4013      	ands	r3, r2
 c003246:	687a      	ldr	r2, [r7, #4]
 c003248:	6892      	ldr	r2, [r2, #8]
 c00324a:	0211      	lsls	r1, r2, #8
 c00324c:	687a      	ldr	r2, [r7, #4]
 c00324e:	6912      	ldr	r2, [r2, #16]
 c003250:	0852      	lsrs	r2, r2, #1
 c003252:	3a01      	subs	r2, #1
 c003254:	0552      	lsls	r2, r2, #21
 c003256:	4311      	orrs	r1, r2
 c003258:	687a      	ldr	r2, [r7, #4]
 c00325a:	6852      	ldr	r2, [r2, #4]
 c00325c:	3a01      	subs	r2, #1
 c00325e:	0112      	lsls	r2, r2, #4
 c003260:	4311      	orrs	r1, r2
 c003262:	687a      	ldr	r2, [r7, #4]
 c003264:	6812      	ldr	r2, [r2, #0]
 c003266:	430a      	orrs	r2, r1
 c003268:	4922      	ldr	r1, [pc, #136]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c00326a:	4313      	orrs	r3, r2
 c00326c:	610b      	str	r3, [r1, #16]
 c00326e:	e017      	b.n	c0032a0 <RCCEx_PLLSAI1_Config+0x148>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c003270:	4b20      	ldr	r3, [pc, #128]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c003272:	691a      	ldr	r2, [r3, #16]
 c003274:	4b22      	ldr	r3, [pc, #136]	; (c003300 <RCCEx_PLLSAI1_Config+0x1a8>)
 c003276:	4013      	ands	r3, r2
 c003278:	687a      	ldr	r2, [r7, #4]
 c00327a:	6892      	ldr	r2, [r2, #8]
 c00327c:	0211      	lsls	r1, r2, #8
 c00327e:	687a      	ldr	r2, [r7, #4]
 c003280:	6952      	ldr	r2, [r2, #20]
 c003282:	0852      	lsrs	r2, r2, #1
 c003284:	3a01      	subs	r2, #1
 c003286:	0652      	lsls	r2, r2, #25
 c003288:	4311      	orrs	r1, r2
 c00328a:	687a      	ldr	r2, [r7, #4]
 c00328c:	6852      	ldr	r2, [r2, #4]
 c00328e:	3a01      	subs	r2, #1
 c003290:	0112      	lsls	r2, r2, #4
 c003292:	4311      	orrs	r1, r2
 c003294:	687a      	ldr	r2, [r7, #4]
 c003296:	6812      	ldr	r2, [r2, #0]
 c003298:	430a      	orrs	r2, r1
 c00329a:	4916      	ldr	r1, [pc, #88]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c00329c:	4313      	orrs	r3, r2
 c00329e:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 c0032a0:	4b14      	ldr	r3, [pc, #80]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0032a2:	681b      	ldr	r3, [r3, #0]
 c0032a4:	4a13      	ldr	r2, [pc, #76]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0032a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c0032aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0032ac:	f7fd ff1e 	bl	c0010ec <HAL_GetTick>
 c0032b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0032b2:	e009      	b.n	c0032c8 <RCCEx_PLLSAI1_Config+0x170>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c0032b4:	f7fd ff1a 	bl	c0010ec <HAL_GetTick>
 c0032b8:	4602      	mov	r2, r0
 c0032ba:	68bb      	ldr	r3, [r7, #8]
 c0032bc:	1ad3      	subs	r3, r2, r3
 c0032be:	2b02      	cmp	r3, #2
 c0032c0:	d902      	bls.n	c0032c8 <RCCEx_PLLSAI1_Config+0x170>
        {
          status = HAL_TIMEOUT;
 c0032c2:	2303      	movs	r3, #3
 c0032c4:	73fb      	strb	r3, [r7, #15]
          break;
 c0032c6:	e005      	b.n	c0032d4 <RCCEx_PLLSAI1_Config+0x17c>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0032c8:	4b0a      	ldr	r3, [pc, #40]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0032ca:	681b      	ldr	r3, [r3, #0]
 c0032cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c0032d0:	2b00      	cmp	r3, #0
 c0032d2:	d0ef      	beq.n	c0032b4 <RCCEx_PLLSAI1_Config+0x15c>
        }
      }

      if (status == HAL_OK)
 c0032d4:	7bfb      	ldrb	r3, [r7, #15]
 c0032d6:	2b00      	cmp	r3, #0
 c0032d8:	d106      	bne.n	c0032e8 <RCCEx_PLLSAI1_Config+0x190>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 c0032da:	4b06      	ldr	r3, [pc, #24]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0032dc:	691a      	ldr	r2, [r3, #16]
 c0032de:	687b      	ldr	r3, [r7, #4]
 c0032e0:	699b      	ldr	r3, [r3, #24]
 c0032e2:	4904      	ldr	r1, [pc, #16]	; (c0032f4 <RCCEx_PLLSAI1_Config+0x19c>)
 c0032e4:	4313      	orrs	r3, r2
 c0032e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 c0032e8:	7bfb      	ldrb	r3, [r7, #15]
}
 c0032ea:	4618      	mov	r0, r3
 c0032ec:	3710      	adds	r7, #16
 c0032ee:	46bd      	mov	sp, r7
 c0032f0:	bd80      	pop	{r7, pc}
 c0032f2:	bf00      	nop
 c0032f4:	50021000 	.word	0x50021000
 c0032f8:	07ff800c 	.word	0x07ff800c
 c0032fc:	ff9f800c 	.word	0xff9f800c
 c003300:	f9ff800c 	.word	0xf9ff800c

0c003304 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 c003304:	b580      	push	{r7, lr}
 c003306:	b084      	sub	sp, #16
 c003308:	af00      	add	r7, sp, #0
 c00330a:	6078      	str	r0, [r7, #4]
 c00330c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c00330e:	2300      	movs	r3, #0
 c003310:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 c003312:	687b      	ldr	r3, [r7, #4]
 c003314:	681b      	ldr	r3, [r3, #0]
 c003316:	2b03      	cmp	r3, #3
 c003318:	d018      	beq.n	c00334c <RCCEx_PLLSAI2_Config+0x48>
 c00331a:	2b03      	cmp	r3, #3
 c00331c:	d81f      	bhi.n	c00335e <RCCEx_PLLSAI2_Config+0x5a>
 c00331e:	2b01      	cmp	r3, #1
 c003320:	d002      	beq.n	c003328 <RCCEx_PLLSAI2_Config+0x24>
 c003322:	2b02      	cmp	r3, #2
 c003324:	d009      	beq.n	c00333a <RCCEx_PLLSAI2_Config+0x36>
 c003326:	e01a      	b.n	c00335e <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c003328:	4b42      	ldr	r3, [pc, #264]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00332a:	681b      	ldr	r3, [r3, #0]
 c00332c:	f003 0302 	and.w	r3, r3, #2
 c003330:	2b00      	cmp	r3, #0
 c003332:	d117      	bne.n	c003364 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 c003334:	2301      	movs	r3, #1
 c003336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c003338:	e014      	b.n	c003364 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c00333a:	4b3e      	ldr	r3, [pc, #248]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00333c:	681b      	ldr	r3, [r3, #0]
 c00333e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c003342:	2b00      	cmp	r3, #0
 c003344:	d110      	bne.n	c003368 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 c003346:	2301      	movs	r3, #1
 c003348:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c00334a:	e00d      	b.n	c003368 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c00334c:	4b39      	ldr	r3, [pc, #228]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00334e:	681b      	ldr	r3, [r3, #0]
 c003350:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c003354:	2b00      	cmp	r3, #0
 c003356:	d109      	bne.n	c00336c <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 c003358:	2301      	movs	r3, #1
 c00335a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c00335c:	e006      	b.n	c00336c <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 c00335e:	2301      	movs	r3, #1
 c003360:	73fb      	strb	r3, [r7, #15]
      break;
 c003362:	e004      	b.n	c00336e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c003364:	bf00      	nop
 c003366:	e002      	b.n	c00336e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c003368:	bf00      	nop
 c00336a:	e000      	b.n	c00336e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c00336c:	bf00      	nop
  }

  if (status == HAL_OK)
 c00336e:	7bfb      	ldrb	r3, [r7, #15]
 c003370:	2b00      	cmp	r3, #0
 c003372:	d159      	bne.n	c003428 <RCCEx_PLLSAI2_Config+0x124>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 c003374:	4b2f      	ldr	r3, [pc, #188]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c003376:	681b      	ldr	r3, [r3, #0]
 c003378:	4a2e      	ldr	r2, [pc, #184]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00337a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c00337e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c003380:	f7fd feb4 	bl	c0010ec <HAL_GetTick>
 c003384:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c003386:	e009      	b.n	c00339c <RCCEx_PLLSAI2_Config+0x98>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c003388:	f7fd feb0 	bl	c0010ec <HAL_GetTick>
 c00338c:	4602      	mov	r2, r0
 c00338e:	68bb      	ldr	r3, [r7, #8]
 c003390:	1ad3      	subs	r3, r2, r3
 c003392:	2b02      	cmp	r3, #2
 c003394:	d902      	bls.n	c00339c <RCCEx_PLLSAI2_Config+0x98>
      {
        status = HAL_TIMEOUT;
 c003396:	2303      	movs	r3, #3
 c003398:	73fb      	strb	r3, [r7, #15]
        break;
 c00339a:	e005      	b.n	c0033a8 <RCCEx_PLLSAI2_Config+0xa4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00339c:	4b25      	ldr	r3, [pc, #148]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00339e:	681b      	ldr	r3, [r3, #0]
 c0033a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c0033a4:	2b00      	cmp	r3, #0
 c0033a6:	d1ef      	bne.n	c003388 <RCCEx_PLLSAI2_Config+0x84>
      }
    }

    if (status == HAL_OK)
 c0033a8:	7bfb      	ldrb	r3, [r7, #15]
 c0033aa:	2b00      	cmp	r3, #0
 c0033ac:	d13c      	bne.n	c003428 <RCCEx_PLLSAI2_Config+0x124>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c0033ae:	683b      	ldr	r3, [r7, #0]
 c0033b0:	2b00      	cmp	r3, #0
 c0033b2:	d115      	bne.n	c0033e0 <RCCEx_PLLSAI2_Config+0xdc>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 c0033b4:	4b1f      	ldr	r3, [pc, #124]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c0033b6:	695a      	ldr	r2, [r3, #20]
 c0033b8:	4b1f      	ldr	r3, [pc, #124]	; (c003438 <RCCEx_PLLSAI2_Config+0x134>)
 c0033ba:	4013      	ands	r3, r2
 c0033bc:	687a      	ldr	r2, [r7, #4]
 c0033be:	6892      	ldr	r2, [r2, #8]
 c0033c0:	0211      	lsls	r1, r2, #8
 c0033c2:	687a      	ldr	r2, [r7, #4]
 c0033c4:	68d2      	ldr	r2, [r2, #12]
 c0033c6:	06d2      	lsls	r2, r2, #27
 c0033c8:	4311      	orrs	r1, r2
 c0033ca:	687a      	ldr	r2, [r7, #4]
 c0033cc:	6852      	ldr	r2, [r2, #4]
 c0033ce:	3a01      	subs	r2, #1
 c0033d0:	0112      	lsls	r2, r2, #4
 c0033d2:	4311      	orrs	r1, r2
 c0033d4:	687a      	ldr	r2, [r7, #4]
 c0033d6:	6812      	ldr	r2, [r2, #0]
 c0033d8:	430a      	orrs	r2, r1
 c0033da:	4916      	ldr	r1, [pc, #88]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c0033dc:	4313      	orrs	r3, r2
 c0033de:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 c0033e0:	4b14      	ldr	r3, [pc, #80]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c0033e2:	681b      	ldr	r3, [r3, #0]
 c0033e4:	4a13      	ldr	r2, [pc, #76]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c0033e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0033ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0033ec:	f7fd fe7e 	bl	c0010ec <HAL_GetTick>
 c0033f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0033f2:	e009      	b.n	c003408 <RCCEx_PLLSAI2_Config+0x104>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c0033f4:	f7fd fe7a 	bl	c0010ec <HAL_GetTick>
 c0033f8:	4602      	mov	r2, r0
 c0033fa:	68bb      	ldr	r3, [r7, #8]
 c0033fc:	1ad3      	subs	r3, r2, r3
 c0033fe:	2b02      	cmp	r3, #2
 c003400:	d902      	bls.n	c003408 <RCCEx_PLLSAI2_Config+0x104>
        {
          status = HAL_TIMEOUT;
 c003402:	2303      	movs	r3, #3
 c003404:	73fb      	strb	r3, [r7, #15]
          break;
 c003406:	e005      	b.n	c003414 <RCCEx_PLLSAI2_Config+0x110>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c003408:	4b0a      	ldr	r3, [pc, #40]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00340a:	681b      	ldr	r3, [r3, #0]
 c00340c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c003410:	2b00      	cmp	r3, #0
 c003412:	d0ef      	beq.n	c0033f4 <RCCEx_PLLSAI2_Config+0xf0>
        }
      }

      if (status == HAL_OK)
 c003414:	7bfb      	ldrb	r3, [r7, #15]
 c003416:	2b00      	cmp	r3, #0
 c003418:	d106      	bne.n	c003428 <RCCEx_PLLSAI2_Config+0x124>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 c00341a:	4b06      	ldr	r3, [pc, #24]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c00341c:	695a      	ldr	r2, [r3, #20]
 c00341e:	687b      	ldr	r3, [r7, #4]
 c003420:	691b      	ldr	r3, [r3, #16]
 c003422:	4904      	ldr	r1, [pc, #16]	; (c003434 <RCCEx_PLLSAI2_Config+0x130>)
 c003424:	4313      	orrs	r3, r2
 c003426:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 c003428:	7bfb      	ldrb	r3, [r7, #15]
}
 c00342a:	4618      	mov	r0, r3
 c00342c:	3710      	adds	r7, #16
 c00342e:	46bd      	mov	sp, r7
 c003430:	bd80      	pop	{r7, pc}
 c003432:	bf00      	nop
 c003434:	50021000 	.word	0x50021000
 c003438:	07ff800c 	.word	0x07ff800c

0c00343c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 c00343c:	b580      	push	{r7, lr}
 c00343e:	b082      	sub	sp, #8
 c003440:	af00      	add	r7, sp, #0
 c003442:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 c003444:	687b      	ldr	r3, [r7, #4]
 c003446:	2b00      	cmp	r3, #0
 c003448:	d101      	bne.n	c00344e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 c00344a:	2301      	movs	r3, #1
 c00344c:	e042      	b.n	c0034d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 c00344e:	687b      	ldr	r3, [r7, #4]
 c003450:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c003454:	2b00      	cmp	r3, #0
 c003456:	d106      	bne.n	c003466 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 c003458:	687b      	ldr	r3, [r7, #4]
 c00345a:	2200      	movs	r2, #0
 c00345c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 c003460:	6878      	ldr	r0, [r7, #4]
 c003462:	f7fd fb85 	bl	c000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 c003466:	687b      	ldr	r3, [r7, #4]
 c003468:	2224      	movs	r2, #36	; 0x24
 c00346a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 c00346e:	687b      	ldr	r3, [r7, #4]
 c003470:	681b      	ldr	r3, [r3, #0]
 c003472:	681a      	ldr	r2, [r3, #0]
 c003474:	687b      	ldr	r3, [r7, #4]
 c003476:	681b      	ldr	r3, [r3, #0]
 c003478:	f022 0201 	bic.w	r2, r2, #1
 c00347c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00347e:	6878      	ldr	r0, [r7, #4]
 c003480:	f000 fa80 	bl	c003984 <UART_SetConfig>
 c003484:	4603      	mov	r3, r0
 c003486:	2b01      	cmp	r3, #1
 c003488:	d101      	bne.n	c00348e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 c00348a:	2301      	movs	r3, #1
 c00348c:	e022      	b.n	c0034d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c00348e:	687b      	ldr	r3, [r7, #4]
 c003490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003492:	2b00      	cmp	r3, #0
 c003494:	d002      	beq.n	c00349c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 c003496:	6878      	ldr	r0, [r7, #4]
 c003498:	f000 fd46 	bl	c003f28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00349c:	687b      	ldr	r3, [r7, #4]
 c00349e:	681b      	ldr	r3, [r3, #0]
 c0034a0:	685a      	ldr	r2, [r3, #4]
 c0034a2:	687b      	ldr	r3, [r7, #4]
 c0034a4:	681b      	ldr	r3, [r3, #0]
 c0034a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 c0034aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c0034ac:	687b      	ldr	r3, [r7, #4]
 c0034ae:	681b      	ldr	r3, [r3, #0]
 c0034b0:	689a      	ldr	r2, [r3, #8]
 c0034b2:	687b      	ldr	r3, [r7, #4]
 c0034b4:	681b      	ldr	r3, [r3, #0]
 c0034b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 c0034ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 c0034bc:	687b      	ldr	r3, [r7, #4]
 c0034be:	681b      	ldr	r3, [r3, #0]
 c0034c0:	681a      	ldr	r2, [r3, #0]
 c0034c2:	687b      	ldr	r3, [r7, #4]
 c0034c4:	681b      	ldr	r3, [r3, #0]
 c0034c6:	f042 0201 	orr.w	r2, r2, #1
 c0034ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 c0034cc:	6878      	ldr	r0, [r7, #4]
 c0034ce:	f000 fdcd 	bl	c00406c <UART_CheckIdleState>
 c0034d2:	4603      	mov	r3, r0
}
 c0034d4:	4618      	mov	r0, r3
 c0034d6:	3708      	adds	r7, #8
 c0034d8:	46bd      	mov	sp, r7
 c0034da:	bd80      	pop	{r7, pc}

0c0034dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 c0034dc:	b580      	push	{r7, lr}
 c0034de:	b088      	sub	sp, #32
 c0034e0:	af00      	add	r7, sp, #0
 c0034e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 c0034e4:	687b      	ldr	r3, [r7, #4]
 c0034e6:	681b      	ldr	r3, [r3, #0]
 c0034e8:	69db      	ldr	r3, [r3, #28]
 c0034ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 c0034ec:	687b      	ldr	r3, [r7, #4]
 c0034ee:	681b      	ldr	r3, [r3, #0]
 c0034f0:	681b      	ldr	r3, [r3, #0]
 c0034f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 c0034f4:	687b      	ldr	r3, [r7, #4]
 c0034f6:	681b      	ldr	r3, [r3, #0]
 c0034f8:	689b      	ldr	r3, [r3, #8]
 c0034fa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 c0034fc:	69fa      	ldr	r2, [r7, #28]
 c0034fe:	f640 030f 	movw	r3, #2063	; 0x80f
 c003502:	4013      	ands	r3, r2
 c003504:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 c003506:	693b      	ldr	r3, [r7, #16]
 c003508:	2b00      	cmp	r3, #0
 c00350a:	d118      	bne.n	c00353e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c00350c:	69fb      	ldr	r3, [r7, #28]
 c00350e:	f003 0320 	and.w	r3, r3, #32
 c003512:	2b00      	cmp	r3, #0
 c003514:	d013      	beq.n	c00353e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c003516:	69bb      	ldr	r3, [r7, #24]
 c003518:	f003 0320 	and.w	r3, r3, #32
 c00351c:	2b00      	cmp	r3, #0
 c00351e:	d104      	bne.n	c00352a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c003520:	697b      	ldr	r3, [r7, #20]
 c003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c003526:	2b00      	cmp	r3, #0
 c003528:	d009      	beq.n	c00353e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 c00352a:	687b      	ldr	r3, [r7, #4]
 c00352c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c00352e:	2b00      	cmp	r3, #0
 c003530:	f000 81fb 	beq.w	c00392a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 c003534:	687b      	ldr	r3, [r7, #4]
 c003536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c003538:	6878      	ldr	r0, [r7, #4]
 c00353a:	4798      	blx	r3
      }
      return;
 c00353c:	e1f5      	b.n	c00392a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 c00353e:	693b      	ldr	r3, [r7, #16]
 c003540:	2b00      	cmp	r3, #0
 c003542:	f000 80ef 	beq.w	c003724 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 c003546:	697a      	ldr	r2, [r7, #20]
 c003548:	4b73      	ldr	r3, [pc, #460]	; (c003718 <HAL_UART_IRQHandler+0x23c>)
 c00354a:	4013      	ands	r3, r2
 c00354c:	2b00      	cmp	r3, #0
 c00354e:	d105      	bne.n	c00355c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 c003550:	69ba      	ldr	r2, [r7, #24]
 c003552:	4b72      	ldr	r3, [pc, #456]	; (c00371c <HAL_UART_IRQHandler+0x240>)
 c003554:	4013      	ands	r3, r2
 c003556:	2b00      	cmp	r3, #0
 c003558:	f000 80e4 	beq.w	c003724 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c00355c:	69fb      	ldr	r3, [r7, #28]
 c00355e:	f003 0301 	and.w	r3, r3, #1
 c003562:	2b00      	cmp	r3, #0
 c003564:	d010      	beq.n	c003588 <HAL_UART_IRQHandler+0xac>
 c003566:	69bb      	ldr	r3, [r7, #24]
 c003568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00356c:	2b00      	cmp	r3, #0
 c00356e:	d00b      	beq.n	c003588 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c003570:	687b      	ldr	r3, [r7, #4]
 c003572:	681b      	ldr	r3, [r3, #0]
 c003574:	2201      	movs	r2, #1
 c003576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 c003578:	687b      	ldr	r3, [r7, #4]
 c00357a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00357e:	f043 0201 	orr.w	r2, r3, #1
 c003582:	687b      	ldr	r3, [r7, #4]
 c003584:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c003588:	69fb      	ldr	r3, [r7, #28]
 c00358a:	f003 0302 	and.w	r3, r3, #2
 c00358e:	2b00      	cmp	r3, #0
 c003590:	d010      	beq.n	c0035b4 <HAL_UART_IRQHandler+0xd8>
 c003592:	697b      	ldr	r3, [r7, #20]
 c003594:	f003 0301 	and.w	r3, r3, #1
 c003598:	2b00      	cmp	r3, #0
 c00359a:	d00b      	beq.n	c0035b4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c00359c:	687b      	ldr	r3, [r7, #4]
 c00359e:	681b      	ldr	r3, [r3, #0]
 c0035a0:	2202      	movs	r2, #2
 c0035a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 c0035a4:	687b      	ldr	r3, [r7, #4]
 c0035a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c0035aa:	f043 0204 	orr.w	r2, r3, #4
 c0035ae:	687b      	ldr	r3, [r7, #4]
 c0035b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c0035b4:	69fb      	ldr	r3, [r7, #28]
 c0035b6:	f003 0304 	and.w	r3, r3, #4
 c0035ba:	2b00      	cmp	r3, #0
 c0035bc:	d010      	beq.n	c0035e0 <HAL_UART_IRQHandler+0x104>
 c0035be:	697b      	ldr	r3, [r7, #20]
 c0035c0:	f003 0301 	and.w	r3, r3, #1
 c0035c4:	2b00      	cmp	r3, #0
 c0035c6:	d00b      	beq.n	c0035e0 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c0035c8:	687b      	ldr	r3, [r7, #4]
 c0035ca:	681b      	ldr	r3, [r3, #0]
 c0035cc:	2204      	movs	r2, #4
 c0035ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 c0035d0:	687b      	ldr	r3, [r7, #4]
 c0035d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c0035d6:	f043 0202 	orr.w	r2, r3, #2
 c0035da:	687b      	ldr	r3, [r7, #4]
 c0035dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 c0035e0:	69fb      	ldr	r3, [r7, #28]
 c0035e2:	f003 0308 	and.w	r3, r3, #8
 c0035e6:	2b00      	cmp	r3, #0
 c0035e8:	d015      	beq.n	c003616 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 c0035ea:	69bb      	ldr	r3, [r7, #24]
 c0035ec:	f003 0320 	and.w	r3, r3, #32
 c0035f0:	2b00      	cmp	r3, #0
 c0035f2:	d104      	bne.n	c0035fe <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 c0035f4:	697a      	ldr	r2, [r7, #20]
 c0035f6:	4b48      	ldr	r3, [pc, #288]	; (c003718 <HAL_UART_IRQHandler+0x23c>)
 c0035f8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 c0035fa:	2b00      	cmp	r3, #0
 c0035fc:	d00b      	beq.n	c003616 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c0035fe:	687b      	ldr	r3, [r7, #4]
 c003600:	681b      	ldr	r3, [r3, #0]
 c003602:	2208      	movs	r2, #8
 c003604:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 c003606:	687b      	ldr	r3, [r7, #4]
 c003608:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00360c:	f043 0208 	orr.w	r2, r3, #8
 c003610:	687b      	ldr	r3, [r7, #4]
 c003612:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 c003616:	69fb      	ldr	r3, [r7, #28]
 c003618:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c00361c:	2b00      	cmp	r3, #0
 c00361e:	d011      	beq.n	c003644 <HAL_UART_IRQHandler+0x168>
 c003620:	69bb      	ldr	r3, [r7, #24]
 c003622:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 c003626:	2b00      	cmp	r3, #0
 c003628:	d00c      	beq.n	c003644 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c00362a:	687b      	ldr	r3, [r7, #4]
 c00362c:	681b      	ldr	r3, [r3, #0]
 c00362e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c003632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 c003634:	687b      	ldr	r3, [r7, #4]
 c003636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00363a:	f043 0220 	orr.w	r2, r3, #32
 c00363e:	687b      	ldr	r3, [r7, #4]
 c003640:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c003644:	687b      	ldr	r3, [r7, #4]
 c003646:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c00364a:	2b00      	cmp	r3, #0
 c00364c:	f000 816f 	beq.w	c00392e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c003650:	69fb      	ldr	r3, [r7, #28]
 c003652:	f003 0320 	and.w	r3, r3, #32
 c003656:	2b00      	cmp	r3, #0
 c003658:	d011      	beq.n	c00367e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c00365a:	69bb      	ldr	r3, [r7, #24]
 c00365c:	f003 0320 	and.w	r3, r3, #32
 c003660:	2b00      	cmp	r3, #0
 c003662:	d104      	bne.n	c00366e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c003664:	697b      	ldr	r3, [r7, #20]
 c003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00366a:	2b00      	cmp	r3, #0
 c00366c:	d007      	beq.n	c00367e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 c00366e:	687b      	ldr	r3, [r7, #4]
 c003670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c003672:	2b00      	cmp	r3, #0
 c003674:	d003      	beq.n	c00367e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 c003676:	687b      	ldr	r3, [r7, #4]
 c003678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c00367a:	6878      	ldr	r0, [r7, #4]
 c00367c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 c00367e:	687b      	ldr	r3, [r7, #4]
 c003680:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c003684:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c003686:	687b      	ldr	r3, [r7, #4]
 c003688:	681b      	ldr	r3, [r3, #0]
 c00368a:	689b      	ldr	r3, [r3, #8]
 c00368c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c003690:	2b40      	cmp	r3, #64	; 0x40
 c003692:	d004      	beq.n	c00369e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 c003694:	68fb      	ldr	r3, [r7, #12]
 c003696:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c00369a:	2b00      	cmp	r3, #0
 c00369c:	d031      	beq.n	c003702 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 c00369e:	6878      	ldr	r0, [r7, #4]
 c0036a0:	f000 fdaf 	bl	c004202 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0036a4:	687b      	ldr	r3, [r7, #4]
 c0036a6:	681b      	ldr	r3, [r3, #0]
 c0036a8:	689b      	ldr	r3, [r3, #8]
 c0036aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0036ae:	2b40      	cmp	r3, #64	; 0x40
 c0036b0:	d123      	bne.n	c0036fa <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0036b2:	687b      	ldr	r3, [r7, #4]
 c0036b4:	681b      	ldr	r3, [r3, #0]
 c0036b6:	689a      	ldr	r2, [r3, #8]
 c0036b8:	687b      	ldr	r3, [r7, #4]
 c0036ba:	681b      	ldr	r3, [r3, #0]
 c0036bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c0036c0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 c0036c2:	687b      	ldr	r3, [r7, #4]
 c0036c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0036c6:	2b00      	cmp	r3, #0
 c0036c8:	d013      	beq.n	c0036f2 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 c0036ca:	687b      	ldr	r3, [r7, #4]
 c0036cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0036ce:	4a14      	ldr	r2, [pc, #80]	; (c003720 <HAL_UART_IRQHandler+0x244>)
 c0036d0:	641a      	str	r2, [r3, #64]	; 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c0036d2:	687b      	ldr	r3, [r7, #4]
 c0036d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0036d6:	4618      	mov	r0, r3
 c0036d8:	f7fd fe7f 	bl	c0013da <HAL_DMA_Abort_IT>
 c0036dc:	4603      	mov	r3, r0
 c0036de:	2b00      	cmp	r3, #0
 c0036e0:	d017      	beq.n	c003712 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c0036e2:	687b      	ldr	r3, [r7, #4]
 c0036e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c0036e8:	687a      	ldr	r2, [r7, #4]
 c0036ea:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 c0036ec:	4610      	mov	r0, r2
 c0036ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0036f0:	e00f      	b.n	c003712 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 c0036f2:	6878      	ldr	r0, [r7, #4]
 c0036f4:	f000 f930 	bl	c003958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0036f8:	e00b      	b.n	c003712 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 c0036fa:	6878      	ldr	r0, [r7, #4]
 c0036fc:	f000 f92c 	bl	c003958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c003700:	e007      	b.n	c003712 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 c003702:	6878      	ldr	r0, [r7, #4]
 c003704:	f000 f928 	bl	c003958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 c003708:	687b      	ldr	r3, [r7, #4]
 c00370a:	2200      	movs	r2, #0
 c00370c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 c003710:	e10d      	b.n	c00392e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c003712:	bf00      	nop
    return;
 c003714:	e10b      	b.n	c00392e <HAL_UART_IRQHandler+0x452>
 c003716:	bf00      	nop
 c003718:	10000001 	.word	0x10000001
 c00371c:	04000120 	.word	0x04000120
 c003720:	0c004267 	.word	0x0c004267

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c003724:	687b      	ldr	r3, [r7, #4]
 c003726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c003728:	2b01      	cmp	r3, #1
 c00372a:	f040 80ab 	bne.w	c003884 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 c00372e:	69fb      	ldr	r3, [r7, #28]
 c003730:	f003 0310 	and.w	r3, r3, #16
 c003734:	2b00      	cmp	r3, #0
 c003736:	f000 80a5 	beq.w	c003884 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 c00373a:	69bb      	ldr	r3, [r7, #24]
 c00373c:	f003 0310 	and.w	r3, r3, #16
 c003740:	2b00      	cmp	r3, #0
 c003742:	f000 809f 	beq.w	c003884 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c003746:	687b      	ldr	r3, [r7, #4]
 c003748:	681b      	ldr	r3, [r3, #0]
 c00374a:	2210      	movs	r2, #16
 c00374c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c00374e:	687b      	ldr	r3, [r7, #4]
 c003750:	681b      	ldr	r3, [r3, #0]
 c003752:	689b      	ldr	r3, [r3, #8]
 c003754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c003758:	2b40      	cmp	r3, #64	; 0x40
 c00375a:	d155      	bne.n	c003808 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 c00375c:	687b      	ldr	r3, [r7, #4]
 c00375e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c003760:	681b      	ldr	r3, [r3, #0]
 c003762:	685b      	ldr	r3, [r3, #4]
 c003764:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 c003766:	893b      	ldrh	r3, [r7, #8]
 c003768:	2b00      	cmp	r3, #0
 c00376a:	f000 80e2 	beq.w	c003932 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 c00376e:	687b      	ldr	r3, [r7, #4]
 c003770:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 c003774:	893a      	ldrh	r2, [r7, #8]
 c003776:	429a      	cmp	r2, r3
 c003778:	f080 80db 	bcs.w	c003932 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 c00377c:	687b      	ldr	r3, [r7, #4]
 c00377e:	893a      	ldrh	r2, [r7, #8]
 c003780:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 c003784:	687b      	ldr	r3, [r7, #4]
 c003786:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c003788:	681b      	ldr	r3, [r3, #0]
 c00378a:	681b      	ldr	r3, [r3, #0]
 c00378c:	f003 0320 	and.w	r3, r3, #32
 c003790:	2b00      	cmp	r3, #0
 c003792:	d12b      	bne.n	c0037ec <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c003794:	687b      	ldr	r3, [r7, #4]
 c003796:	681b      	ldr	r3, [r3, #0]
 c003798:	681a      	ldr	r2, [r3, #0]
 c00379a:	687b      	ldr	r3, [r7, #4]
 c00379c:	681b      	ldr	r3, [r3, #0]
 c00379e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 c0037a2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0037a4:	687b      	ldr	r3, [r7, #4]
 c0037a6:	681b      	ldr	r3, [r3, #0]
 c0037a8:	689a      	ldr	r2, [r3, #8]
 c0037aa:	687b      	ldr	r3, [r7, #4]
 c0037ac:	681b      	ldr	r3, [r3, #0]
 c0037ae:	f022 0201 	bic.w	r2, r2, #1
 c0037b2:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0037b4:	687b      	ldr	r3, [r7, #4]
 c0037b6:	681b      	ldr	r3, [r3, #0]
 c0037b8:	689a      	ldr	r2, [r3, #8]
 c0037ba:	687b      	ldr	r3, [r7, #4]
 c0037bc:	681b      	ldr	r3, [r3, #0]
 c0037be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c0037c2:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 c0037c4:	687b      	ldr	r3, [r7, #4]
 c0037c6:	2220      	movs	r2, #32
 c0037c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0037cc:	687b      	ldr	r3, [r7, #4]
 c0037ce:	2200      	movs	r2, #0
 c0037d0:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c0037d2:	687b      	ldr	r3, [r7, #4]
 c0037d4:	681b      	ldr	r3, [r3, #0]
 c0037d6:	681a      	ldr	r2, [r3, #0]
 c0037d8:	687b      	ldr	r3, [r7, #4]
 c0037da:	681b      	ldr	r3, [r3, #0]
 c0037dc:	f022 0210 	bic.w	r2, r2, #16
 c0037e0:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 c0037e2:	687b      	ldr	r3, [r7, #4]
 c0037e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c0037e6:	4618      	mov	r0, r3
 c0037e8:	f7fd fd9b 	bl	c001322 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 c0037ec:	687b      	ldr	r3, [r7, #4]
 c0037ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 c0037f2:	687b      	ldr	r3, [r7, #4]
 c0037f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c0037f8:	b29b      	uxth	r3, r3
 c0037fa:	1ad3      	subs	r3, r2, r3
 c0037fc:	b29b      	uxth	r3, r3
 c0037fe:	4619      	mov	r1, r3
 c003800:	6878      	ldr	r0, [r7, #4]
 c003802:	f000 f8b3 	bl	c00396c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 c003806:	e094      	b.n	c003932 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c003808:	687b      	ldr	r3, [r7, #4]
 c00380a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 c00380e:	687b      	ldr	r3, [r7, #4]
 c003810:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c003814:	b29b      	uxth	r3, r3
 c003816:	1ad3      	subs	r3, r2, r3
 c003818:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 c00381a:	687b      	ldr	r3, [r7, #4]
 c00381c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c003820:	b29b      	uxth	r3, r3
 c003822:	2b00      	cmp	r3, #0
 c003824:	f000 8087 	beq.w	c003936 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 c003828:	897b      	ldrh	r3, [r7, #10]
 c00382a:	2b00      	cmp	r3, #0
 c00382c:	f000 8083 	beq.w	c003936 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c003830:	687b      	ldr	r3, [r7, #4]
 c003832:	681b      	ldr	r3, [r3, #0]
 c003834:	681a      	ldr	r2, [r3, #0]
 c003836:	687b      	ldr	r3, [r7, #4]
 c003838:	681b      	ldr	r3, [r3, #0]
 c00383a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 c00383e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c003840:	687b      	ldr	r3, [r7, #4]
 c003842:	681b      	ldr	r3, [r3, #0]
 c003844:	689b      	ldr	r3, [r3, #8]
 c003846:	687a      	ldr	r2, [r7, #4]
 c003848:	6812      	ldr	r2, [r2, #0]
 c00384a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c00384e:	f023 0301 	bic.w	r3, r3, #1
 c003852:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 c003854:	687b      	ldr	r3, [r7, #4]
 c003856:	2220      	movs	r2, #32
 c003858:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00385c:	687b      	ldr	r3, [r7, #4]
 c00385e:	2200      	movs	r2, #0
 c003860:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 c003862:	687b      	ldr	r3, [r7, #4]
 c003864:	2200      	movs	r2, #0
 c003866:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c003868:	687b      	ldr	r3, [r7, #4]
 c00386a:	681b      	ldr	r3, [r3, #0]
 c00386c:	681a      	ldr	r2, [r3, #0]
 c00386e:	687b      	ldr	r3, [r7, #4]
 c003870:	681b      	ldr	r3, [r3, #0]
 c003872:	f022 0210 	bic.w	r2, r2, #16
 c003876:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 c003878:	897b      	ldrh	r3, [r7, #10]
 c00387a:	4619      	mov	r1, r3
 c00387c:	6878      	ldr	r0, [r7, #4]
 c00387e:	f000 f875 	bl	c00396c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 c003882:	e058      	b.n	c003936 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 c003884:	69fb      	ldr	r3, [r7, #28]
 c003886:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c00388a:	2b00      	cmp	r3, #0
 c00388c:	d00d      	beq.n	c0038aa <HAL_UART_IRQHandler+0x3ce>
 c00388e:	697b      	ldr	r3, [r7, #20]
 c003890:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c003894:	2b00      	cmp	r3, #0
 c003896:	d008      	beq.n	c0038aa <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 c003898:	687b      	ldr	r3, [r7, #4]
 c00389a:	681b      	ldr	r3, [r3, #0]
 c00389c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 c0038a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 c0038a2:	6878      	ldr	r0, [r7, #4]
 c0038a4:	f000 fd0f 	bl	c0042c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 c0038a8:	e048      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 c0038aa:	69fb      	ldr	r3, [r7, #28]
 c0038ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0038b0:	2b00      	cmp	r3, #0
 c0038b2:	d012      	beq.n	c0038da <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 c0038b4:	69bb      	ldr	r3, [r7, #24]
 c0038b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0038ba:	2b00      	cmp	r3, #0
 c0038bc:	d104      	bne.n	c0038c8 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 c0038be:	697b      	ldr	r3, [r7, #20]
 c0038c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 c0038c4:	2b00      	cmp	r3, #0
 c0038c6:	d008      	beq.n	c0038da <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 c0038c8:	687b      	ldr	r3, [r7, #4]
 c0038ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0038cc:	2b00      	cmp	r3, #0
 c0038ce:	d034      	beq.n	c00393a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 c0038d0:	687b      	ldr	r3, [r7, #4]
 c0038d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c0038d4:	6878      	ldr	r0, [r7, #4]
 c0038d6:	4798      	blx	r3
    }
    return;
 c0038d8:	e02f      	b.n	c00393a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 c0038da:	69fb      	ldr	r3, [r7, #28]
 c0038dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0038e0:	2b00      	cmp	r3, #0
 c0038e2:	d008      	beq.n	c0038f6 <HAL_UART_IRQHandler+0x41a>
 c0038e4:	69bb      	ldr	r3, [r7, #24]
 c0038e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c0038ea:	2b00      	cmp	r3, #0
 c0038ec:	d003      	beq.n	c0038f6 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 c0038ee:	6878      	ldr	r0, [r7, #4]
 c0038f0:	f000 fccf 	bl	c004292 <UART_EndTransmit_IT>
    return;
 c0038f4:	e022      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 c0038f6:	69fb      	ldr	r3, [r7, #28]
 c0038f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 c0038fc:	2b00      	cmp	r3, #0
 c0038fe:	d008      	beq.n	c003912 <HAL_UART_IRQHandler+0x436>
 c003900:	69bb      	ldr	r3, [r7, #24]
 c003902:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 c003906:	2b00      	cmp	r3, #0
 c003908:	d003      	beq.n	c003912 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 c00390a:	6878      	ldr	r0, [r7, #4]
 c00390c:	f000 fcef 	bl	c0042ee <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 c003910:	e014      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 c003912:	69fb      	ldr	r3, [r7, #28]
 c003914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c003918:	2b00      	cmp	r3, #0
 c00391a:	d00f      	beq.n	c00393c <HAL_UART_IRQHandler+0x460>
 c00391c:	69bb      	ldr	r3, [r7, #24]
 c00391e:	2b00      	cmp	r3, #0
 c003920:	da0c      	bge.n	c00393c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 c003922:	6878      	ldr	r0, [r7, #4]
 c003924:	f000 fcd9 	bl	c0042da <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 c003928:	e008      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
      return;
 c00392a:	bf00      	nop
 c00392c:	e006      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
    return;
 c00392e:	bf00      	nop
 c003930:	e004      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
      return;
 c003932:	bf00      	nop
 c003934:	e002      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
      return;
 c003936:	bf00      	nop
 c003938:	e000      	b.n	c00393c <HAL_UART_IRQHandler+0x460>
    return;
 c00393a:	bf00      	nop
  }
}
 c00393c:	3720      	adds	r7, #32
 c00393e:	46bd      	mov	sp, r7
 c003940:	bd80      	pop	{r7, pc}
 c003942:	bf00      	nop

0c003944 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 c003944:	b480      	push	{r7}
 c003946:	b083      	sub	sp, #12
 c003948:	af00      	add	r7, sp, #0
 c00394a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 c00394c:	bf00      	nop
 c00394e:	370c      	adds	r7, #12
 c003950:	46bd      	mov	sp, r7
 c003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003956:	4770      	bx	lr

0c003958 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 c003958:	b480      	push	{r7}
 c00395a:	b083      	sub	sp, #12
 c00395c:	af00      	add	r7, sp, #0
 c00395e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 c003960:	bf00      	nop
 c003962:	370c      	adds	r7, #12
 c003964:	46bd      	mov	sp, r7
 c003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00396a:	4770      	bx	lr

0c00396c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 c00396c:	b480      	push	{r7}
 c00396e:	b083      	sub	sp, #12
 c003970:	af00      	add	r7, sp, #0
 c003972:	6078      	str	r0, [r7, #4]
 c003974:	460b      	mov	r3, r1
 c003976:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 c003978:	bf00      	nop
 c00397a:	370c      	adds	r7, #12
 c00397c:	46bd      	mov	sp, r7
 c00397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003982:	4770      	bx	lr

0c003984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 c003984:	b5b0      	push	{r4, r5, r7, lr}
 c003986:	b088      	sub	sp, #32
 c003988:	af00      	add	r7, sp, #0
 c00398a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 c00398c:	2300      	movs	r3, #0
 c00398e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c003990:	687b      	ldr	r3, [r7, #4]
 c003992:	689a      	ldr	r2, [r3, #8]
 c003994:	687b      	ldr	r3, [r7, #4]
 c003996:	691b      	ldr	r3, [r3, #16]
 c003998:	431a      	orrs	r2, r3
 c00399a:	687b      	ldr	r3, [r7, #4]
 c00399c:	695b      	ldr	r3, [r3, #20]
 c00399e:	431a      	orrs	r2, r3
 c0039a0:	687b      	ldr	r3, [r7, #4]
 c0039a2:	69db      	ldr	r3, [r3, #28]
 c0039a4:	4313      	orrs	r3, r2
 c0039a6:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 c0039a8:	687b      	ldr	r3, [r7, #4]
 c0039aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c0039ac:	69fa      	ldr	r2, [r7, #28]
 c0039ae:	4313      	orrs	r3, r2
 c0039b0:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c0039b2:	687b      	ldr	r3, [r7, #4]
 c0039b4:	681b      	ldr	r3, [r3, #0]
 c0039b6:	681a      	ldr	r2, [r3, #0]
 c0039b8:	4bb3      	ldr	r3, [pc, #716]	; (c003c88 <UART_SetConfig+0x304>)
 c0039ba:	4013      	ands	r3, r2
 c0039bc:	687a      	ldr	r2, [r7, #4]
 c0039be:	6812      	ldr	r2, [r2, #0]
 c0039c0:	69f9      	ldr	r1, [r7, #28]
 c0039c2:	430b      	orrs	r3, r1
 c0039c4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c0039c6:	687b      	ldr	r3, [r7, #4]
 c0039c8:	681b      	ldr	r3, [r3, #0]
 c0039ca:	685b      	ldr	r3, [r3, #4]
 c0039cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 c0039d0:	687b      	ldr	r3, [r7, #4]
 c0039d2:	68da      	ldr	r2, [r3, #12]
 c0039d4:	687b      	ldr	r3, [r7, #4]
 c0039d6:	681b      	ldr	r3, [r3, #0]
 c0039d8:	430a      	orrs	r2, r1
 c0039da:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c0039dc:	687b      	ldr	r3, [r7, #4]
 c0039de:	699b      	ldr	r3, [r3, #24]
 c0039e0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c0039e2:	687b      	ldr	r3, [r7, #4]
 c0039e4:	681b      	ldr	r3, [r3, #0]
 c0039e6:	4aa9      	ldr	r2, [pc, #676]	; (c003c8c <UART_SetConfig+0x308>)
 c0039e8:	4293      	cmp	r3, r2
 c0039ea:	d004      	beq.n	c0039f6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 c0039ec:	687b      	ldr	r3, [r7, #4]
 c0039ee:	6a1b      	ldr	r3, [r3, #32]
 c0039f0:	69fa      	ldr	r2, [r7, #28]
 c0039f2:	4313      	orrs	r3, r2
 c0039f4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c0039f6:	687b      	ldr	r3, [r7, #4]
 c0039f8:	681b      	ldr	r3, [r3, #0]
 c0039fa:	689b      	ldr	r3, [r3, #8]
 c0039fc:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 c003a00:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 c003a04:	687a      	ldr	r2, [r7, #4]
 c003a06:	6812      	ldr	r2, [r2, #0]
 c003a08:	69f9      	ldr	r1, [r7, #28]
 c003a0a:	430b      	orrs	r3, r1
 c003a0c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c003a0e:	687b      	ldr	r3, [r7, #4]
 c003a10:	681b      	ldr	r3, [r3, #0]
 c003a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c003a14:	f023 010f 	bic.w	r1, r3, #15
 c003a18:	687b      	ldr	r3, [r7, #4]
 c003a1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c003a1c:	687b      	ldr	r3, [r7, #4]
 c003a1e:	681b      	ldr	r3, [r3, #0]
 c003a20:	430a      	orrs	r2, r1
 c003a22:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 c003a24:	687b      	ldr	r3, [r7, #4]
 c003a26:	681b      	ldr	r3, [r3, #0]
 c003a28:	4a99      	ldr	r2, [pc, #612]	; (c003c90 <UART_SetConfig+0x30c>)
 c003a2a:	4293      	cmp	r3, r2
 c003a2c:	d121      	bne.n	c003a72 <UART_SetConfig+0xee>
 c003a2e:	4b99      	ldr	r3, [pc, #612]	; (c003c94 <UART_SetConfig+0x310>)
 c003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003a34:	f003 0303 	and.w	r3, r3, #3
 c003a38:	2b03      	cmp	r3, #3
 c003a3a:	d817      	bhi.n	c003a6c <UART_SetConfig+0xe8>
 c003a3c:	a201      	add	r2, pc, #4	; (adr r2, c003a44 <UART_SetConfig+0xc0>)
 c003a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003a42:	bf00      	nop
 c003a44:	0c003a55 	.word	0x0c003a55
 c003a48:	0c003a61 	.word	0x0c003a61
 c003a4c:	0c003a5b 	.word	0x0c003a5b
 c003a50:	0c003a67 	.word	0x0c003a67
 c003a54:	2301      	movs	r3, #1
 c003a56:	76fb      	strb	r3, [r7, #27]
 c003a58:	e0e7      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003a5a:	2302      	movs	r3, #2
 c003a5c:	76fb      	strb	r3, [r7, #27]
 c003a5e:	e0e4      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003a60:	2304      	movs	r3, #4
 c003a62:	76fb      	strb	r3, [r7, #27]
 c003a64:	e0e1      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003a66:	2308      	movs	r3, #8
 c003a68:	76fb      	strb	r3, [r7, #27]
 c003a6a:	e0de      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003a6c:	2310      	movs	r3, #16
 c003a6e:	76fb      	strb	r3, [r7, #27]
 c003a70:	e0db      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003a72:	687b      	ldr	r3, [r7, #4]
 c003a74:	681b      	ldr	r3, [r3, #0]
 c003a76:	4a88      	ldr	r2, [pc, #544]	; (c003c98 <UART_SetConfig+0x314>)
 c003a78:	4293      	cmp	r3, r2
 c003a7a:	d132      	bne.n	c003ae2 <UART_SetConfig+0x15e>
 c003a7c:	4b85      	ldr	r3, [pc, #532]	; (c003c94 <UART_SetConfig+0x310>)
 c003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003a82:	f003 030c 	and.w	r3, r3, #12
 c003a86:	2b0c      	cmp	r3, #12
 c003a88:	d828      	bhi.n	c003adc <UART_SetConfig+0x158>
 c003a8a:	a201      	add	r2, pc, #4	; (adr r2, c003a90 <UART_SetConfig+0x10c>)
 c003a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003a90:	0c003ac5 	.word	0x0c003ac5
 c003a94:	0c003add 	.word	0x0c003add
 c003a98:	0c003add 	.word	0x0c003add
 c003a9c:	0c003add 	.word	0x0c003add
 c003aa0:	0c003ad1 	.word	0x0c003ad1
 c003aa4:	0c003add 	.word	0x0c003add
 c003aa8:	0c003add 	.word	0x0c003add
 c003aac:	0c003add 	.word	0x0c003add
 c003ab0:	0c003acb 	.word	0x0c003acb
 c003ab4:	0c003add 	.word	0x0c003add
 c003ab8:	0c003add 	.word	0x0c003add
 c003abc:	0c003add 	.word	0x0c003add
 c003ac0:	0c003ad7 	.word	0x0c003ad7
 c003ac4:	2300      	movs	r3, #0
 c003ac6:	76fb      	strb	r3, [r7, #27]
 c003ac8:	e0af      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003aca:	2302      	movs	r3, #2
 c003acc:	76fb      	strb	r3, [r7, #27]
 c003ace:	e0ac      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003ad0:	2304      	movs	r3, #4
 c003ad2:	76fb      	strb	r3, [r7, #27]
 c003ad4:	e0a9      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003ad6:	2308      	movs	r3, #8
 c003ad8:	76fb      	strb	r3, [r7, #27]
 c003ada:	e0a6      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003adc:	2310      	movs	r3, #16
 c003ade:	76fb      	strb	r3, [r7, #27]
 c003ae0:	e0a3      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003ae2:	687b      	ldr	r3, [r7, #4]
 c003ae4:	681b      	ldr	r3, [r3, #0]
 c003ae6:	4a6d      	ldr	r2, [pc, #436]	; (c003c9c <UART_SetConfig+0x318>)
 c003ae8:	4293      	cmp	r3, r2
 c003aea:	d120      	bne.n	c003b2e <UART_SetConfig+0x1aa>
 c003aec:	4b69      	ldr	r3, [pc, #420]	; (c003c94 <UART_SetConfig+0x310>)
 c003aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003af2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 c003af6:	2b30      	cmp	r3, #48	; 0x30
 c003af8:	d013      	beq.n	c003b22 <UART_SetConfig+0x19e>
 c003afa:	2b30      	cmp	r3, #48	; 0x30
 c003afc:	d814      	bhi.n	c003b28 <UART_SetConfig+0x1a4>
 c003afe:	2b20      	cmp	r3, #32
 c003b00:	d009      	beq.n	c003b16 <UART_SetConfig+0x192>
 c003b02:	2b20      	cmp	r3, #32
 c003b04:	d810      	bhi.n	c003b28 <UART_SetConfig+0x1a4>
 c003b06:	2b00      	cmp	r3, #0
 c003b08:	d002      	beq.n	c003b10 <UART_SetConfig+0x18c>
 c003b0a:	2b10      	cmp	r3, #16
 c003b0c:	d006      	beq.n	c003b1c <UART_SetConfig+0x198>
 c003b0e:	e00b      	b.n	c003b28 <UART_SetConfig+0x1a4>
 c003b10:	2300      	movs	r3, #0
 c003b12:	76fb      	strb	r3, [r7, #27]
 c003b14:	e089      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b16:	2302      	movs	r3, #2
 c003b18:	76fb      	strb	r3, [r7, #27]
 c003b1a:	e086      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b1c:	2304      	movs	r3, #4
 c003b1e:	76fb      	strb	r3, [r7, #27]
 c003b20:	e083      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b22:	2308      	movs	r3, #8
 c003b24:	76fb      	strb	r3, [r7, #27]
 c003b26:	e080      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b28:	2310      	movs	r3, #16
 c003b2a:	76fb      	strb	r3, [r7, #27]
 c003b2c:	e07d      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b2e:	687b      	ldr	r3, [r7, #4]
 c003b30:	681b      	ldr	r3, [r3, #0]
 c003b32:	4a5b      	ldr	r2, [pc, #364]	; (c003ca0 <UART_SetConfig+0x31c>)
 c003b34:	4293      	cmp	r3, r2
 c003b36:	d120      	bne.n	c003b7a <UART_SetConfig+0x1f6>
 c003b38:	4b56      	ldr	r3, [pc, #344]	; (c003c94 <UART_SetConfig+0x310>)
 c003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003b3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 c003b42:	2bc0      	cmp	r3, #192	; 0xc0
 c003b44:	d013      	beq.n	c003b6e <UART_SetConfig+0x1ea>
 c003b46:	2bc0      	cmp	r3, #192	; 0xc0
 c003b48:	d814      	bhi.n	c003b74 <UART_SetConfig+0x1f0>
 c003b4a:	2b80      	cmp	r3, #128	; 0x80
 c003b4c:	d009      	beq.n	c003b62 <UART_SetConfig+0x1de>
 c003b4e:	2b80      	cmp	r3, #128	; 0x80
 c003b50:	d810      	bhi.n	c003b74 <UART_SetConfig+0x1f0>
 c003b52:	2b00      	cmp	r3, #0
 c003b54:	d002      	beq.n	c003b5c <UART_SetConfig+0x1d8>
 c003b56:	2b40      	cmp	r3, #64	; 0x40
 c003b58:	d006      	beq.n	c003b68 <UART_SetConfig+0x1e4>
 c003b5a:	e00b      	b.n	c003b74 <UART_SetConfig+0x1f0>
 c003b5c:	2300      	movs	r3, #0
 c003b5e:	76fb      	strb	r3, [r7, #27]
 c003b60:	e063      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b62:	2302      	movs	r3, #2
 c003b64:	76fb      	strb	r3, [r7, #27]
 c003b66:	e060      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b68:	2304      	movs	r3, #4
 c003b6a:	76fb      	strb	r3, [r7, #27]
 c003b6c:	e05d      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b6e:	2308      	movs	r3, #8
 c003b70:	76fb      	strb	r3, [r7, #27]
 c003b72:	e05a      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b74:	2310      	movs	r3, #16
 c003b76:	76fb      	strb	r3, [r7, #27]
 c003b78:	e057      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003b7a:	687b      	ldr	r3, [r7, #4]
 c003b7c:	681b      	ldr	r3, [r3, #0]
 c003b7e:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
 c003b82:	d125      	bne.n	c003bd0 <UART_SetConfig+0x24c>
 c003b84:	4b43      	ldr	r3, [pc, #268]	; (c003c94 <UART_SetConfig+0x310>)
 c003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c003b8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c003b92:	d017      	beq.n	c003bc4 <UART_SetConfig+0x240>
 c003b94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c003b98:	d817      	bhi.n	c003bca <UART_SetConfig+0x246>
 c003b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c003b9e:	d00b      	beq.n	c003bb8 <UART_SetConfig+0x234>
 c003ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c003ba4:	d811      	bhi.n	c003bca <UART_SetConfig+0x246>
 c003ba6:	2b00      	cmp	r3, #0
 c003ba8:	d003      	beq.n	c003bb2 <UART_SetConfig+0x22e>
 c003baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c003bae:	d006      	beq.n	c003bbe <UART_SetConfig+0x23a>
 c003bb0:	e00b      	b.n	c003bca <UART_SetConfig+0x246>
 c003bb2:	2300      	movs	r3, #0
 c003bb4:	76fb      	strb	r3, [r7, #27]
 c003bb6:	e038      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003bb8:	2302      	movs	r3, #2
 c003bba:	76fb      	strb	r3, [r7, #27]
 c003bbc:	e035      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003bbe:	2304      	movs	r3, #4
 c003bc0:	76fb      	strb	r3, [r7, #27]
 c003bc2:	e032      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003bc4:	2308      	movs	r3, #8
 c003bc6:	76fb      	strb	r3, [r7, #27]
 c003bc8:	e02f      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003bca:	2310      	movs	r3, #16
 c003bcc:	76fb      	strb	r3, [r7, #27]
 c003bce:	e02c      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003bd0:	687b      	ldr	r3, [r7, #4]
 c003bd2:	681b      	ldr	r3, [r3, #0]
 c003bd4:	4a2d      	ldr	r2, [pc, #180]	; (c003c8c <UART_SetConfig+0x308>)
 c003bd6:	4293      	cmp	r3, r2
 c003bd8:	d125      	bne.n	c003c26 <UART_SetConfig+0x2a2>
 c003bda:	4b2e      	ldr	r3, [pc, #184]	; (c003c94 <UART_SetConfig+0x310>)
 c003bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c003be0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 c003be4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c003be8:	d017      	beq.n	c003c1a <UART_SetConfig+0x296>
 c003bea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c003bee:	d817      	bhi.n	c003c20 <UART_SetConfig+0x29c>
 c003bf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c003bf4:	d00b      	beq.n	c003c0e <UART_SetConfig+0x28a>
 c003bf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c003bfa:	d811      	bhi.n	c003c20 <UART_SetConfig+0x29c>
 c003bfc:	2b00      	cmp	r3, #0
 c003bfe:	d003      	beq.n	c003c08 <UART_SetConfig+0x284>
 c003c00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c003c04:	d006      	beq.n	c003c14 <UART_SetConfig+0x290>
 c003c06:	e00b      	b.n	c003c20 <UART_SetConfig+0x29c>
 c003c08:	2300      	movs	r3, #0
 c003c0a:	76fb      	strb	r3, [r7, #27]
 c003c0c:	e00d      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003c0e:	2302      	movs	r3, #2
 c003c10:	76fb      	strb	r3, [r7, #27]
 c003c12:	e00a      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003c14:	2304      	movs	r3, #4
 c003c16:	76fb      	strb	r3, [r7, #27]
 c003c18:	e007      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003c1a:	2308      	movs	r3, #8
 c003c1c:	76fb      	strb	r3, [r7, #27]
 c003c1e:	e004      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003c20:	2310      	movs	r3, #16
 c003c22:	76fb      	strb	r3, [r7, #27]
 c003c24:	e001      	b.n	c003c2a <UART_SetConfig+0x2a6>
 c003c26:	2310      	movs	r3, #16
 c003c28:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 c003c2a:	687b      	ldr	r3, [r7, #4]
 c003c2c:	681b      	ldr	r3, [r3, #0]
 c003c2e:	4a17      	ldr	r2, [pc, #92]	; (c003c8c <UART_SetConfig+0x308>)
 c003c30:	4293      	cmp	r3, r2
 c003c32:	f040 80a1 	bne.w	c003d78 <UART_SetConfig+0x3f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 c003c36:	7efb      	ldrb	r3, [r7, #27]
 c003c38:	2b08      	cmp	r3, #8
 c003c3a:	d839      	bhi.n	c003cb0 <UART_SetConfig+0x32c>
 c003c3c:	a201      	add	r2, pc, #4	; (adr r2, c003c44 <UART_SetConfig+0x2c0>)
 c003c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003c42:	bf00      	nop
 c003c44:	0c003c69 	.word	0x0c003c69
 c003c48:	0c003c71 	.word	0x0c003c71
 c003c4c:	0c003c79 	.word	0x0c003c79
 c003c50:	0c003cb1 	.word	0x0c003cb1
 c003c54:	0c003c7f 	.word	0x0c003c7f
 c003c58:	0c003cb1 	.word	0x0c003cb1
 c003c5c:	0c003cb1 	.word	0x0c003cb1
 c003c60:	0c003cb1 	.word	0x0c003cb1
 c003c64:	0c003ca9 	.word	0x0c003ca9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c003c68:	f7fe fdfc 	bl	c002864 <HAL_RCC_GetPCLK1Freq>
 c003c6c:	6178      	str	r0, [r7, #20]
        break;
 c003c6e:	e024      	b.n	c003cba <UART_SetConfig+0x336>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c003c70:	f7fe fe0c 	bl	c00288c <HAL_RCC_GetPCLK2Freq>
 c003c74:	6178      	str	r0, [r7, #20]
        break;
 c003c76:	e020      	b.n	c003cba <UART_SetConfig+0x336>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c003c78:	4b0a      	ldr	r3, [pc, #40]	; (c003ca4 <UART_SetConfig+0x320>)
 c003c7a:	617b      	str	r3, [r7, #20]
        break;
 c003c7c:	e01d      	b.n	c003cba <UART_SetConfig+0x336>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c003c7e:	f7fe fd3f 	bl	c002700 <HAL_RCC_GetSysClockFreq>
 c003c82:	6178      	str	r0, [r7, #20]
        break;
 c003c84:	e019      	b.n	c003cba <UART_SetConfig+0x336>
 c003c86:	bf00      	nop
 c003c88:	cfff69f3 	.word	0xcfff69f3
 c003c8c:	50008000 	.word	0x50008000
 c003c90:	50013800 	.word	0x50013800
 c003c94:	50021000 	.word	0x50021000
 c003c98:	50004400 	.word	0x50004400
 c003c9c:	50004800 	.word	0x50004800
 c003ca0:	50004c00 	.word	0x50004c00
 c003ca4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c003ca8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c003cac:	617b      	str	r3, [r7, #20]
        break;
 c003cae:	e004      	b.n	c003cba <UART_SetConfig+0x336>
      default:
        pclk = 0U;
 c003cb0:	2300      	movs	r3, #0
 c003cb2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 c003cb4:	2301      	movs	r3, #1
 c003cb6:	76bb      	strb	r3, [r7, #26]
        break;
 c003cb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 c003cba:	697b      	ldr	r3, [r7, #20]
 c003cbc:	2b00      	cmp	r3, #0
 c003cbe:	f000 811b 	beq.w	c003ef8 <UART_SetConfig+0x574>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c003cc2:	687b      	ldr	r3, [r7, #4]
 c003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003cc6:	4a96      	ldr	r2, [pc, #600]	; (c003f20 <UART_SetConfig+0x59c>)
 c003cc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c003ccc:	461a      	mov	r2, r3
 c003cce:	697b      	ldr	r3, [r7, #20]
 c003cd0:	fbb3 f3f2 	udiv	r3, r3, r2
 c003cd4:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c003cd6:	687b      	ldr	r3, [r7, #4]
 c003cd8:	685a      	ldr	r2, [r3, #4]
 c003cda:	4613      	mov	r3, r2
 c003cdc:	005b      	lsls	r3, r3, #1
 c003cde:	4413      	add	r3, r2
 c003ce0:	68ba      	ldr	r2, [r7, #8]
 c003ce2:	429a      	cmp	r2, r3
 c003ce4:	d305      	bcc.n	c003cf2 <UART_SetConfig+0x36e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 c003ce6:	687b      	ldr	r3, [r7, #4]
 c003ce8:	685b      	ldr	r3, [r3, #4]
 c003cea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c003cec:	68ba      	ldr	r2, [r7, #8]
 c003cee:	429a      	cmp	r2, r3
 c003cf0:	d902      	bls.n	c003cf8 <UART_SetConfig+0x374>
      {
        ret = HAL_ERROR;
 c003cf2:	2301      	movs	r3, #1
 c003cf4:	76bb      	strb	r3, [r7, #26]
 c003cf6:	e0ff      	b.n	c003ef8 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c003cf8:	697b      	ldr	r3, [r7, #20]
 c003cfa:	4618      	mov	r0, r3
 c003cfc:	f04f 0100 	mov.w	r1, #0
 c003d00:	687b      	ldr	r3, [r7, #4]
 c003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003d04:	4a86      	ldr	r2, [pc, #536]	; (c003f20 <UART_SetConfig+0x59c>)
 c003d06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c003d0a:	b29a      	uxth	r2, r3
 c003d0c:	f04f 0300 	mov.w	r3, #0
 c003d10:	f7fc fac8 	bl	c0002a4 <__aeabi_uldivmod>
 c003d14:	4602      	mov	r2, r0
 c003d16:	460b      	mov	r3, r1
 c003d18:	4610      	mov	r0, r2
 c003d1a:	4619      	mov	r1, r3
 c003d1c:	f04f 0200 	mov.w	r2, #0
 c003d20:	f04f 0300 	mov.w	r3, #0
 c003d24:	020b      	lsls	r3, r1, #8
 c003d26:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 c003d2a:	0202      	lsls	r2, r0, #8
 c003d2c:	6879      	ldr	r1, [r7, #4]
 c003d2e:	6849      	ldr	r1, [r1, #4]
 c003d30:	0849      	lsrs	r1, r1, #1
 c003d32:	4608      	mov	r0, r1
 c003d34:	f04f 0100 	mov.w	r1, #0
 c003d38:	1814      	adds	r4, r2, r0
 c003d3a:	eb43 0501 	adc.w	r5, r3, r1
 c003d3e:	687b      	ldr	r3, [r7, #4]
 c003d40:	685b      	ldr	r3, [r3, #4]
 c003d42:	461a      	mov	r2, r3
 c003d44:	f04f 0300 	mov.w	r3, #0
 c003d48:	4620      	mov	r0, r4
 c003d4a:	4629      	mov	r1, r5
 c003d4c:	f7fc faaa 	bl	c0002a4 <__aeabi_uldivmod>
 c003d50:	4602      	mov	r2, r0
 c003d52:	460b      	mov	r3, r1
 c003d54:	4613      	mov	r3, r2
 c003d56:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c003d58:	693b      	ldr	r3, [r7, #16]
 c003d5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c003d5e:	d308      	bcc.n	c003d72 <UART_SetConfig+0x3ee>
 c003d60:	693b      	ldr	r3, [r7, #16]
 c003d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c003d66:	d204      	bcs.n	c003d72 <UART_SetConfig+0x3ee>
        {
          huart->Instance->BRR = usartdiv;
 c003d68:	687b      	ldr	r3, [r7, #4]
 c003d6a:	681b      	ldr	r3, [r3, #0]
 c003d6c:	693a      	ldr	r2, [r7, #16]
 c003d6e:	60da      	str	r2, [r3, #12]
 c003d70:	e0c2      	b.n	c003ef8 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 c003d72:	2301      	movs	r3, #1
 c003d74:	76bb      	strb	r3, [r7, #26]
 c003d76:	e0bf      	b.n	c003ef8 <UART_SetConfig+0x574>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c003d78:	687b      	ldr	r3, [r7, #4]
 c003d7a:	69db      	ldr	r3, [r3, #28]
 c003d7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c003d80:	d165      	bne.n	c003e4e <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 c003d82:	7efb      	ldrb	r3, [r7, #27]
 c003d84:	2b08      	cmp	r3, #8
 c003d86:	d828      	bhi.n	c003dda <UART_SetConfig+0x456>
 c003d88:	a201      	add	r2, pc, #4	; (adr r2, c003d90 <UART_SetConfig+0x40c>)
 c003d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003d8e:	bf00      	nop
 c003d90:	0c003db5 	.word	0x0c003db5
 c003d94:	0c003dbd 	.word	0x0c003dbd
 c003d98:	0c003dc5 	.word	0x0c003dc5
 c003d9c:	0c003ddb 	.word	0x0c003ddb
 c003da0:	0c003dcb 	.word	0x0c003dcb
 c003da4:	0c003ddb 	.word	0x0c003ddb
 c003da8:	0c003ddb 	.word	0x0c003ddb
 c003dac:	0c003ddb 	.word	0x0c003ddb
 c003db0:	0c003dd3 	.word	0x0c003dd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c003db4:	f7fe fd56 	bl	c002864 <HAL_RCC_GetPCLK1Freq>
 c003db8:	6178      	str	r0, [r7, #20]
        break;
 c003dba:	e013      	b.n	c003de4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c003dbc:	f7fe fd66 	bl	c00288c <HAL_RCC_GetPCLK2Freq>
 c003dc0:	6178      	str	r0, [r7, #20]
        break;
 c003dc2:	e00f      	b.n	c003de4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c003dc4:	4b57      	ldr	r3, [pc, #348]	; (c003f24 <UART_SetConfig+0x5a0>)
 c003dc6:	617b      	str	r3, [r7, #20]
        break;
 c003dc8:	e00c      	b.n	c003de4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c003dca:	f7fe fc99 	bl	c002700 <HAL_RCC_GetSysClockFreq>
 c003dce:	6178      	str	r0, [r7, #20]
        break;
 c003dd0:	e008      	b.n	c003de4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c003dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c003dd6:	617b      	str	r3, [r7, #20]
        break;
 c003dd8:	e004      	b.n	c003de4 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 c003dda:	2300      	movs	r3, #0
 c003ddc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 c003dde:	2301      	movs	r3, #1
 c003de0:	76bb      	strb	r3, [r7, #26]
        break;
 c003de2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 c003de4:	697b      	ldr	r3, [r7, #20]
 c003de6:	2b00      	cmp	r3, #0
 c003de8:	f000 8086 	beq.w	c003ef8 <UART_SetConfig+0x574>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c003dec:	687b      	ldr	r3, [r7, #4]
 c003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003df0:	4a4b      	ldr	r2, [pc, #300]	; (c003f20 <UART_SetConfig+0x59c>)
 c003df2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c003df6:	461a      	mov	r2, r3
 c003df8:	697b      	ldr	r3, [r7, #20]
 c003dfa:	fbb3 f3f2 	udiv	r3, r3, r2
 c003dfe:	005a      	lsls	r2, r3, #1
 c003e00:	687b      	ldr	r3, [r7, #4]
 c003e02:	685b      	ldr	r3, [r3, #4]
 c003e04:	085b      	lsrs	r3, r3, #1
 c003e06:	441a      	add	r2, r3
 c003e08:	687b      	ldr	r3, [r7, #4]
 c003e0a:	685b      	ldr	r3, [r3, #4]
 c003e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 c003e10:	b29b      	uxth	r3, r3
 c003e12:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c003e14:	693b      	ldr	r3, [r7, #16]
 c003e16:	2b0f      	cmp	r3, #15
 c003e18:	d916      	bls.n	c003e48 <UART_SetConfig+0x4c4>
 c003e1a:	693b      	ldr	r3, [r7, #16]
 c003e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c003e20:	d212      	bcs.n	c003e48 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c003e22:	693b      	ldr	r3, [r7, #16]
 c003e24:	b29b      	uxth	r3, r3
 c003e26:	f023 030f 	bic.w	r3, r3, #15
 c003e2a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c003e2c:	693b      	ldr	r3, [r7, #16]
 c003e2e:	085b      	lsrs	r3, r3, #1
 c003e30:	b29b      	uxth	r3, r3
 c003e32:	f003 0307 	and.w	r3, r3, #7
 c003e36:	b29a      	uxth	r2, r3
 c003e38:	89fb      	ldrh	r3, [r7, #14]
 c003e3a:	4313      	orrs	r3, r2
 c003e3c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 c003e3e:	687b      	ldr	r3, [r7, #4]
 c003e40:	681b      	ldr	r3, [r3, #0]
 c003e42:	89fa      	ldrh	r2, [r7, #14]
 c003e44:	60da      	str	r2, [r3, #12]
 c003e46:	e057      	b.n	c003ef8 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 c003e48:	2301      	movs	r3, #1
 c003e4a:	76bb      	strb	r3, [r7, #26]
 c003e4c:	e054      	b.n	c003ef8 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 c003e4e:	7efb      	ldrb	r3, [r7, #27]
 c003e50:	2b08      	cmp	r3, #8
 c003e52:	d828      	bhi.n	c003ea6 <UART_SetConfig+0x522>
 c003e54:	a201      	add	r2, pc, #4	; (adr r2, c003e5c <UART_SetConfig+0x4d8>)
 c003e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003e5a:	bf00      	nop
 c003e5c:	0c003e81 	.word	0x0c003e81
 c003e60:	0c003e89 	.word	0x0c003e89
 c003e64:	0c003e91 	.word	0x0c003e91
 c003e68:	0c003ea7 	.word	0x0c003ea7
 c003e6c:	0c003e97 	.word	0x0c003e97
 c003e70:	0c003ea7 	.word	0x0c003ea7
 c003e74:	0c003ea7 	.word	0x0c003ea7
 c003e78:	0c003ea7 	.word	0x0c003ea7
 c003e7c:	0c003e9f 	.word	0x0c003e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c003e80:	f7fe fcf0 	bl	c002864 <HAL_RCC_GetPCLK1Freq>
 c003e84:	6178      	str	r0, [r7, #20]
        break;
 c003e86:	e013      	b.n	c003eb0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c003e88:	f7fe fd00 	bl	c00288c <HAL_RCC_GetPCLK2Freq>
 c003e8c:	6178      	str	r0, [r7, #20]
        break;
 c003e8e:	e00f      	b.n	c003eb0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c003e90:	4b24      	ldr	r3, [pc, #144]	; (c003f24 <UART_SetConfig+0x5a0>)
 c003e92:	617b      	str	r3, [r7, #20]
        break;
 c003e94:	e00c      	b.n	c003eb0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c003e96:	f7fe fc33 	bl	c002700 <HAL_RCC_GetSysClockFreq>
 c003e9a:	6178      	str	r0, [r7, #20]
        break;
 c003e9c:	e008      	b.n	c003eb0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c003e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c003ea2:	617b      	str	r3, [r7, #20]
        break;
 c003ea4:	e004      	b.n	c003eb0 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 c003ea6:	2300      	movs	r3, #0
 c003ea8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 c003eaa:	2301      	movs	r3, #1
 c003eac:	76bb      	strb	r3, [r7, #26]
        break;
 c003eae:	bf00      	nop
    }

    if (pclk != 0U)
 c003eb0:	697b      	ldr	r3, [r7, #20]
 c003eb2:	2b00      	cmp	r3, #0
 c003eb4:	d020      	beq.n	c003ef8 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c003eb6:	687b      	ldr	r3, [r7, #4]
 c003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003eba:	4a19      	ldr	r2, [pc, #100]	; (c003f20 <UART_SetConfig+0x59c>)
 c003ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c003ec0:	461a      	mov	r2, r3
 c003ec2:	697b      	ldr	r3, [r7, #20]
 c003ec4:	fbb3 f2f2 	udiv	r2, r3, r2
 c003ec8:	687b      	ldr	r3, [r7, #4]
 c003eca:	685b      	ldr	r3, [r3, #4]
 c003ecc:	085b      	lsrs	r3, r3, #1
 c003ece:	441a      	add	r2, r3
 c003ed0:	687b      	ldr	r3, [r7, #4]
 c003ed2:	685b      	ldr	r3, [r3, #4]
 c003ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 c003ed8:	b29b      	uxth	r3, r3
 c003eda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c003edc:	693b      	ldr	r3, [r7, #16]
 c003ede:	2b0f      	cmp	r3, #15
 c003ee0:	d908      	bls.n	c003ef4 <UART_SetConfig+0x570>
 c003ee2:	693b      	ldr	r3, [r7, #16]
 c003ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c003ee8:	d204      	bcs.n	c003ef4 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 c003eea:	687b      	ldr	r3, [r7, #4]
 c003eec:	681b      	ldr	r3, [r3, #0]
 c003eee:	693a      	ldr	r2, [r7, #16]
 c003ef0:	60da      	str	r2, [r3, #12]
 c003ef2:	e001      	b.n	c003ef8 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 c003ef4:	2301      	movs	r3, #1
 c003ef6:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 c003ef8:	687b      	ldr	r3, [r7, #4]
 c003efa:	2201      	movs	r2, #1
 c003efc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 c003f00:	687b      	ldr	r3, [r7, #4]
 c003f02:	2201      	movs	r2, #1
 c003f04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 c003f08:	687b      	ldr	r3, [r7, #4]
 c003f0a:	2200      	movs	r2, #0
 c003f0c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 c003f0e:	687b      	ldr	r3, [r7, #4]
 c003f10:	2200      	movs	r2, #0
 c003f12:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 c003f14:	7ebb      	ldrb	r3, [r7, #26]
}
 c003f16:	4618      	mov	r0, r3
 c003f18:	3720      	adds	r7, #32
 c003f1a:	46bd      	mov	sp, r7
 c003f1c:	bdb0      	pop	{r4, r5, r7, pc}
 c003f1e:	bf00      	nop
 c003f20:	0c004614 	.word	0x0c004614
 c003f24:	00f42400 	.word	0x00f42400

0c003f28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 c003f28:	b480      	push	{r7}
 c003f2a:	b083      	sub	sp, #12
 c003f2c:	af00      	add	r7, sp, #0
 c003f2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c003f30:	687b      	ldr	r3, [r7, #4]
 c003f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003f34:	f003 0301 	and.w	r3, r3, #1
 c003f38:	2b00      	cmp	r3, #0
 c003f3a:	d00a      	beq.n	c003f52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c003f3c:	687b      	ldr	r3, [r7, #4]
 c003f3e:	681b      	ldr	r3, [r3, #0]
 c003f40:	685b      	ldr	r3, [r3, #4]
 c003f42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 c003f46:	687b      	ldr	r3, [r7, #4]
 c003f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 c003f4a:	687b      	ldr	r3, [r7, #4]
 c003f4c:	681b      	ldr	r3, [r3, #0]
 c003f4e:	430a      	orrs	r2, r1
 c003f50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c003f52:	687b      	ldr	r3, [r7, #4]
 c003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003f56:	f003 0302 	and.w	r3, r3, #2
 c003f5a:	2b00      	cmp	r3, #0
 c003f5c:	d00a      	beq.n	c003f74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c003f5e:	687b      	ldr	r3, [r7, #4]
 c003f60:	681b      	ldr	r3, [r3, #0]
 c003f62:	685b      	ldr	r3, [r3, #4]
 c003f64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 c003f68:	687b      	ldr	r3, [r7, #4]
 c003f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 c003f6c:	687b      	ldr	r3, [r7, #4]
 c003f6e:	681b      	ldr	r3, [r3, #0]
 c003f70:	430a      	orrs	r2, r1
 c003f72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c003f74:	687b      	ldr	r3, [r7, #4]
 c003f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003f78:	f003 0304 	and.w	r3, r3, #4
 c003f7c:	2b00      	cmp	r3, #0
 c003f7e:	d00a      	beq.n	c003f96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c003f80:	687b      	ldr	r3, [r7, #4]
 c003f82:	681b      	ldr	r3, [r3, #0]
 c003f84:	685b      	ldr	r3, [r3, #4]
 c003f86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 c003f8a:	687b      	ldr	r3, [r7, #4]
 c003f8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 c003f8e:	687b      	ldr	r3, [r7, #4]
 c003f90:	681b      	ldr	r3, [r3, #0]
 c003f92:	430a      	orrs	r2, r1
 c003f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c003f96:	687b      	ldr	r3, [r7, #4]
 c003f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003f9a:	f003 0308 	and.w	r3, r3, #8
 c003f9e:	2b00      	cmp	r3, #0
 c003fa0:	d00a      	beq.n	c003fb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c003fa2:	687b      	ldr	r3, [r7, #4]
 c003fa4:	681b      	ldr	r3, [r3, #0]
 c003fa6:	685b      	ldr	r3, [r3, #4]
 c003fa8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 c003fac:	687b      	ldr	r3, [r7, #4]
 c003fae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 c003fb0:	687b      	ldr	r3, [r7, #4]
 c003fb2:	681b      	ldr	r3, [r3, #0]
 c003fb4:	430a      	orrs	r2, r1
 c003fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c003fb8:	687b      	ldr	r3, [r7, #4]
 c003fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003fbc:	f003 0310 	and.w	r3, r3, #16
 c003fc0:	2b00      	cmp	r3, #0
 c003fc2:	d00a      	beq.n	c003fda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c003fc4:	687b      	ldr	r3, [r7, #4]
 c003fc6:	681b      	ldr	r3, [r3, #0]
 c003fc8:	689b      	ldr	r3, [r3, #8]
 c003fca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 c003fce:	687b      	ldr	r3, [r7, #4]
 c003fd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 c003fd2:	687b      	ldr	r3, [r7, #4]
 c003fd4:	681b      	ldr	r3, [r3, #0]
 c003fd6:	430a      	orrs	r2, r1
 c003fd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c003fda:	687b      	ldr	r3, [r7, #4]
 c003fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c003fde:	f003 0320 	and.w	r3, r3, #32
 c003fe2:	2b00      	cmp	r3, #0
 c003fe4:	d00a      	beq.n	c003ffc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c003fe6:	687b      	ldr	r3, [r7, #4]
 c003fe8:	681b      	ldr	r3, [r3, #0]
 c003fea:	689b      	ldr	r3, [r3, #8]
 c003fec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 c003ff0:	687b      	ldr	r3, [r7, #4]
 c003ff2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 c003ff4:	687b      	ldr	r3, [r7, #4]
 c003ff6:	681b      	ldr	r3, [r3, #0]
 c003ff8:	430a      	orrs	r2, r1
 c003ffa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c003ffc:	687b      	ldr	r3, [r7, #4]
 c003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c004004:	2b00      	cmp	r3, #0
 c004006:	d01a      	beq.n	c00403e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c004008:	687b      	ldr	r3, [r7, #4]
 c00400a:	681b      	ldr	r3, [r3, #0]
 c00400c:	685b      	ldr	r3, [r3, #4]
 c00400e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 c004012:	687b      	ldr	r3, [r7, #4]
 c004014:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c004016:	687b      	ldr	r3, [r7, #4]
 c004018:	681b      	ldr	r3, [r3, #0]
 c00401a:	430a      	orrs	r2, r1
 c00401c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c00401e:	687b      	ldr	r3, [r7, #4]
 c004020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c004022:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c004026:	d10a      	bne.n	c00403e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c004028:	687b      	ldr	r3, [r7, #4]
 c00402a:	681b      	ldr	r3, [r3, #0]
 c00402c:	685b      	ldr	r3, [r3, #4]
 c00402e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 c004032:	687b      	ldr	r3, [r7, #4]
 c004034:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c004036:	687b      	ldr	r3, [r7, #4]
 c004038:	681b      	ldr	r3, [r3, #0]
 c00403a:	430a      	orrs	r2, r1
 c00403c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c00403e:	687b      	ldr	r3, [r7, #4]
 c004040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c004046:	2b00      	cmp	r3, #0
 c004048:	d00a      	beq.n	c004060 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c00404a:	687b      	ldr	r3, [r7, #4]
 c00404c:	681b      	ldr	r3, [r3, #0]
 c00404e:	685b      	ldr	r3, [r3, #4]
 c004050:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 c004054:	687b      	ldr	r3, [r7, #4]
 c004056:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c004058:	687b      	ldr	r3, [r7, #4]
 c00405a:	681b      	ldr	r3, [r3, #0]
 c00405c:	430a      	orrs	r2, r1
 c00405e:	605a      	str	r2, [r3, #4]
  }
}
 c004060:	bf00      	nop
 c004062:	370c      	adds	r7, #12
 c004064:	46bd      	mov	sp, r7
 c004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00406a:	4770      	bx	lr

0c00406c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 c00406c:	b580      	push	{r7, lr}
 c00406e:	b086      	sub	sp, #24
 c004070:	af02      	add	r7, sp, #8
 c004072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c004074:	687b      	ldr	r3, [r7, #4]
 c004076:	2200      	movs	r2, #0
 c004078:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 c00407c:	f7fd f836 	bl	c0010ec <HAL_GetTick>
 c004080:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c004082:	687b      	ldr	r3, [r7, #4]
 c004084:	681b      	ldr	r3, [r3, #0]
 c004086:	681b      	ldr	r3, [r3, #0]
 c004088:	f003 0308 	and.w	r3, r3, #8
 c00408c:	2b08      	cmp	r3, #8
 c00408e:	d10e      	bne.n	c0040ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c004090:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c004094:	9300      	str	r3, [sp, #0]
 c004096:	68fb      	ldr	r3, [r7, #12]
 c004098:	2200      	movs	r2, #0
 c00409a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 c00409e:	6878      	ldr	r0, [r7, #4]
 c0040a0:	f000 f82f 	bl	c004102 <UART_WaitOnFlagUntilTimeout>
 c0040a4:	4603      	mov	r3, r0
 c0040a6:	2b00      	cmp	r3, #0
 c0040a8:	d001      	beq.n	c0040ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c0040aa:	2303      	movs	r3, #3
 c0040ac:	e025      	b.n	c0040fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c0040ae:	687b      	ldr	r3, [r7, #4]
 c0040b0:	681b      	ldr	r3, [r3, #0]
 c0040b2:	681b      	ldr	r3, [r3, #0]
 c0040b4:	f003 0304 	and.w	r3, r3, #4
 c0040b8:	2b04      	cmp	r3, #4
 c0040ba:	d10e      	bne.n	c0040da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c0040bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c0040c0:	9300      	str	r3, [sp, #0]
 c0040c2:	68fb      	ldr	r3, [r7, #12]
 c0040c4:	2200      	movs	r2, #0
 c0040c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 c0040ca:	6878      	ldr	r0, [r7, #4]
 c0040cc:	f000 f819 	bl	c004102 <UART_WaitOnFlagUntilTimeout>
 c0040d0:	4603      	mov	r3, r0
 c0040d2:	2b00      	cmp	r3, #0
 c0040d4:	d001      	beq.n	c0040da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c0040d6:	2303      	movs	r3, #3
 c0040d8:	e00f      	b.n	c0040fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 c0040da:	687b      	ldr	r3, [r7, #4]
 c0040dc:	2220      	movs	r2, #32
 c0040de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 c0040e2:	687b      	ldr	r3, [r7, #4]
 c0040e4:	2220      	movs	r2, #32
 c0040e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0040ea:	687b      	ldr	r3, [r7, #4]
 c0040ec:	2200      	movs	r2, #0
 c0040ee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 c0040f0:	687b      	ldr	r3, [r7, #4]
 c0040f2:	2200      	movs	r2, #0
 c0040f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0040f8:	2300      	movs	r3, #0
}
 c0040fa:	4618      	mov	r0, r3
 c0040fc:	3710      	adds	r7, #16
 c0040fe:	46bd      	mov	sp, r7
 c004100:	bd80      	pop	{r7, pc}

0c004102 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 c004102:	b580      	push	{r7, lr}
 c004104:	b084      	sub	sp, #16
 c004106:	af00      	add	r7, sp, #0
 c004108:	60f8      	str	r0, [r7, #12]
 c00410a:	60b9      	str	r1, [r7, #8]
 c00410c:	603b      	str	r3, [r7, #0]
 c00410e:	4613      	mov	r3, r2
 c004110:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c004112:	e062      	b.n	c0041da <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 c004114:	69bb      	ldr	r3, [r7, #24]
 c004116:	f1b3 3fff 	cmp.w	r3, #4294967295
 c00411a:	d05e      	beq.n	c0041da <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c00411c:	f7fc ffe6 	bl	c0010ec <HAL_GetTick>
 c004120:	4602      	mov	r2, r0
 c004122:	683b      	ldr	r3, [r7, #0]
 c004124:	1ad3      	subs	r3, r2, r3
 c004126:	69ba      	ldr	r2, [r7, #24]
 c004128:	429a      	cmp	r2, r3
 c00412a:	d302      	bcc.n	c004132 <UART_WaitOnFlagUntilTimeout+0x30>
 c00412c:	69bb      	ldr	r3, [r7, #24]
 c00412e:	2b00      	cmp	r3, #0
 c004130:	d11d      	bne.n	c00416e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c004132:	68fb      	ldr	r3, [r7, #12]
 c004134:	681b      	ldr	r3, [r3, #0]
 c004136:	681a      	ldr	r2, [r3, #0]
 c004138:	68fb      	ldr	r3, [r7, #12]
 c00413a:	681b      	ldr	r3, [r3, #0]
 c00413c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c004140:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c004142:	68fb      	ldr	r3, [r7, #12]
 c004144:	681b      	ldr	r3, [r3, #0]
 c004146:	689a      	ldr	r2, [r3, #8]
 c004148:	68fb      	ldr	r3, [r7, #12]
 c00414a:	681b      	ldr	r3, [r3, #0]
 c00414c:	f022 0201 	bic.w	r2, r2, #1
 c004150:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 c004152:	68fb      	ldr	r3, [r7, #12]
 c004154:	2220      	movs	r2, #32
 c004156:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c00415a:	68fb      	ldr	r3, [r7, #12]
 c00415c:	2220      	movs	r2, #32
 c00415e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 c004162:	68fb      	ldr	r3, [r7, #12]
 c004164:	2200      	movs	r2, #0
 c004166:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 c00416a:	2303      	movs	r3, #3
 c00416c:	e045      	b.n	c0041fa <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c00416e:	68fb      	ldr	r3, [r7, #12]
 c004170:	681b      	ldr	r3, [r3, #0]
 c004172:	681b      	ldr	r3, [r3, #0]
 c004174:	f003 0304 	and.w	r3, r3, #4
 c004178:	2b00      	cmp	r3, #0
 c00417a:	d02e      	beq.n	c0041da <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c00417c:	68fb      	ldr	r3, [r7, #12]
 c00417e:	681b      	ldr	r3, [r3, #0]
 c004180:	69db      	ldr	r3, [r3, #28]
 c004182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004186:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c00418a:	d126      	bne.n	c0041da <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c00418c:	68fb      	ldr	r3, [r7, #12]
 c00418e:	681b      	ldr	r3, [r3, #0]
 c004190:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c004194:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c004196:	68fb      	ldr	r3, [r7, #12]
 c004198:	681b      	ldr	r3, [r3, #0]
 c00419a:	681a      	ldr	r2, [r3, #0]
 c00419c:	68fb      	ldr	r3, [r7, #12]
 c00419e:	681b      	ldr	r3, [r3, #0]
 c0041a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c0041a4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0041a6:	68fb      	ldr	r3, [r7, #12]
 c0041a8:	681b      	ldr	r3, [r3, #0]
 c0041aa:	689a      	ldr	r2, [r3, #8]
 c0041ac:	68fb      	ldr	r3, [r7, #12]
 c0041ae:	681b      	ldr	r3, [r3, #0]
 c0041b0:	f022 0201 	bic.w	r2, r2, #1
 c0041b4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 c0041b6:	68fb      	ldr	r3, [r7, #12]
 c0041b8:	2220      	movs	r2, #32
 c0041ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c0041be:	68fb      	ldr	r3, [r7, #12]
 c0041c0:	2220      	movs	r2, #32
 c0041c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c0041c6:	68fb      	ldr	r3, [r7, #12]
 c0041c8:	2220      	movs	r2, #32
 c0041ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 c0041ce:	68fb      	ldr	r3, [r7, #12]
 c0041d0:	2200      	movs	r2, #0
 c0041d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 c0041d6:	2303      	movs	r3, #3
 c0041d8:	e00f      	b.n	c0041fa <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c0041da:	68fb      	ldr	r3, [r7, #12]
 c0041dc:	681b      	ldr	r3, [r3, #0]
 c0041de:	69da      	ldr	r2, [r3, #28]
 c0041e0:	68bb      	ldr	r3, [r7, #8]
 c0041e2:	4013      	ands	r3, r2
 c0041e4:	68ba      	ldr	r2, [r7, #8]
 c0041e6:	429a      	cmp	r2, r3
 c0041e8:	bf0c      	ite	eq
 c0041ea:	2301      	moveq	r3, #1
 c0041ec:	2300      	movne	r3, #0
 c0041ee:	b2db      	uxtb	r3, r3
 c0041f0:	461a      	mov	r2, r3
 c0041f2:	79fb      	ldrb	r3, [r7, #7]
 c0041f4:	429a      	cmp	r2, r3
 c0041f6:	d08d      	beq.n	c004114 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 c0041f8:	2300      	movs	r3, #0
}
 c0041fa:	4618      	mov	r0, r3
 c0041fc:	3710      	adds	r7, #16
 c0041fe:	46bd      	mov	sp, r7
 c004200:	bd80      	pop	{r7, pc}

0c004202 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 c004202:	b480      	push	{r7}
 c004204:	b083      	sub	sp, #12
 c004206:	af00      	add	r7, sp, #0
 c004208:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c00420a:	687b      	ldr	r3, [r7, #4]
 c00420c:	681b      	ldr	r3, [r3, #0]
 c00420e:	681a      	ldr	r2, [r3, #0]
 c004210:	687b      	ldr	r3, [r7, #4]
 c004212:	681b      	ldr	r3, [r3, #0]
 c004214:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 c004218:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c00421a:	687b      	ldr	r3, [r7, #4]
 c00421c:	681b      	ldr	r3, [r3, #0]
 c00421e:	689b      	ldr	r3, [r3, #8]
 c004220:	687a      	ldr	r2, [r7, #4]
 c004222:	6812      	ldr	r2, [r2, #0]
 c004224:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c004228:	f023 0301 	bic.w	r3, r3, #1
 c00422c:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c00422e:	687b      	ldr	r3, [r7, #4]
 c004230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c004232:	2b01      	cmp	r3, #1
 c004234:	d107      	bne.n	c004246 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c004236:	687b      	ldr	r3, [r7, #4]
 c004238:	681b      	ldr	r3, [r3, #0]
 c00423a:	681a      	ldr	r2, [r3, #0]
 c00423c:	687b      	ldr	r3, [r7, #4]
 c00423e:	681b      	ldr	r3, [r3, #0]
 c004240:	f022 0210 	bic.w	r2, r2, #16
 c004244:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 c004246:	687b      	ldr	r3, [r7, #4]
 c004248:	2220      	movs	r2, #32
 c00424a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00424e:	687b      	ldr	r3, [r7, #4]
 c004250:	2200      	movs	r2, #0
 c004252:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 c004254:	687b      	ldr	r3, [r7, #4]
 c004256:	2200      	movs	r2, #0
 c004258:	671a      	str	r2, [r3, #112]	; 0x70
}
 c00425a:	bf00      	nop
 c00425c:	370c      	adds	r7, #12
 c00425e:	46bd      	mov	sp, r7
 c004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004264:	4770      	bx	lr

0c004266 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 c004266:	b580      	push	{r7, lr}
 c004268:	b084      	sub	sp, #16
 c00426a:	af00      	add	r7, sp, #0
 c00426c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c00426e:	687b      	ldr	r3, [r7, #4]
 c004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004272:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 c004274:	68fb      	ldr	r3, [r7, #12]
 c004276:	2200      	movs	r2, #0
 c004278:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 c00427c:	68fb      	ldr	r3, [r7, #12]
 c00427e:	2200      	movs	r2, #0
 c004280:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 c004284:	68f8      	ldr	r0, [r7, #12]
 c004286:	f7ff fb67 	bl	c003958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 c00428a:	bf00      	nop
 c00428c:	3710      	adds	r7, #16
 c00428e:	46bd      	mov	sp, r7
 c004290:	bd80      	pop	{r7, pc}

0c004292 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 c004292:	b580      	push	{r7, lr}
 c004294:	b082      	sub	sp, #8
 c004296:	af00      	add	r7, sp, #0
 c004298:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c00429a:	687b      	ldr	r3, [r7, #4]
 c00429c:	681b      	ldr	r3, [r3, #0]
 c00429e:	681a      	ldr	r2, [r3, #0]
 c0042a0:	687b      	ldr	r3, [r7, #4]
 c0042a2:	681b      	ldr	r3, [r3, #0]
 c0042a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 c0042a8:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 c0042aa:	687b      	ldr	r3, [r7, #4]
 c0042ac:	2220      	movs	r2, #32
 c0042ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 c0042b2:	687b      	ldr	r3, [r7, #4]
 c0042b4:	2200      	movs	r2, #0
 c0042b6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 c0042b8:	6878      	ldr	r0, [r7, #4]
 c0042ba:	f7ff fb43 	bl	c003944 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 c0042be:	bf00      	nop
 c0042c0:	3708      	adds	r7, #8
 c0042c2:	46bd      	mov	sp, r7
 c0042c4:	bd80      	pop	{r7, pc}

0c0042c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 c0042c6:	b480      	push	{r7}
 c0042c8:	b083      	sub	sp, #12
 c0042ca:	af00      	add	r7, sp, #0
 c0042cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 c0042ce:	bf00      	nop
 c0042d0:	370c      	adds	r7, #12
 c0042d2:	46bd      	mov	sp, r7
 c0042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0042d8:	4770      	bx	lr

0c0042da <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 c0042da:	b480      	push	{r7}
 c0042dc:	b083      	sub	sp, #12
 c0042de:	af00      	add	r7, sp, #0
 c0042e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 c0042e2:	bf00      	nop
 c0042e4:	370c      	adds	r7, #12
 c0042e6:	46bd      	mov	sp, r7
 c0042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0042ec:	4770      	bx	lr

0c0042ee <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 c0042ee:	b480      	push	{r7}
 c0042f0:	b083      	sub	sp, #12
 c0042f2:	af00      	add	r7, sp, #0
 c0042f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 c0042f6:	bf00      	nop
 c0042f8:	370c      	adds	r7, #12
 c0042fa:	46bd      	mov	sp, r7
 c0042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004300:	4770      	bx	lr

0c004302 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 c004302:	b480      	push	{r7}
 c004304:	b085      	sub	sp, #20
 c004306:	af00      	add	r7, sp, #0
 c004308:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 c00430a:	687b      	ldr	r3, [r7, #4]
 c00430c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c004310:	2b01      	cmp	r3, #1
 c004312:	d101      	bne.n	c004318 <HAL_UARTEx_DisableFifoMode+0x16>
 c004314:	2302      	movs	r3, #2
 c004316:	e027      	b.n	c004368 <HAL_UARTEx_DisableFifoMode+0x66>
 c004318:	687b      	ldr	r3, [r7, #4]
 c00431a:	2201      	movs	r2, #1
 c00431c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c004320:	687b      	ldr	r3, [r7, #4]
 c004322:	2224      	movs	r2, #36	; 0x24
 c004324:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c004328:	687b      	ldr	r3, [r7, #4]
 c00432a:	681b      	ldr	r3, [r3, #0]
 c00432c:	681b      	ldr	r3, [r3, #0]
 c00432e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c004330:	687b      	ldr	r3, [r7, #4]
 c004332:	681b      	ldr	r3, [r3, #0]
 c004334:	681a      	ldr	r2, [r3, #0]
 c004336:	687b      	ldr	r3, [r7, #4]
 c004338:	681b      	ldr	r3, [r3, #0]
 c00433a:	f022 0201 	bic.w	r2, r2, #1
 c00433e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c004340:	68fb      	ldr	r3, [r7, #12]
 c004342:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 c004346:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c004348:	687b      	ldr	r3, [r7, #4]
 c00434a:	2200      	movs	r2, #0
 c00434c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c00434e:	687b      	ldr	r3, [r7, #4]
 c004350:	681b      	ldr	r3, [r3, #0]
 c004352:	68fa      	ldr	r2, [r7, #12]
 c004354:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c004356:	687b      	ldr	r3, [r7, #4]
 c004358:	2220      	movs	r2, #32
 c00435a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c00435e:	687b      	ldr	r3, [r7, #4]
 c004360:	2200      	movs	r2, #0
 c004362:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c004366:	2300      	movs	r3, #0
}
 c004368:	4618      	mov	r0, r3
 c00436a:	3714      	adds	r7, #20
 c00436c:	46bd      	mov	sp, r7
 c00436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004372:	4770      	bx	lr

0c004374 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c004374:	b580      	push	{r7, lr}
 c004376:	b084      	sub	sp, #16
 c004378:	af00      	add	r7, sp, #0
 c00437a:	6078      	str	r0, [r7, #4]
 c00437c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c00437e:	687b      	ldr	r3, [r7, #4]
 c004380:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c004384:	2b01      	cmp	r3, #1
 c004386:	d101      	bne.n	c00438c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 c004388:	2302      	movs	r3, #2
 c00438a:	e02d      	b.n	c0043e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 c00438c:	687b      	ldr	r3, [r7, #4]
 c00438e:	2201      	movs	r2, #1
 c004390:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c004394:	687b      	ldr	r3, [r7, #4]
 c004396:	2224      	movs	r2, #36	; 0x24
 c004398:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c00439c:	687b      	ldr	r3, [r7, #4]
 c00439e:	681b      	ldr	r3, [r3, #0]
 c0043a0:	681b      	ldr	r3, [r3, #0]
 c0043a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c0043a4:	687b      	ldr	r3, [r7, #4]
 c0043a6:	681b      	ldr	r3, [r3, #0]
 c0043a8:	681a      	ldr	r2, [r3, #0]
 c0043aa:	687b      	ldr	r3, [r7, #4]
 c0043ac:	681b      	ldr	r3, [r3, #0]
 c0043ae:	f022 0201 	bic.w	r2, r2, #1
 c0043b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c0043b4:	687b      	ldr	r3, [r7, #4]
 c0043b6:	681b      	ldr	r3, [r3, #0]
 c0043b8:	689b      	ldr	r3, [r3, #8]
 c0043ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 c0043be:	687b      	ldr	r3, [r7, #4]
 c0043c0:	681b      	ldr	r3, [r3, #0]
 c0043c2:	683a      	ldr	r2, [r7, #0]
 c0043c4:	430a      	orrs	r2, r1
 c0043c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c0043c8:	6878      	ldr	r0, [r7, #4]
 c0043ca:	f000 f84f 	bl	c00446c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c0043ce:	687b      	ldr	r3, [r7, #4]
 c0043d0:	681b      	ldr	r3, [r3, #0]
 c0043d2:	68fa      	ldr	r2, [r7, #12]
 c0043d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c0043d6:	687b      	ldr	r3, [r7, #4]
 c0043d8:	2220      	movs	r2, #32
 c0043da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c0043de:	687b      	ldr	r3, [r7, #4]
 c0043e0:	2200      	movs	r2, #0
 c0043e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0043e6:	2300      	movs	r3, #0
}
 c0043e8:	4618      	mov	r0, r3
 c0043ea:	3710      	adds	r7, #16
 c0043ec:	46bd      	mov	sp, r7
 c0043ee:	bd80      	pop	{r7, pc}

0c0043f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c0043f0:	b580      	push	{r7, lr}
 c0043f2:	b084      	sub	sp, #16
 c0043f4:	af00      	add	r7, sp, #0
 c0043f6:	6078      	str	r0, [r7, #4]
 c0043f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c0043fa:	687b      	ldr	r3, [r7, #4]
 c0043fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c004400:	2b01      	cmp	r3, #1
 c004402:	d101      	bne.n	c004408 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 c004404:	2302      	movs	r3, #2
 c004406:	e02d      	b.n	c004464 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 c004408:	687b      	ldr	r3, [r7, #4]
 c00440a:	2201      	movs	r2, #1
 c00440c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c004410:	687b      	ldr	r3, [r7, #4]
 c004412:	2224      	movs	r2, #36	; 0x24
 c004414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c004418:	687b      	ldr	r3, [r7, #4]
 c00441a:	681b      	ldr	r3, [r3, #0]
 c00441c:	681b      	ldr	r3, [r3, #0]
 c00441e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c004420:	687b      	ldr	r3, [r7, #4]
 c004422:	681b      	ldr	r3, [r3, #0]
 c004424:	681a      	ldr	r2, [r3, #0]
 c004426:	687b      	ldr	r3, [r7, #4]
 c004428:	681b      	ldr	r3, [r3, #0]
 c00442a:	f022 0201 	bic.w	r2, r2, #1
 c00442e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c004430:	687b      	ldr	r3, [r7, #4]
 c004432:	681b      	ldr	r3, [r3, #0]
 c004434:	689b      	ldr	r3, [r3, #8]
 c004436:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 c00443a:	687b      	ldr	r3, [r7, #4]
 c00443c:	681b      	ldr	r3, [r3, #0]
 c00443e:	683a      	ldr	r2, [r7, #0]
 c004440:	430a      	orrs	r2, r1
 c004442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c004444:	6878      	ldr	r0, [r7, #4]
 c004446:	f000 f811 	bl	c00446c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c00444a:	687b      	ldr	r3, [r7, #4]
 c00444c:	681b      	ldr	r3, [r3, #0]
 c00444e:	68fa      	ldr	r2, [r7, #12]
 c004450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c004452:	687b      	ldr	r3, [r7, #4]
 c004454:	2220      	movs	r2, #32
 c004456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c00445a:	687b      	ldr	r3, [r7, #4]
 c00445c:	2200      	movs	r2, #0
 c00445e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c004462:	2300      	movs	r3, #0
}
 c004464:	4618      	mov	r0, r3
 c004466:	3710      	adds	r7, #16
 c004468:	46bd      	mov	sp, r7
 c00446a:	bd80      	pop	{r7, pc}

0c00446c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 c00446c:	b480      	push	{r7}
 c00446e:	b089      	sub	sp, #36	; 0x24
 c004470:	af00      	add	r7, sp, #0
 c004472:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 c004474:	4a2f      	ldr	r2, [pc, #188]	; (c004534 <UARTEx_SetNbDataToProcess+0xc8>)
 c004476:	f107 0314 	add.w	r3, r7, #20
 c00447a:	e892 0003 	ldmia.w	r2, {r0, r1}
 c00447e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 c004482:	4a2d      	ldr	r2, [pc, #180]	; (c004538 <UARTEx_SetNbDataToProcess+0xcc>)
 c004484:	f107 030c 	add.w	r3, r7, #12
 c004488:	e892 0003 	ldmia.w	r2, {r0, r1}
 c00448c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c004490:	687b      	ldr	r3, [r7, #4]
 c004492:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c004494:	2b00      	cmp	r3, #0
 c004496:	d108      	bne.n	c0044aa <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 c004498:	687b      	ldr	r3, [r7, #4]
 c00449a:	2201      	movs	r2, #1
 c00449c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 c0044a0:	687b      	ldr	r3, [r7, #4]
 c0044a2:	2201      	movs	r2, #1
 c0044a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c0044a8:	e03d      	b.n	c004526 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 c0044aa:	2308      	movs	r3, #8
 c0044ac:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 c0044ae:	2308      	movs	r3, #8
 c0044b0:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c0044b2:	687b      	ldr	r3, [r7, #4]
 c0044b4:	681b      	ldr	r3, [r3, #0]
 c0044b6:	689b      	ldr	r3, [r3, #8]
 c0044b8:	0e5b      	lsrs	r3, r3, #25
 c0044ba:	b2db      	uxtb	r3, r3
 c0044bc:	f003 0307 	and.w	r3, r3, #7
 c0044c0:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c0044c2:	687b      	ldr	r3, [r7, #4]
 c0044c4:	681b      	ldr	r3, [r3, #0]
 c0044c6:	689b      	ldr	r3, [r3, #8]
 c0044c8:	0f5b      	lsrs	r3, r3, #29
 c0044ca:	b2db      	uxtb	r3, r3
 c0044cc:	f003 0307 	and.w	r3, r3, #7
 c0044d0:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0044d2:	7fbb      	ldrb	r3, [r7, #30]
 c0044d4:	7f3a      	ldrb	r2, [r7, #28]
 c0044d6:	f107 0120 	add.w	r1, r7, #32
 c0044da:	440a      	add	r2, r1
 c0044dc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 c0044e0:	fb02 f303 	mul.w	r3, r2, r3
 c0044e4:	7f3a      	ldrb	r2, [r7, #28]
 c0044e6:	f107 0120 	add.w	r1, r7, #32
 c0044ea:	440a      	add	r2, r1
 c0044ec:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 c0044f0:	fb93 f3f2 	sdiv	r3, r3, r2
 c0044f4:	b29a      	uxth	r2, r3
 c0044f6:	687b      	ldr	r3, [r7, #4]
 c0044f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0044fc:	7ffb      	ldrb	r3, [r7, #31]
 c0044fe:	7f7a      	ldrb	r2, [r7, #29]
 c004500:	f107 0120 	add.w	r1, r7, #32
 c004504:	440a      	add	r2, r1
 c004506:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 c00450a:	fb02 f303 	mul.w	r3, r2, r3
 c00450e:	7f7a      	ldrb	r2, [r7, #29]
 c004510:	f107 0120 	add.w	r1, r7, #32
 c004514:	440a      	add	r2, r1
 c004516:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 c00451a:	fb93 f3f2 	sdiv	r3, r3, r2
 c00451e:	b29a      	uxth	r2, r3
 c004520:	687b      	ldr	r3, [r7, #4]
 c004522:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 c004526:	bf00      	nop
 c004528:	3724      	adds	r7, #36	; 0x24
 c00452a:	46bd      	mov	sp, r7
 c00452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004530:	4770      	bx	lr
 c004532:	bf00      	nop
 c004534:	0c0045ac 	.word	0x0c0045ac
 c004538:	0c0045b4 	.word	0x0c0045b4

0c00453c <__libc_init_array>:
 c00453c:	b570      	push	{r4, r5, r6, lr}
 c00453e:	4d0d      	ldr	r5, [pc, #52]	; (c004574 <__libc_init_array+0x38>)
 c004540:	2600      	movs	r6, #0
 c004542:	4c0d      	ldr	r4, [pc, #52]	; (c004578 <__libc_init_array+0x3c>)
 c004544:	1b64      	subs	r4, r4, r5
 c004546:	10a4      	asrs	r4, r4, #2
 c004548:	42a6      	cmp	r6, r4
 c00454a:	d109      	bne.n	c004560 <__libc_init_array+0x24>
 c00454c:	4d0b      	ldr	r5, [pc, #44]	; (c00457c <__libc_init_array+0x40>)
 c00454e:	2600      	movs	r6, #0
 c004550:	4c0b      	ldr	r4, [pc, #44]	; (c004580 <__libc_init_array+0x44>)
 c004552:	f000 f81f 	bl	c004594 <_init>
 c004556:	1b64      	subs	r4, r4, r5
 c004558:	10a4      	asrs	r4, r4, #2
 c00455a:	42a6      	cmp	r6, r4
 c00455c:	d105      	bne.n	c00456a <__libc_init_array+0x2e>
 c00455e:	bd70      	pop	{r4, r5, r6, pc}
 c004560:	f855 3b04 	ldr.w	r3, [r5], #4
 c004564:	3601      	adds	r6, #1
 c004566:	4798      	blx	r3
 c004568:	e7ee      	b.n	c004548 <__libc_init_array+0xc>
 c00456a:	f855 3b04 	ldr.w	r3, [r5], #4
 c00456e:	3601      	adds	r6, #1
 c004570:	4798      	blx	r3
 c004572:	e7f2      	b.n	c00455a <__libc_init_array+0x1e>
 c004574:	0c004634 	.word	0x0c004634
 c004578:	0c004634 	.word	0x0c004634
 c00457c:	0c004634 	.word	0x0c004634
 c004580:	0c004638 	.word	0x0c004638

0c004584 <memset>:
 c004584:	4402      	add	r2, r0
 c004586:	4603      	mov	r3, r0
 c004588:	4293      	cmp	r3, r2
 c00458a:	d100      	bne.n	c00458e <memset+0xa>
 c00458c:	4770      	bx	lr
 c00458e:	f803 1b01 	strb.w	r1, [r3], #1
 c004592:	e7f9      	b.n	c004588 <memset+0x4>

0c004594 <_init>:
 c004594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c004596:	bf00      	nop
 c004598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00459a:	bc08      	pop	{r3}
 c00459c:	469e      	mov	lr, r3
 c00459e:	4770      	bx	lr

0c0045a0 <_fini>:
 c0045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0045a2:	bf00      	nop
 c0045a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c0045a6:	bc08      	pop	{r3}
 c0045a8:	469e      	mov	lr, r3
 c0045aa:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_SystemCoreClockUpdate>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c2 bf9e 	b.w	c000f44 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e008 <trust_interface>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c2 bd0a 	b.w	c000a24 <__acle_se_trust_interface>

0c03e010 <SECURE_RegisterCallback>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c2 bcb0 	b.w	c000978 <__acle_se_SECURE_RegisterCallback>
	...
