
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_10_14_7 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_37734 (serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1])
        odrv_10_14_37734_30378 (Odrv12) I -> O: 0.796 ns
        t536 (LocalMux) I -> O: 0.486 ns
        inmux_11_14_45931_45981 (InMux) I -> O: 0.382 ns
        t68 (CascadeMux) I -> O: 0.000 ns
        lc40_11_14_4 (LogicCell40) in2 -> lcout: 0.558 ns
     3.118 ns net_41808 ($abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_)
        odrv_11_14_41808_14069 (Odrv12) I -> O: 0.796 ns
        t563 (Sp12to4) I -> O: 0.662 ns
        t562 (Span4Mux_v4) I -> O: 0.548 ns
        t561 (LocalMux) I -> O: 0.486 ns
        inmux_14_13_58034_58065 (InMux) I -> O: 0.382 ns
        t110 (CascadeMux) I -> O: 0.000 ns
        lc40_14_13_0 (LogicCell40) in2 -> lcout: 0.558 ns
     6.550 ns net_53912 ($abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491)
        odrv_14_13_53912_53945 (Odrv4) I -> O: 0.548 ns
        t688 (Span4Mux_v4) I -> O: 0.548 ns
        t687 (Span4Mux_v4) I -> O: 0.548 ns
        t686 (Span4Mux_v4) I -> O: 0.548 ns
        t685 (IoSpan4Mux) I -> O: 0.475 ns
        t684 (LocalMux) I -> O: 0.486 ns
        t683 (IoInMux) I -> O: 0.382 ns
        t682 (ICE_GB) USERSIGNALTOGLOBALBUFFER -> GLOBALBUFFEROUTPUT: 0.910 ns
        t681 (gio2CtrlBuf) I -> O: 0.000 ns
        t680 (GlobalMux) I -> O: 0.227 ns
        t679 (INTERCONN) I -> O: 0.000 ns
        t678 (LocalMux) I -> O: 0.486 ns
        inmux_7_14_30292_30357 (InMux) I -> O: 0.382 ns
        lc40_7_14_6 (LogicCell40) in1 -> lcout: 0.589 ns
    12.680 ns net_26175 ($abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7599)
        odrv_7_14_26175_22223 (Odrv12) I -> O: 0.796 ns
        t501 (LocalMux) I -> O: 0.486 ns
        inmux_10_14_41856_41924 (CEMux) I -> O: 0.889 ns
    14.851 ns net_41924 ($abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7599)
        lc40_10_14_7 (LogicCell40) ce [setup]: 0.000 ns
    14.851 ns net_37734 (serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1])

Resolvable net names on path:
     0.896 ns ..  2.560 ns serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1]
     3.118 ns ..  5.992 ns $abc$8068$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$130_Y_new_
     6.550 ns ..  6.550 ns $abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491
    12.091 ns .. 12.091 ns $abc$8068$auto$dff2dffe.cc:158:make_patterns_logic$7491$2
    12.680 ns .. 14.851 ns $abc$8068$auto$dff2dffe.cc:175:make_patterns_logic$7599
                  lcout -> serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1]

Total number of logic levels: 4
Total path delay: 14.85 ns (67.34 MHz)

