
---------- Begin Simulation Statistics ----------
final_tick                               1368466275500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 663057                       # Simulator instruction rate (inst/s)
host_mem_usage                                4604232                       # Number of bytes of host memory used
host_op_rate                                  1148869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1960.61                       # Real time elapsed on the host
host_tick_rate                               70011651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137266                       # Number of seconds simulated
sim_ticks                                137265859500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1256982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2512727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2757                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321804                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318025                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318357                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          332                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        321978                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590288                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9614318                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2757                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29097231                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       348905                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157623                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    274483212                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.443285                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.717367                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    195758435     71.32%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     13621773      4.96%     76.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7625345      2.78%     79.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7029131      2.56%     81.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6568422      2.39%     84.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5925844      2.16%     86.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4482206      1.63%     87.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4374825      1.59%     89.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29097231     10.60%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    274483212                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997073                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683004                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764676                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398671     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723818     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823110     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719300     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804496      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157623                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246912                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.098127                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.098127                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    196226346                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396583167                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       20955094                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50772452                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7694                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6570067                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107875722                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28522077                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            321978                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25387300                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           249133959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250417003                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15388                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001173                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25390066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318025                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.912161                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    274531719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.445292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.917396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      212854271     77.53%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5050342      1.84%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3583755      1.31%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1982509      0.72%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2093026      0.76%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3520670      1.28%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3397834      1.24%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4143766      1.51%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37905546     13.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    274531719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547739045                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337349738                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2780                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318583                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.469938                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          143507415                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28522077                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      22056742                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107887241                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           78                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28537044                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396501620                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    114985338                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        14721                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    403544508                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       471139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     45523350                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7694                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     46443518                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1066278                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6814556                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3420                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       122555                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        54808                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3420                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       441780257                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396413824                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628804                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       277793285                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.443964                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396422478                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      300202246                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230811                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.910642                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.910642                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1358      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85441433     21.17%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           98      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44998350     11.15%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858664      1.20%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71746564     17.78%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52844053     13.09%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     15934936      3.95%     68.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679270      0.66%     69.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     99058328     24.55%     93.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25844971      6.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    403559236                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     371840867                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    740321474                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363186050                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363520561                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4635370                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011486                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           100      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        43663      0.94%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       119455      2.58%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        65216      1.41%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1137524     24.54%     29.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       136516      2.95%     32.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3092514     66.72%     99.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        40382      0.87%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     36352381                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    345966464                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33227774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33328407                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396501620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       403559236                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       343945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2384                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       259341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    274531719                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.469991                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.319505                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    171338327     62.41%     62.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     17854975      6.50%     68.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     17197741      6.26%     75.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12763046      4.65%     79.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     14344295      5.23%     85.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12594396      4.59%     89.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13439499      4.90%     94.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7962033      2.90%     97.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7037407      2.56%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    274531719                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.469991                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25387300                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2416967                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1031712                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107887241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28537044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     150357087                       # number of misc regfile reads
system.switch_cpus_1.numCycles              274531719                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      72158701                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8226153                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       23962574                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     56598386                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        23876                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978854939                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396540177                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377294344                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54065139                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     60448184                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7694                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    124337545                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         338269                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547868288                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286091940                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        41365484                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          641868355                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793061657                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3755546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        35265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7502158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          35265                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3422306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       282999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6844538                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         282999                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             888009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       370408                       # Transaction distribution
system.membus.trans_dist::CleanEvict           886574                       # Transaction distribution
system.membus.trans_dist::ReadExReq            367736                       # Transaction distribution
system.membus.trans_dist::ReadExResp           367736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        888009                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3768472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3768472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3768472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    104073792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    104073792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104073792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1255745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1255745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1255745                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4250760000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6878941250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1368466275500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3097716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1030972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3371755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8934                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           648896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          648896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3097716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11257683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11257704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    281884480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              281885376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          656122                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23880448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4411668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089049                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4376403     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35265      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4411668                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4408926000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5624374500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       324380                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324380                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       324380                       # number of overall hits
system.l2.overall_hits::total                  324380                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3422225                       # number of demand (read+write) misses
system.l2.demand_misses::total                3422232                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3422225                       # number of overall misses
system.l2.overall_misses::total               3422232                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 211045847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     211046589000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       741500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 211045847500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    211046589000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3746605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3746612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3746605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3746612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 61669.191096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61669.281627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 61669.191096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61669.281627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373132                       # number of writebacks
system.l2.writebacks::total                    373132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3422225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3422232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3422225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3422232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 176823597500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 176824269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 176823597500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 176824269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 51669.191096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51669.281627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 51669.191096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51669.281627                       # average overall mshr miss latency
system.l2.replacements                         373139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3049086                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3049086                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         8853                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8853                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         8934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16530.864198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16530.864198                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       275849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                275849                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373047                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373047                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  40214919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40214919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       648896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            648896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.574895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 107801.212716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107801.212716                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  36484449000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36484449000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.574895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 97801.212716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97801.212716                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        48531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3049178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3049185                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       741500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 170830928500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 170831670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3097709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3097716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 56025.239753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56025.354316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3049178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3049185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 140339148500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 140339820000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 46025.239753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46025.354316                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.391824                       # Cycle average of tags in use
system.l2.tags.total_refs                     1035307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    661924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.564087                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.391824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1730                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60675111                       # Number of tag accesses
system.l2.tags.data_accesses                 60675111                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2166487                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2166487                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2166487                       # number of overall hits
system.l3.overall_hits::total                 2166487                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1255738                       # number of demand (read+write) misses
system.l3.demand_misses::total                1255745                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1255738                       # number of overall misses
system.l3.overall_misses::total               1255745                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       629500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 128888847000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     128889476500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       629500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 128888847000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    128889476500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3422225                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3422232                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3422225                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3422232                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.366936                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.366937                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.366936                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.366937                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 102639.919314                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 102639.848456                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 102639.919314                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 102639.848456                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              370408                       # number of writebacks
system.l3.writebacks::total                    370408                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1255738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1255745                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1255738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1255745                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 113819991000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 113820536500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 113819991000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 113820536500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.366936                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.366937                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.366936                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.366937                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90639.919314                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 90639.848456                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90639.919314                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 90639.848456                       # average overall mshr miss latency
system.l3.replacements                        1519020                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        20961                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         20961                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           81                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   81                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               81                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data         5311                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  5311                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       367736                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              367736                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  34179466000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   34179466000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373047                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373047                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.985763                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.985763                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92945.662105                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92945.662105                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       367736                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         367736                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29766634000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  29766634000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.985763                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.985763                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80945.662105                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80945.662105                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2161176                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2161176                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       888002                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           888009                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       629500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  94709381000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  94710010500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3049178                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3049185                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.291227                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.291228                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 106654.468121                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 106654.336274                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       888002                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       888009                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  84053357000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  84053902500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.291227                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.291228                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 94654.468121                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 94654.336274                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     7007266                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1551788                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.515608                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1539.062964                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   617.515748                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.058491                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30610.362797                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.046968                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.018845                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.934154                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7474                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24576                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 111031628                       # Number of tag accesses
system.l3.tags.data_accesses                111031628                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3049185                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       743540                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4197705                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              81                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             81                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373047                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373047                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3049185                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10266851                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    242903296                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1519020                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23706112                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4941333                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.057272                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.232361                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4658334     94.27%     94.27% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 282999      5.73%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4941333                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3795401000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5133388500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     80367232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           80367680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23706112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23706112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1255738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1255745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       370408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             370408                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    585485949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585489213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172702171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172702171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172702171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    585485949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758191384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1255732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238910250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2668183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348630                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1255745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     370408                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1255745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   370408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             76264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             78220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             78142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            81133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            79872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22940                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38490725750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6278695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             62035832000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30651.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49401.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   339421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1255745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               370408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  680721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  382550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  148783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1083808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.023620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.565039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    74.399195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       797312     73.57%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       216295     19.96%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49234      4.54%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12094      1.12%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6214      0.57%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2274      0.21%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          261      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           93      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1083808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.059375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.827318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.612907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1722      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          8222     36.71%     44.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6094     27.21%     71.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3342     14.92%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1445      6.45%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          786      3.51%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          408      1.82%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          167      0.75%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           98      0.44%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           38      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           28      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           24      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           12      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.535045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.507650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.978552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16921     75.54%     75.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              234      1.04%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4137     18.47%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              970      4.33%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              126      0.56%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               80367296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23704640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                80367680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23706112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       585.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137277100000                       # Total gap between requests
system.mem_ctrls.avgGap                      84418.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     80366848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23704640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3263.739444257077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 585483151.402261137962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172691447.723022490740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1255738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       370408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       255500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  62035576500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3335305034750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49401.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9004408.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3886437660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2065671630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4508360220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          973269000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10835488560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60006710100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2178123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84454061010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.259041                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4800709250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4583540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 127881610250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3852022860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2047379730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4457616240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          960140700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10835488560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59991424980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2190995520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84335068590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.392165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4827455250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4583540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 127854864250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380408617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25387291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489449707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380408617                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653799                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25387291                       # number of overall hits
system.cpu.icache.overall_hits::total      1489449707                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total         24343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       965500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       965500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       965500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       965500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25387300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489474050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25387300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489474050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    39.662326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    39.662326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       752500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380408617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25387291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489449707                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25387300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489474050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    39.662326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       107500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.982366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489474048                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61191.982581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.280752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.701614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957920541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957920541                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391678483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    125004436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543099479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391678483                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416560                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    125004436                       # number of overall hits
system.cpu.dcache.overall_hits::total       543099479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4537960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27589950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264949                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787041                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4537960                       # number of overall misses
system.cpu.dcache.overall_misses::total      27589950                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42367358000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 245618797289                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 287986155289                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42367358000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 245618797289                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 287986155289                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129542396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570689429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129542396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570689429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048345                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53831.195579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54125.377326                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10438.081812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53831.195579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54125.377326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10438.081812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     54013857                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1118708                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.282355                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16182902                       # number of writebacks
system.cpu.dcache.writebacks::total          16182902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       782422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       782422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       782422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       782422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3755538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4542579                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3755538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4542579                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41580317000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 222113235289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 263693552289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41580317000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 222113235289                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 263693552289                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.028991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.028991                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52831.195579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 59142.853910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58049.304655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52831.195579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 59142.853910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58049.304655                       # average overall mshr miss latency
system.cpu.dcache.replacements               26787953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284827744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97180030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       402906566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6896241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3880130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11407005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33699145000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 198977388000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 232676533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101060160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414313571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038394                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53436.930137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 51281.113777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20397.688350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       782421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       782421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3097709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3728343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  33068511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 176129656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 209198167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52436.930137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 56858.037989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56110.225642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106850739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27824406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140192913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       657830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16182945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8668213000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  46641409289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55309622289                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55420.876303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 70901.918868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3417.772370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       657829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       814236                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8511806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  45983579289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54495385289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54420.876303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 69902.025130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66928.243518                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991969                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569910039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26788465                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.274457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   404.023498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    56.661603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    51.306868                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789108                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.110667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.100209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2309546181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2309546181                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1368466275500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753153500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 289713122000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
