#ifndef __MT2712__
#define __MT2712__
/**
  * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
  */
#define __CM4_REV                 0x0001  /*!< Core revision r0p1                            */
#define __MPU_PRESENT             1       /*!< mt2712 provides an MPU                     */
#define __NVIC_PRIO_BITS          4       /*!< mt2712 uses 4 Bits for the Priority Levels */
#define __Vendor_SysTickConfig    0       /*!< Set to 1 if different SysTick Config is used  */
#define __FPU_PRESENT             1       /*!< FPU present                    */
#define ARM_MATH_CM4              1       /*!< ARM_MATH_CM4 for building the library on Cortex-M4 target
                                          , use in kernel/CMSIS/Include/arm_math.h*/

/**
 * @brief MT2712 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
    /******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
    NonMaskableInt_IRQn = -14,    /*!< 2 Non Maskable Interrupt                                          */
    MemoryManagement_IRQn   = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
    BusFault_IRQn       = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
    UsageFault_IRQn     = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
    SVCall_IRQn     = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
    DebugMonitor_IRQn   = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
    PendSV_IRQn     = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
    SysTick_IRQn        = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
    /******  MT2712 specific Interrupt Numbers *********************************************************************/
    USB_MCU_IRQ_BIT0         = 0, 
    USB_MCU_IRQ_BIT1         = 1, 
    TS_IRQ_BIT               = 2, 
    TS_BATCH_IRQ_BIT         = 3, 
    LOWBATTERY_IRQ_BIT       = 4, 
    PWM_IRQ_BIT              = 5, 
    THERM_CTRL_IRQ_BIT       = 6, 
    MSDC0_IRQ_BIT            = 7, 
    MSDC1_IRQ_BIT            = 8, 
    MSDC2_IRQ_BIT            = 9, 
    MSDC3_IRQ_BIT            = 10, 
    I2C0_IRQ_BIT             = 12, 
    I2C1_IRQ_BIT             = 13, 
    I2C2_IRQ_BIT             = 14, 
    I2C3_IRQ_BIT             = 15, 
    I2C4_IRQ_BIT             = 16, 
    I2C6_IRQ_BIT             = 18, 
    UART0_IRQ_BIT            = 19, 
    UART1_IRQ_BIT            = 20, 
    UART2_IRQ_BIT            = 21, 
    UART3_IRQ_BIT            = 22, 
    NFIECC_IRQ_BIT           = 23, 
    NFI_IRQ_BIT              = 24, 
    AP_DMA_IRDA0_IRQ_BIT     = 25, 
    AP_DMA_I2C0_IRQ_BIT      = 26, 
    AP_DMA_I2C1_IRQ_BIT      = 27, 
    AP_DMA_I2C2_IRQ_BIT      = 28, 
    AP_DMA_I2C3_IRQ_BIT      = 29, 
    AP_DMA_I2C4_IRQ_BIT      = 30, 
    AP_DMA_UART0_TX_IRQ_BIT  = 31, 
    AP_DMA_UART0_RX_IRQ_BIT  = 32, 
    AP_DMA_UART1_TX_IRQ_BIT  = 33, 
    AP_DMA_UART1_RX_IRQ_BIT  = 34, 
    AP_DMA_UART2_TX_IRQ_BIT  = 35, 
    AP_DMA_UART2_RX_IRQ_BIT  = 36, 
    AP_DMA_UART3_TX_IRQ_BIT  = 37, 
    AP_DMA_UART3_RX_IRQ_BIT  = 38, 
    AP_DMA_UART4_TX_IRQ_BIT  = 39, 
    AP_DMA_UART4_RX_IRQ_BIT  = 40, 
    AP_DMA_UART5_TX_IRQ_BIT  = 41, 
    AP_DMA_UART5_RX_IRQ_BIT  = 42, 
    PE2_MAC_IRQ_P0_BIT       = 43, 
    IRDA_IRQ_BIT             = 44, 
    PE2_MAC_IRQ_P1_BIT       = 45, 
    SPI0_IRQ_BIT             = 46, 
    MSDC0_WAKEUP_PS_IRQ_BIT  = 47, 
    MSDC1_WAKEUP_PS_IRQ_BIT  = 48, 
    MSDC2_WAKEUP_PS_IRQ_BIT  = 49, 
    SSUSB_DEV_INT            = 50, 
    SSUSB_XHCI_INT_B         = 51, 
    MSDC3_WAKEUP_PS_IRQ_BIT  = 52, 
    PTP_FSM_IRQ_BIT          = 53, 
    UART4_IRQ_BIT            = 54, 
    UART5_IRQ_BIT            = 55, 
    WDT_IRQ_BIT              = 56, 
    DCC_APARM_IRQ_BIT        = 60, 
    BUS_DBG_TRACKER_IRQ_BIT  = 61, 
    APARM_DOMAIN_IRQ_BIT     = 62, 
    APARM_DECERR_IRQ_BIT     = 63, 
    DOMAIN_ABORT_IRQ_BIT0    = 64, 
    APMIXEDSYS_TX_IRQ        = 65, 
    MIPI_CSI_TX_IRQ          = 66, 
    MIPI_DSI_TX_IRQ          = 67, 
    INFRA_APB_ASYNC_IRQ      = 68, 
    TRNG_IRQ_BIT             = 69, 
    AFE_MCU_IRQ_BIT          = 70, 
    CQ_DMA_IRQ_BIT           = 71, 
    CQ_DMA_SEC_IRQ_BIT       = 72, 
    MM2_IOMMU_IRQ_B          = 73, 
    MM2_IOMMU_SEC_IRQ_B      = 74, 
    MM1_IOMMU_IRQ_B          = 75, 
    MM1_IOMMU_SEC_IRQ_B      = 76, 
    REFRESH_RATE_IRQ_BIT     = 77, 
    GCPU_IRQ_BIT             = 78, 
    GCPU_DMX_IRQ_BIT         = 79, 
    APXGPT_IRQ_BIT           = 80, 
    EINT_IRQ_BIT0            = 81, 
    EINT_IRQ_BIT1            = 82, 
    EINT_EVENT_IRQ_BIT0      = 83, 
    EINT_EVENT_IRQ_BIT1      = 84, 
    EINT_DIRECT_IRQ_BIT0     = 85, 
    EINT_DIRECT_IRQ_BIT1     = 86, 
    EINT_DIRECT_IRQ_BIT2     = 87, 
    EINT_DIRECT_IRQ_BIT3     = 88, 
    IRRX_IRQ_BIT             = 89, 
    KP_IRQ_BIT               = 90, 
    SLEEP_IRQ_BIT0           = 91, 
    SLEEP_IRQ_BIT1           = 92, 
    SLEEP_IRQ_BIT2           = 93, 
    SLEEP_IRQ_BIT3           = 94, 
    SLEEP_IRQ_BIT4           = 95, 
    SLEEP_IRQ_BIT5           = 96, 
    SLEEP_IRQ_BIT6           = 97, 
    SLEEP_IRQ_BIT7           = 98, 
    SEJ_APXGPT_IRQ_BIT       = 99, 
    SEJ_WDT_IRQ_BIT          = 100,
    SYS_TIMER_IRQ_BIT0       = 104,
    MM_MUTEX_IRQ_BIT         = 105,
    MDP_RDMA0_IRQ_BIT        = 106,
    MDP_RDMA1_IRQ_BIT        = 107,
    MDP_RSZ0_IRQ_BIT         = 108,
    MDP_RSZ1_IRQ_BIT         = 109,
    MDP_RSZ2_IRQ_BIT         = 110,
    MDP_TDSHP0_IRQ_BIT       = 111,
    MDP_TDSHP1_IRQ_BIT       = 112,
    MDP_WDMA_IRQ_BIT         = 113,
    MDP_WROT0_IRQ_BIT        = 114,
    MDP_WROT1_IRQ_BIT        = 115,
    DISP_OVL0_IRQ_BIT        = 116,
    DISP_OVL1_IRQ_BIT        = 117,
    DISP_RDMA0_IRQ_BIT       = 118,
    DISP_RDMA1_IRQ_BIT       = 119,
    DISP_RDMA2_IRQ_BIT       = 120,
    DISP_WDMA0_IRQ_BIT       = 121,
    DISP_WDMA1_IRQ_BIT       = 122,
    DISP_COLOR0_IRQ_BIT      = 123,
    DISP_COLOR1_IRQ_BIT      = 124,
    DISP_AAL_IRQ_BIT         = 125,
    DISP_GAMMA_IRQ_BIT       = 126,
    DISP_UFOE_IRQ_BIT        = 127,
    DSI0_IRQ_BIT             = 128,
    DSI1_IRQ_BIT             = 129,
    DPI0_IRQ_BIT             = 130,
    MJC_APB_ERR_IRQ_BIT      = 131,
    DISP_OD_IRQ_BIT          = 132,
    DPI1_IRQ_BIT             = 133,
    VENC_IRQ_BIT             = 134,
    SMI_LARB3_IRQ_BIT        = 135,
    JPGDEC1_IRQ_BIT          = 136,
    VEN2_IRQ_BIT             = 138,
    JPGDEC_IRQ_BIT           = 139,
    VDEC_IRQ_BIT             = 140,
    SMI_LARB1_IRQ_BIT        = 141,
    IMG_RESZ_IRQ_BIT         = 142,
    SMI_LARB0_IRQ_BIT        = 143,
    SMI_LARB4_IRQ_BIT        = 144,
    SMI_LARB2_IRQ_BIT        = 145,
    SENINF_IRQ_BIT           = 146,
    CAM0_IRQ_BIT             = 147,
    CAM1_IRQ_BIT             = 148,
    CAM2_IRQ_BIT             = 149,
    CAM_SV0_IRQ_BIT          = 150,
    CAM_SV1_IRQ_BIT          = 151,
    MD_WDT_IRQ_BIT           = 161,
    CLDMA_AP_IRQ_BIT         = 162,
    AP2MD_BUS_TIMEOUT_IRQ_BIT= 163,
    SMI_LARB6_IRQ_BIT        = 164,
    SMI_LARB7_IRQ_BIT        = 168,
    SMI_LARB5_IRQ_BIT        = 169,
    ASYS_MCU_IRQ_BIT         = 170,
    ASRC1_MCU_IRQ_BIT        = 171,
    ASRC2_MCU_IRQ_BIT        = 172,
    ASRC3_MCU_IRQ_BIT        = 173,
    ASRC4_MCU_IRQ_BIT        = 174,
    ASRC5_MCU_IRQ_BIT        = 175,
    SYS_TIMER_IRQ_BIT1       = 180,
    SYS_TIMER_IRQ_BIT2       = 181,
    SYS_TIMER_IRQ_BIT3       = 182,
    SYS_TIMER_IRQ_BIT4       = 183,
    SYS_TIMER_IRQ_BIT5       = 184,
    MDP_RDMA2_IRQ_BIT        = 185,
    MDP_RDMA3_IRQ_BIT        = 186,
    MDP_WROT2_IRQ_BIT        = 187,
    DISP_AAL1_IRQ_BIT        = 188,
    DISP_OD1_IRQ_BIT         = 189,
    DISP_OVL2_IRQ_BIT        = 190,
    DISP_COLOR2_IRQ_BIT      = 191,
    DISP_WDMA2_IRQ_BIT       = 192,
    MDP_TDSHP2_IRQ_BIT       = 193,
    DSI2_IRQ_BIT             = 194,
    DSI3_IRQ_BIT             = 195,
    CAM_SV2_IRQ_BIT          = 196,
    CAM_SV3_IRQ_BIT          = 197,
    CAM_SV4_IRQ_BIT          = 198,
    CAM_SV5_IRQ_BIT          = 199,
    DISPFMT_VSYNC_IRQ_BIT    = 200,
    VDO_DISP_END_IRQ_BIT     = 201,
    VDO_UNDER_RUN_IRQ_BIT    = 202,
    WR_CHANNEL_DI_IRQ_BIT    = 203,
    WR_CHANNEL_VDI_IRQ_BIT   = 204,
    NR_IRQ_BIT               = 205,
    VDOIN_IRQ_BIT            = 206,
    DUMMY0_IRQ_BIT           = 207,
    DUMMY1_IRQ_BIT           = 208,
    DUMMY2_IRQ_BIT           = 209,
    DUMMY3_IRQ_BIT           = 210,
    SPI1_IRQ_BIT             = 211,
    SPI2_IRQ_BIT             = 212,
    SPI3_IRQ_BIT             = 213,
    SPI4_IRQ_BIT             = 214,
    SPI5_IRQ_BIT             = 215,
    GCPU_MMU_IRQ_BIT         = 216,
    GCPU_MMU_SEC_IRQ_BIT     = 217,
    SRAM_ECC_ERROR_BIT       = 218,
    MD32_EINT_IRQ_BIT        = 221,
    SC_SPM_MD32_IRQ_BIT      = 222,
    SYS_CIRQ_EVENT_BIT       = 223,
    SOFT_NS_IRQ_BIT          = 235,
    SOFT_IRQ0_BIT            = 236,
    TIMER_IRQ_BIT            = 237,
    SOFT_IRQ1_BIT            = 238,
    SOFT_IRQ2_BIT            = 239,
    IRQ_MAX_CHANNEL          = 240
} IRQn_Type;


typedef enum {
    OS_TIMER_DUAL_IRQ = 0,
    TIMER_DUAL_5_IRQ = 1,
    TIMER_DUAL_4_IRQ = 2,
    TIMER_DUAL_3_IRQ = 3,
    TIMER_DUAL_2_IRQ = 4,
    TIMER_DUAL_1_IRQ = 5,
    TIMER_DUAL_0_IRQ = 6,
    IPC_HOST2PWR = 7,
    INTC_PWR_IRQ_MAX_CH = 96
} INTC_PWR_IRQn_Type;


#include "core_cm4.h"             /*  Cortex-M4 processor and core peripherals */
#include <stdint.h>
#endif
