INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/cla_multiplier_project/cla_multiplier_project.srcs/sim_1/new/cla_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/cla_multiplier_project/cla_multiplier_project.srcs/sim_1/new/cla_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wb_cla_multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/cla_multiplier_project/cla_multiplier_project.srcs/sources_1/new/cpu_wb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wb_cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/cla_multiplier_project/cla_multiplier_project.srcs/sources_1/new/cpu_wb_cla_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wb_cla_multiplier
