{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704825763787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704825763788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 22:12:43 2024 " "Processing started: Tue Jan  9 22:12:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704825763788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825763788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825763788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704825764639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704825764640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704825783855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704825783906 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ci controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): variable \"ci\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704825783909 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init1_t controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"init1_t\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init1_r controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"init1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init0_cnt controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"init0_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_cnt controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"en_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ci controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"ci\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_x controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"load_x\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_t controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"load_t\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783910 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783911 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_r controller.v(5) " "Verilog HDL Always Construct warning at controller.v(5): inferring latch(es) for variable \"load_r\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704825783911 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_r controller.v(5) " "Inferred latch for \"load_r\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel controller.v(5) " "Inferred latch for \"sel\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_t controller.v(5) " "Inferred latch for \"load_t\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_x controller.v(5) " "Inferred latch for \"load_x\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci controller.v(5) " "Inferred latch for \"ci\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783912 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_cnt controller.v(5) " "Inferred latch for \"en_cnt\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init0_cnt controller.v(5) " "Inferred latch for \"init0_cnt\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init1_r controller.v(5) " "Inferred latch for \"init1_r\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init1_t controller.v(5) " "Inferred latch for \"init1_t\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783913 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready controller.v(5) " "Inferred latch for \"ready\" at controller.v(5)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825783913 "|controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_t\$latch " "Latch load_t\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.compare " "Ports D and ENA on the latch are fed by the same signal ps.compare" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704825784664 ""}  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704825784664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_cnt\$latch " "Latch en_cnt\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.mult3 " "Ports D and ENA on the latch are fed by the same signal ps.mult3" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704825784665 ""}  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704825784665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel\$latch " "Latch sel\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.mult3 " "Ports D and ENA on the latch are fed by the same signal ps.mult3" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704825784665 ""}  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704825784665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ci\$latch " "Latch ci\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.mult1 " "Ports D and ENA on the latch are fed by the same signal ps.mult1" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704825784665 ""}  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704825784665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ready\$latch " "Latch ready\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.init " "Ports D and ENA on the latch are fed by the same signal ps.init" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704825784665 ""}  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 5 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704825784665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "load_x VCC " "Pin \"load_x\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704825784690 "|controller|load_x"} { "Warning" "WMLS_MLS_STUCK_PIN" "init1_t VCC " "Pin \"init1_t\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704825784690 "|controller|init1_t"} { "Warning" "WMLS_MLS_STUCK_PIN" "init1_r VCC " "Pin \"init1_r\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704825784690 "|controller|init1_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_r VCC " "Pin \"load_r\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704825784690 "|controller|load_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "init0_cnt VCC " "Pin \"init0_cnt\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA6/controller.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704825784690 "|controller|init0_cnt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704825784690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704825784856 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704825785802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704825786179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704825786179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704825786285 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704825786285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704825786285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704825786285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704825786395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 22:13:06 2024 " "Processing ended: Tue Jan  9 22:13:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704825786395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704825786395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704825786395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704825786395 ""}
