0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sim_1/new/larger_number_testbench.v,1646229158,verilog,,,,larger_number_testbench,,,,,,,,
C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sources_1/new/larger_number.v,1646229297,verilog,,C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sim_1/new/larger_number_testbench.v,,larger_number,,,,,,,,
