// Seed: 3925804782
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  assign id_2 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output tri0 id_2
    , id_6,
    input wor id_3,
    output supply1 id_4
);
  wire [1 : 1  ==  -1] id_7;
  parameter id_8 = 1;
  parameter id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
  final begin : LABEL_0
    id_6 <= 1 - -1;
  end
endmodule
