Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Aug 20 17:49:32 2025
| Host         : c019243 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       8           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        13          
TIMING-18  Warning           Missing input or output delay                                     17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: eth_tx_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_MII/n1382/n555_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_MII/n1392/n523_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.007        0.000                      0                 5780        0.010        0.000                      0                 5780        4.020        0.000                       0                  2966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.007        0.000                      0                 5780        0.010        0.000                      0                 5780        4.020        0.000                       0                  2966  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n317_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.675ns (52.422%)  route 4.243ns (47.578%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.728     9.876    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.118     9.994 r  i_FC_1002_MII/n2910_carry_i_6/O
                         net (fo=2, routed)           0.594    10.588    i_FC_1002_MII/n2910_carry_i_6_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.914 r  i_FC_1002_MII/n2910_carry_i_1/O
                         net (fo=1, routed)           0.000    10.914    i_FC_1002_MII/n2910_carry_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.315 r  i_FC_1002_MII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.315    i_FC_1002_MII/n1391/n2910_carry_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.586 f  i_FC_1002_MII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.674    12.260    i_FC_1002_MII/n1391/n2910_carry__0_n_3
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.373    12.633 r  i_FC_1002_MII/n317[3]_i_2/O
                         net (fo=1, routed)           0.474    13.107    i_FC_1002_MII/n317[3]_i_2_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.687 r  i_FC_1002_MII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    i_FC_1002_MII/n317_reg[3]_i_1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  i_FC_1002_MII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    i_FC_1002_MII/n317_reg[7]_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  i_FC_1002_MII/n317_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.915    i_FC_1002_MII/n317_reg[11]_i_1_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.138 r  i_FC_1002_MII/n317_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.000    14.138    i_FC_1002_MII/n317_reg[12]_i_3_n_7
    SLICE_X49Y85         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.508    14.931    i_FC_1002_MII/Clk
    SLICE_X49Y85         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[12]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.062    15.144    i_FC_1002_MII/n1391/n317_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n317_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 4.672ns (52.406%)  route 4.243ns (47.594%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.728     9.876    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.118     9.994 r  i_FC_1002_MII/n2910_carry_i_6/O
                         net (fo=2, routed)           0.594    10.588    i_FC_1002_MII/n2910_carry_i_6_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.914 r  i_FC_1002_MII/n2910_carry_i_1/O
                         net (fo=1, routed)           0.000    10.914    i_FC_1002_MII/n2910_carry_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.315 r  i_FC_1002_MII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.315    i_FC_1002_MII/n1391/n2910_carry_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.586 f  i_FC_1002_MII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.674    12.260    i_FC_1002_MII/n1391/n2910_carry__0_n_3
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.373    12.633 r  i_FC_1002_MII/n317[3]_i_2/O
                         net (fo=1, routed)           0.474    13.107    i_FC_1002_MII/n317[3]_i_2_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.687 r  i_FC_1002_MII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    i_FC_1002_MII/n317_reg[3]_i_1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  i_FC_1002_MII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    i_FC_1002_MII/n317_reg[7]_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.135 r  i_FC_1002_MII/n317_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.135    i_FC_1002_MII/n317_reg[11]_i_1_n_6
    SLICE_X49Y84         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.507    14.930    i_FC_1002_MII/Clk
    SLICE_X49Y84         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[9]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.062    15.143    i_FC_1002_MII/n1391/n317_reg[9]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n317_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 4.651ns (52.293%)  route 4.243ns (47.707%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.728     9.876    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.118     9.994 r  i_FC_1002_MII/n2910_carry_i_6/O
                         net (fo=2, routed)           0.594    10.588    i_FC_1002_MII/n2910_carry_i_6_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.326    10.914 r  i_FC_1002_MII/n2910_carry_i_1/O
                         net (fo=1, routed)           0.000    10.914    i_FC_1002_MII/n2910_carry_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.315 r  i_FC_1002_MII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.315    i_FC_1002_MII/n1391/n2910_carry_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.586 f  i_FC_1002_MII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.674    12.260    i_FC_1002_MII/n1391/n2910_carry__0_n_3
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.373    12.633 r  i_FC_1002_MII/n317[3]_i_2/O
                         net (fo=1, routed)           0.474    13.107    i_FC_1002_MII/n317[3]_i_2_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.687 r  i_FC_1002_MII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    i_FC_1002_MII/n317_reg[3]_i_1_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  i_FC_1002_MII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    i_FC_1002_MII/n317_reg[7]_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.114 r  i_FC_1002_MII/n317_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.114    i_FC_1002_MII/n317_reg[11]_i_1_n_4
    SLICE_X49Y84         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.507    14.930    i_FC_1002_MII/Clk
    SLICE_X49Y84         FDRE                                         r  i_FC_1002_MII/n1391/n317_reg[11]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.062    15.143    i_FC_1002_MII/n1391/n317_reg[11]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.325ns (38.554%)  route 5.299ns (61.446%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.372    13.844    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.509    14.932    i_FC_1002_MII/Clk
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[0]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.878    i_FC_1002_MII/n1391/n316_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.325ns (38.554%)  route 5.299ns (61.446%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.372    13.844    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.509    14.932    i_FC_1002_MII/Clk
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[5]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.878    i_FC_1002_MII/n1391/n316_reg[5]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.325ns (38.554%)  route 5.299ns (61.446%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.372    13.844    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.509    14.932    i_FC_1002_MII/Clk
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[6]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.878    i_FC_1002_MII/n1391/n316_reg[6]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.325ns (38.554%)  route 5.299ns (61.446%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.372    13.844    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.509    14.932    i_FC_1002_MII/Clk
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[7]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.878    i_FC_1002_MII/n1391/n316_reg[7]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.325ns (38.554%)  route 5.299ns (61.446%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.372    13.844    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.509    14.932    i_FC_1002_MII/Clk
    SLICE_X45Y84         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[8]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.878    i_FC_1002_MII/n1391/n316_reg[8]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.325ns (38.616%)  route 5.285ns (61.384%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.358    13.830    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.506    14.929    i_FC_1002_MII/Clk
    SLICE_X47Y83         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[1]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_FC_1002_MII/n1391/n316_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 i_FC_1002_MII/n1391/n264_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n316_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.325ns (38.616%)  route 5.285ns (61.384%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X54Y83         FDRE                                         r  i_FC_1002_MII/n1391/n264_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1391/n264_reg[1]/Q
                         net (fo=9, routed)           0.610     6.347    i_FC_1002_MII/n1391/n264_reg[1]
    SLICE_X56Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.471 r  i_FC_1002_MII/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     6.471    i_FC_1002_MII/i__carry_i_3__5_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 f  i_FC_1002_MII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.739     8.292    i_FC_1002_MII/n1391/n12321_out[15]
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.307     8.599 f  i_FC_1002_MII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.425     9.024    i_FC_1002_MII/n2910_carry__0_i_4_n_0
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124     9.148 r  i_FC_1002_MII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.660     9.808    i_FC_1002_MII/n2910_carry__0_i_2_n_0
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.932 r  i_FC_1002_MII/n2910_carry_i_11/O
                         net (fo=2, routed)           0.817    10.750    i_FC_1002_MII/n2910_carry_i_11_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    10.874 r  i_FC_1002_MII/n3181_carry_i_3/O
                         net (fo=1, routed)           0.000    10.874    i_FC_1002_MII/n3181_carry_i_3_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.424 r  i_FC_1002_MII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.808    12.231    i_FC_1002_MII/n1391/n3181_carry_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  i_FC_1002_MII/n316[12]_i_7/O
                         net (fo=4, routed)           0.450    12.805    i_FC_1002_MII/n316[12]_i_7_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.929 f  i_FC_1002_MII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.348    i_FC_1002_MII/n1391/n318[1]
    SLICE_X47Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  i_FC_1002_MII/n316[12]_i_1/O
                         net (fo=13, routed)          0.358    13.830    i_FC_1002_MII/n316[12]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.506    14.929    i_FC_1002_MII/Clk
    SLICE_X47Y83         FDRE                                         r  i_FC_1002_MII/n1391/n316_reg[2]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X47Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.875    i_FC_1002_MII/n1391/n316_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1391/n248_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n121_reg[n4][40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.200%)  route 0.201ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.569     1.488    i_FC_1002_MII/Clk
    SLICE_X41Y99         FDRE                                         r  i_FC_1002_MII/n1391/n248_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  i_FC_1002_MII/n1391/n248_reg[40]/Q
                         net (fo=1, routed)           0.201     1.831    i_FC_1002_MII/n1391/n248[40]
    SLICE_X41Y100        FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n4][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.835     2.000    i_FC_1002_MII/Clk
    SLICE_X41Y100        FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n4][40]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.066     1.820    i_FC_1002_MII/n1391/n121_reg[n4][40]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1383/n657_reg[n24][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n298_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.063%)  route 0.218ns (53.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.565     1.484    i_FC_1002_MII/Clk
    SLICE_X51Y94         FDRE                                         r  i_FC_1002_MII/n1383/n657_reg[n24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i_FC_1002_MII/n1383/n657_reg[n24][16]/Q
                         net (fo=4, routed)           0.218     1.843    i_FC_1002_MII/n1354[n55][n33][n24][16]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.888 r  i_FC_1002_MII/n298[16]_i_1/O
                         net (fo=1, routed)           0.000     1.888    i_FC_1002_MII/n298[16]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  i_FC_1002_MII/n1391/n298_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.834     1.999    i_FC_1002_MII/Clk
    SLICE_X55Y95         FDRE                                         r  i_FC_1002_MII/n1391/n298_reg[16]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092     1.840    i_FC_1002_MII/n1391/n298_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1383/n713_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1383/n654_reg[n5][40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.425%)  route 0.214ns (62.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.563     1.482    i_FC_1002_MII/Clk
    SLICE_X40Y101        FDRE                                         r  i_FC_1002_MII/n1383/n713_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  i_FC_1002_MII/n1383/n713_reg[32]/Q
                         net (fo=4, routed)           0.214     1.824    i_FC_1002_MII/n1383/n713_reg_n_0_[32]
    SLICE_X40Y99         FDRE                                         r  i_FC_1002_MII/n1383/n654_reg[n5][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.841     2.006    i_FC_1002_MII/Clk
    SLICE_X40Y99         FDRE                                         r  i_FC_1002_MII/n1383/n654_reg[n5][40]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.016     1.776    i_FC_1002_MII/n1383/n654_reg[n5][40]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1391/n245_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n244_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.206%)  route 0.225ns (54.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.560     1.479    i_FC_1002_MII/Clk
    SLICE_X53Y85         FDRE                                         r  i_FC_1002_MII/n1391/n245_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  i_FC_1002_MII/n1391/n245_reg[7]/Q
                         net (fo=1, routed)           0.225     1.846    i_FC_1002_MII/n1391/n245[7]
    SLICE_X47Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.891 r  i_FC_1002_MII/n244[7]_i_1/O
                         net (fo=1, routed)           0.000     1.891    i_FC_1002_MII/n244[7]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  i_FC_1002_MII/n1391/n244_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.836     2.001    i_FC_1002_MII/Clk
    SLICE_X47Y91         FDRE                                         r  i_FC_1002_MII/n1391/n244_reg[7]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.842    i_FC_1002_MII/n1391/n244_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1390/n439_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1390/n424_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.321%)  route 0.237ns (62.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.555     1.474    i_FC_1002_MII/Clk
    SLICE_X57Y77         FDRE                                         r  i_FC_1002_MII/n1390/n439_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_FC_1002_MII/n1390/n439_reg[79]/Q
                         net (fo=1, routed)           0.237     1.852    i_FC_1002_MII/n1390/n439_reg_n_0_[79]
    SLICE_X46Y78         FDRE                                         r  i_FC_1002_MII/n1390/n424_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.825     1.990    i_FC_1002_MII/Clk
    SLICE_X46Y78         FDRE                                         r  i_FC_1002_MII/n1390/n424_reg[7]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.063     1.802    i_FC_1002_MII/n1390/n424_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1383/n657_reg[n24][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n298_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.487%)  route 0.223ns (54.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.565     1.484    i_FC_1002_MII/Clk
    SLICE_X51Y95         FDRE                                         r  i_FC_1002_MII/n1383/n657_reg[n24][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i_FC_1002_MII/n1383/n657_reg[n24][15]/Q
                         net (fo=4, routed)           0.223     1.848    i_FC_1002_MII/n1354[n55][n33][n24][15]
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.893 r  i_FC_1002_MII/n298[15]_i_1/O
                         net (fo=1, routed)           0.000     1.893    i_FC_1002_MII/n298[15]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  i_FC_1002_MII/n1391/n298_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.834     1.999    i_FC_1002_MII/Clk
    SLICE_X55Y95         FDRE                                         r  i_FC_1002_MII/n1391/n298_reg[15]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092     1.840    i_FC_1002_MII/n1391/n298_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1392/ReadWord_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n521_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.642%)  route 0.222ns (54.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.556     1.475    i_FC_1002_MII/Clk
    SLICE_X48Y78         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_FC_1002_MII/n1392/ReadWord_reg[31]/Q
                         net (fo=2, routed)           0.222     1.838    i_FC_1002_MII/p_0_in1_in[7]
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  i_FC_1002_MII/n521[7]_i_2/O
                         net (fo=1, routed)           0.000     1.883    i_FC_1002_MII/n521[7]_i_2_n_0
    SLICE_X55Y78         FDSE                                         r  i_FC_1002_MII/n1392/n521_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.822     1.987    i_FC_1002_MII/Clk
    SLICE_X55Y78         FDSE                                         r  i_FC_1002_MII/n1392/n521_reg[7]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X55Y78         FDSE (Hold_fdse_C_D)         0.092     1.828    i_FC_1002_MII/n1392/n521_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1391/n247_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n121_reg[n13][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.983%)  route 0.228ns (64.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.561     1.480    i_FC_1002_MII/Clk
    SLICE_X48Y101        FDRE                                         r  i_FC_1002_MII/n1391/n247_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  i_FC_1002_MII/n1391/n247_reg[6]/Q
                         net (fo=2, routed)           0.228     1.836    i_FC_1002_MII/n1391/n247[6]
    SLICE_X46Y99         FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.838     2.003    i_FC_1002_MII/Clk
    SLICE_X46Y99         FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n13][6]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.023     1.780    i_FC_1002_MII/n1391/n121_reg[n13][6]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1391/n244_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1391/n121_reg[n24][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.853%)  route 0.252ns (64.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.568     1.487    i_FC_1002_MII/Clk
    SLICE_X45Y94         FDRE                                         r  i_FC_1002_MII/n1391/n244_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  i_FC_1002_MII/n1391/n244_reg[21]/Q
                         net (fo=2, routed)           0.252     1.881    i_FC_1002_MII/n1391/n244_reg_n_0_[21]
    SLICE_X45Y100        FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n24][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.833     1.998    i_FC_1002_MII/Clk
    SLICE_X45Y100        FDRE                                         r  i_FC_1002_MII/n1391/n121_reg[n24][21]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.071     1.823    i_FC_1002_MII/n1391/n121_reg[n24][21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_FC_1002_MII/n1383/n655_reg[n12][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1390/n426_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.918%)  route 0.252ns (64.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.565     1.484    i_FC_1002_MII/Clk
    SLICE_X52Y99         FDRE                                         r  i_FC_1002_MII/n1383/n655_reg[n12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i_FC_1002_MII/n1383/n655_reg[n12][1]/Q
                         net (fo=5, routed)           0.252     1.877    i_FC_1002_MII/n1354[n55][n31][n12][1]
    SLICE_X52Y100        FDRE                                         r  i_FC_1002_MII/n1390/n426_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.828     1.994    i_FC_1002_MII/Clk
    SLICE_X52Y100        FDRE                                         r  i_FC_1002_MII/n1390/n426_reg[1]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.070     1.818    i_FC_1002_MII/n1390/n426_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  i_FC_1002_MII/n1383/n687/n798/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y34  i_FC_1002_MII/n1383/n730/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  i_FC_1002_MII/n1391/GenRxMem.RxFIFO/n580_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  i_FC_1002_MII/n1383/n687/n798/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  i_FC_1002_MII/n1383/n688/n766/n580_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  i_FC_1002_MII/n1383/n688/n766/n580_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  i_FC_1002_MII/n1383/n730/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  i_FC_1002_MII/n1390/n455/n580_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  i_FC_1002_MII/n1390/n455/n580_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   i_FC_1002_MII/n1390/n455/n580_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[32]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[32]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[33]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[33]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[34]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[34]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[35]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[35]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[36]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[36]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[32]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[32]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[33]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[33]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[34]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[34]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[35]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[35]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[36]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y79  i_FC_1002_MII/n1392/CommandHeader_reg[36]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.075ns  (logic 5.071ns (41.999%)  route 7.003ns (58.001%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           7.003     8.545    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.075 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.075    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.043ns  (logic 5.020ns (41.684%)  route 7.023ns (58.316%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           7.023     8.532    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    12.043 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.043    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.203ns  (logic 5.108ns (50.062%)  route 5.095ns (49.938%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           5.095     6.626    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.203 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.203    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 5.086ns (49.956%)  route 5.095ns (50.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           5.095     6.607    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.182 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.182    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/C
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.472     0.472 r  i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/Q
                         net (fo=1, routed)           0.001     0.473    eth_txd_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     4.026 r  eth_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.026    eth_txd[2]
    J13                                                               r  eth_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y112        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/C
    OLOGIC_X0Y112        FDRE (Prop_fdre_C_Q)         0.472     0.472 r  i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/Q
                         net (fo=1, routed)           0.001     0.473    eth_txd_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.552     4.025 r  eth_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.025    eth_txd[1]
    J14                                                               r  eth_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_tx_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.012ns  (logic 4.011ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/C
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.472     0.472 r  i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/Q
                         net (fo=1, routed)           0.001     0.473    eth_tx_en_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     4.012 r  eth_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000     4.012    eth_tx_en
    H15                                                               r  eth_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 3.999ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/C
    OLOGIC_X0Y120        FDRE (Prop_fdre_C_Q)         0.472     0.472 r  i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/Q
                         net (fo=1, routed)           0.001     0.473    eth_txd_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         3.527     4.000 r  eth_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    eth_txd[0]
    H14                                                               r  eth_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.993ns  (logic 3.992ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y114        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/C
    OLOGIC_X0Y114        FDRE (Prop_fdre_C_Q)         0.472     0.472 r  i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/Q
                         net (fo=1, routed)           0.001     0.473    eth_txd_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         3.520     3.993 r  eth_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.993    eth_txd[3]
    H17                                                               r  eth_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n898_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_FC_1002_MII/II_MII_1/n898_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/n898_reg/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_FC_1002_MII/II_MII_1/n898_reg/Q
                         net (fo=2, routed)           0.522     0.978    i_FC_1002_MII/n898
    SLICE_X28Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.102 r  i_FC_1002_MII/n898_i_1/O
                         net (fo=1, routed)           0.000     1.102    i_FC_1002_MII/n898_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  i_FC_1002_MII/II_MII_1/n898_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n898_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_FC_1002_MII/II_MII_1/n898_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/n898_reg/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  i_FC_1002_MII/II_MII_1/n898_reg/Q
                         net (fo=2, routed)           0.185     0.326    i_FC_1002_MII/n898
    SLICE_X28Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  i_FC_1002_MII/n898_i_1/O
                         net (fo=1, routed)           0.000     0.371    i_FC_1002_MII/n898_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  i_FC_1002_MII/II_MII_1/n898_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y114        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/C
    OLOGIC_X0Y114        FDRE (Prop_fdre_C_Q)         0.177     0.177 r  i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/Q
                         net (fo=1, routed)           0.001     0.178    eth_txd_OBUF[3]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.399 r  eth_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.399    eth_txd[3]
    H17                                                               r  eth_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.406ns  (logic 1.405ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/C
    OLOGIC_X0Y120        FDRE (Prop_fdre_C_Q)         0.177     0.177 r  i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/Q
                         net (fo=1, routed)           0.001     0.178    eth_txd_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         1.228     1.406 r  eth_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.406    eth_txd[0]
    H14                                                               r  eth_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_tx_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 1.417ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y111        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/C
    OLOGIC_X0Y111        FDRE (Prop_fdre_C_Q)         0.177     0.177 r  i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/Q
                         net (fo=1, routed)           0.001     0.178    eth_tx_en_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     1.418 r  eth_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000     1.418    eth_tx_en
    H15                                                               r  eth_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.431ns  (logic 1.430ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y112        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/C
    OLOGIC_X0Y112        FDRE (Prop_fdre_C_Q)         0.177     0.177 r  i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/Q
                         net (fo=1, routed)           0.001     0.178    eth_txd_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.431 r  eth_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.431    eth_txd[1]
    J14                                                               r  eth_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/C
                            (rising edge-triggered cell FDRE)
  Destination:            eth_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.431ns  (logic 1.430ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/C
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.177     0.177 r  i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/Q
                         net (fo=1, routed)           0.001     0.178    eth_txd_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.431 r  eth_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.431    eth_txd[2]
    J13                                                               r  eth_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.554ns (48.140%)  route 1.674ns (51.860%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.674     1.954    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.229 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.229    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.250ns  (logic 1.576ns (48.484%)  route 1.674ns (51.516%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.674     1.973    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.250 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.250    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.291ns  (logic 1.489ns (34.687%)  route 2.803ns (65.313%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.803     3.080    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.291 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.291    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.370ns  (logic 1.539ns (35.227%)  route 2.830ns (64.773%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.830     3.139    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.370 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.370    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_FC_1002_MII/n1383/n359_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rstn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.147ns (41.043%)  route 5.958ns (58.957%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.620     5.223    i_FC_1002_MII/Clk
    SLICE_X36Y75         FDRE                                         r  i_FC_1002_MII/n1383/n359_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  i_FC_1002_MII/n1383/n359_reg/Q
                         net (fo=37, routed)          2.267     7.946    i_FC_1002_MII/n1354[n50]
    SLICE_X29Y86         LUT1 (Prop_lut1_I0_O)        0.124     8.070 r  i_FC_1002_MII/MII_RST_N_INST_0/O
                         net (fo=38, routed)          3.690    11.760    eth_rstn_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.567    15.328 r  eth_rstn_OBUF_inst/O
                         net (fo=0)                   0.000    15.328    eth_rstn
    C16                                                               r  eth_rstn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n533/n164_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 3.990ns (55.693%)  route 3.174ns (44.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.625     5.228    i_FC_1002_MII/Clk
    SLICE_X47Y82         FDRE                                         r  i_FC_1002_MII/n1392/n533/n164_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  i_FC_1002_MII/n1392/n533/n164_reg/Q
                         net (fo=1, routed)           3.174     8.858    qspi_dq_IBUF__0[0]
    K17                  OBUF (Prop_obuf_I_O)         3.534    12.392 r  qspi_dq_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.392    qspi_dq[0]
    K17                                                               r  qspi_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n533/n163_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.052ns (57.829%)  route 2.955ns (42.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.625     5.228    i_FC_1002_MII/Clk
    SLICE_X46Y82         FDSE                                         r  i_FC_1002_MII/n1392/n533/n163_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDSE (Prop_fdse_C_Q)         0.518     5.746 r  i_FC_1002_MII/n1392/n533/n163_reg/Q
                         net (fo=2, routed)           2.955     8.701    qspi_cs_OBUF
    L13                  OBUF (Prop_obuf_I_O)         3.534    12.235 r  qspi_cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.235    qspi_cs
    L13                                                               r  qspi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/FD_REF_CLK/FD0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 4.016ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.713     5.316    i_FC_1002_MII/Clk
    OLOGIC_X0Y106        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_REF_CLK/FD0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.472     5.788 r  i_FC_1002_MII/II_MII_1/FD_REF_CLK/FD0/Q
                         net (fo=1, routed)           0.001     5.789    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544     9.332 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     9.332    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n900_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 0.456ns (15.192%)  route 2.546ns (84.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.622     5.225    i_FC_1002_MII/Clk
    SLICE_X28Y74         FDRE                                         r  i_FC_1002_MII/II_MII_1/n900_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  i_FC_1002_MII/II_MII_1/n900_reg[2]/Q
                         net (fo=1, routed)           2.546     8.226    i_FC_1002_MII/II_MII_1/n900_reg_n_0_[2]
    OLOGIC_X0Y115        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_TXD2/FD0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n900_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.917ns  (logic 0.456ns (15.631%)  route 2.461ns (84.369%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.622     5.225    i_FC_1002_MII/Clk
    SLICE_X28Y74         FDRE                                         r  i_FC_1002_MII/II_MII_1/n900_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  i_FC_1002_MII/II_MII_1/n900_reg[0]/Q
                         net (fo=1, routed)           2.461     8.142    i_FC_1002_MII/II_MII_1/n900_reg_n_0_[0]
    OLOGIC_X0Y120        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_TXD0/FD0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n900_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.909ns  (logic 0.419ns (14.402%)  route 2.490ns (85.598%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.622     5.225    i_FC_1002_MII/Clk
    SLICE_X28Y74         FDRE                                         r  i_FC_1002_MII/II_MII_1/n900_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.419     5.644 r  i_FC_1002_MII/II_MII_1/n900_reg[3]/Q
                         net (fo=1, routed)           2.490     8.134    i_FC_1002_MII/II_MII_1/n900_reg_n_0_[3]
    OLOGIC_X0Y114        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_TXD3/FD0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n900_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.796ns  (logic 0.456ns (16.310%)  route 2.340ns (83.690%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.622     5.225    i_FC_1002_MII/Clk
    SLICE_X28Y74         FDRE                                         r  i_FC_1002_MII/II_MII_1/n900_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  i_FC_1002_MII/II_MII_1/n900_reg[1]/Q
                         net (fo=1, routed)           2.340     8.021    i_FC_1002_MII/II_MII_1/n62
    OLOGIC_X0Y112        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_TXD1/FD0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n899_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 0.456ns (16.387%)  route 2.327ns (83.613%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.624     5.227    i_FC_1002_MII/Clk
    SLICE_X28Y76         FDRE                                         r  i_FC_1002_MII/II_MII_1/n899_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  i_FC_1002_MII/II_MII_1/n899_reg/Q
                         net (fo=2, routed)           2.327     8.009    i_FC_1002_MII/II_MII_1/n899_reg_n_0
    OLOGIC_X0Y111        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_TXEN/FD0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.047ns  (logic 0.518ns (25.309%)  route 1.529ns (74.691%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.617     5.220    i_FC_1002_MII/Clk
    SLICE_X58Y79         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i_FC_1002_MII/n1392/n526_reg[15]/Q
                         net (fo=1, routed)           1.529     7.266    i_FC_1002_MII/n1392/I[15]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n557_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1382/n561/READ
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.164ns (52.785%)  route 0.147ns (47.215%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.571     1.490    i_FC_1002_MII/Clk
    SLICE_X30Y95         FDSE                                         r  i_FC_1002_MII/n1382/n557_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDSE (Prop_fdse_C_Q)         0.164     1.654 r  i_FC_1002_MII/n1382/n557_reg/Q
                         net (fo=1, routed)           0.147     1.801    i_FC_1002_MII/n1382/READ
    DNA_PORT_X0Y0        DNA_PORT                                     r  i_FC_1002_MII/n1382/n561/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n558_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1382/n561/SHIFT
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.204%)  route 0.207ns (55.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.571     1.490    i_FC_1002_MII/Clk
    SLICE_X30Y95         FDRE                                         r  i_FC_1002_MII/n1382/n558_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  i_FC_1002_MII/n1382/n558_reg/Q
                         net (fo=1, routed)           0.207     1.861    i_FC_1002_MII/n1382/SHIFT
    DNA_PORT_X0Y0        DNA_PORT                                     r  i_FC_1002_MII/n1382/n561/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.141ns (26.394%)  route 0.393ns (73.606%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.558     1.477    i_FC_1002_MII/Clk
    SLICE_X49Y80         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i_FC_1002_MII/n1392/n526_reg[14]/Q
                         net (fo=1, routed)           0.393     2.012    i_FC_1002_MII/n1392/I[14]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.141ns (26.393%)  route 0.393ns (73.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.558     1.477    i_FC_1002_MII/Clk
    SLICE_X49Y80         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i_FC_1002_MII/n1392/n526_reg[6]/Q
                         net (fo=1, routed)           0.393     2.012    i_FC_1002_MII/n1392/I[6]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[30]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.141ns (26.097%)  route 0.399ns (73.903%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.556     1.475    i_FC_1002_MII/Clk
    SLICE_X47Y78         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_FC_1002_MII/n1392/n526_reg[30]/Q
                         net (fo=1, routed)           0.399     2.016    i_FC_1002_MII/n1392/I[30]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[30]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[22]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.141ns (26.032%)  route 0.401ns (73.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.556     1.475    i_FC_1002_MII/Clk
    SLICE_X47Y78         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_FC_1002_MII/n1392/n526_reg[22]/Q
                         net (fo=1, routed)           0.401     2.017    i_FC_1002_MII/n1392/I[22]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n524_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/CSIB
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.141ns (25.241%)  route 0.418ns (74.759%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.556     1.475    i_FC_1002_MII/Clk
    SLICE_X48Y77         FDRE                                         r  i_FC_1002_MII/n1392/n524_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_FC_1002_MII/n1392/n524_reg/Q
                         net (fo=2, routed)           0.418     2.034    i_FC_1002_MII/n1392/CSIB
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/CSIB
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.128ns (19.898%)  route 0.515ns (80.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.558     1.477    i_FC_1002_MII/Clk
    SLICE_X59Y80         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  i_FC_1002_MII/n1392/n526_reg[2]/Q
                         net (fo=1, routed)           0.515     2.121    i_FC_1002_MII/n1392/I[2]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n526_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/I[25]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.141ns (21.632%)  route 0.511ns (78.368%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.559     1.478    i_FC_1002_MII/Clk
    SLICE_X59Y81         FDRE                                         r  i_FC_1002_MII/n1392/n526_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  i_FC_1002_MII/n1392/n526_reg[25]/Q
                         net (fo=1, routed)           0.511     2.130    i_FC_1002_MII/n1392/I[25]
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/I[25]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n525_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_MII/n1392/n537/RDWRB
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.164ns (24.303%)  route 0.511ns (75.697%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.557     1.476    i_FC_1002_MII/Clk
    SLICE_X58Y79         FDRE                                         r  i_FC_1002_MII/n1392/n525_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  i_FC_1002_MII/n1392/n525_reg/Q
                         net (fo=1, routed)           0.511     2.151    i_FC_1002_MII/n1392/RDWRB
    ICAP_X0Y1            ICAPE2                                       r  i_FC_1002_MII/n1392/n537/RDWRB
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RXD0/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 8.817ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    D18                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.500    i_FC_1002_MII/MII_RXD[0]
    ILOGIC_X0Y107        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.817 r  i_FC_1002_MII/II_MII_1/FD_RXD0/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.817    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RXD0/FD0
    ILOGIC_X0Y107        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD0/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.566     4.988    i_FC_1002_MII/Clk
    ILOGIC_X0Y107        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD0/FD0/C

Slack:                    inf
  Source:                 eth_rxd[2]
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RXD2/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.810ns  (logic 8.810ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  eth_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[2]
    E18                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  eth_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.493    i_FC_1002_MII/MII_RXD[2]
    ILOGIC_X0Y108        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.810 r  i_FC_1002_MII/II_MII_1/FD_RXD2/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.810    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RXD2/FD0
    ILOGIC_X0Y108        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD2/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.566     4.988    i_FC_1002_MII/Clk
    ILOGIC_X0Y108        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD2/FD0/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RXD1/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.800ns  (logic 8.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.483    i_FC_1002_MII/MII_RXD[1]
    ILOGIC_X0Y118        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.800 r  i_FC_1002_MII/II_MII_1/FD_RXD1/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.800    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RXD1/FD0
    ILOGIC_X0Y118        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD1/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.560     4.982    i_FC_1002_MII/Clk
    ILOGIC_X0Y118        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD1/FD0/C

Slack:                    inf
  Source:                 eth_rx_clk
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_CLK/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.790ns  (logic 8.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.473    i_FC_1002_MII/MII_RX_CLK
    ILOGIC_X0Y122        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.790 r  i_FC_1002_MII/II_MII_1/FD_CLK/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.790    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_CLK/FD0
    ILOGIC_X0Y122        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_CLK/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.555     4.977    i_FC_1002_MII/Clk
    ILOGIC_X0Y122        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_CLK/FD0/C

Slack:                    inf
  Source:                 eth_rxd[3]
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RXD3/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.783ns  (logic 8.783ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  eth_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[3]
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  eth_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.466    i_FC_1002_MII/MII_RXD[3]
    ILOGIC_X0Y113        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.783 r  i_FC_1002_MII/II_MII_1/FD_RXD3/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.783    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RXD3/FD0
    ILOGIC_X0Y113        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD3/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.563     4.985    i_FC_1002_MII/Clk
    ILOGIC_X0Y113        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RXD3/FD0/C

Slack:                    inf
  Source:                 eth_rx_dv
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.777ns  (logic 8.777ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  eth_rx_dv (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_dv
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  eth_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.460    i_FC_1002_MII/MII_CRS_DV
    ILOGIC_X0Y123        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      7.317     8.777 r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.777    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RX_EN/FD0
    ILOGIC_X0Y123        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.553     4.975    i_FC_1002_MII/Clk
    ILOGIC_X0Y123        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n537/CLK
                            (rising edge-triggered cell ICAPE2)
  Destination:            i_FC_1002_MII/n1392/ReadWord_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.037ns  (logic 5.200ns (73.898%)  route 1.837ns (26.102%))
  Logic Levels:           1  (ICAPE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2                       0.000     0.000 r  i_FC_1002_MII/n1392/n537/CLK
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[20])
                                                      5.200     5.200 r  i_FC_1002_MII/n1392/n537/O[20]
                         net (fo=1, routed)           1.837     7.037    i_FC_1002_MII/n1392/n527[20]
    SLICE_X56Y81         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.495     4.918    i_FC_1002_MII/Clk
    SLICE_X56Y81         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[20]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n537/CLK
                            (rising edge-triggered cell ICAPE2)
  Destination:            i_FC_1002_MII/n1392/ReadWord_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 5.200ns (75.585%)  route 1.680ns (24.415%))
  Logic Levels:           1  (ICAPE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2                       0.000     0.000 r  i_FC_1002_MII/n1392/n537/CLK
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[8])
                                                      5.200     5.200 r  i_FC_1002_MII/n1392/n537/O[8]
                         net (fo=1, routed)           1.680     6.880    i_FC_1002_MII/n1392/n527[8]
    SLICE_X56Y81         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.495     4.918    i_FC_1002_MII/Clk
    SLICE_X56Y81         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[8]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n537/CLK
                            (rising edge-triggered cell ICAPE2)
  Destination:            i_FC_1002_MII/n1392/ReadWord_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 5.200ns (76.461%)  route 1.601ns (23.539%))
  Logic Levels:           1  (ICAPE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2                       0.000     0.000 r  i_FC_1002_MII/n1392/n537/CLK
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[5])
                                                      5.200     5.200 r  i_FC_1002_MII/n1392/n537/O[5]
                         net (fo=1, routed)           1.601     6.801    i_FC_1002_MII/n1392/n527[5]
    SLICE_X56Y78         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.493     4.916    i_FC_1002_MII/Clk
    SLICE_X56Y78         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[5]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1392/n537/CLK
                            (rising edge-triggered cell ICAPE2)
  Destination:            i_FC_1002_MII/n1392/ReadWord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 5.200ns (76.986%)  route 1.554ns (23.014%))
  Logic Levels:           1  (ICAPE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2                       0.000     0.000 r  i_FC_1002_MII/n1392/n537/CLK
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[1])
                                                      5.200     5.200 r  i_FC_1002_MII/n1392/n537/O[1]
                         net (fo=1, routed)           1.554     6.754    i_FC_1002_MII/n1392/n527[1]
    SLICE_X57Y79         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        1.494     4.917    i_FC_1002_MII/Clk
    SLICE_X57Y79         FDRE                                         r  i_FC_1002_MII/n1392/ReadWord_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_FC_1002_MII/II_MII_1/n898_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_FC_1002_MII/II_MII_1/n906_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE                         0.000     0.000 r  i_FC_1002_MII/II_MII_1/n898_reg/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_FC_1002_MII/II_MII_1/n898_reg/Q
                         net (fo=2, routed)           0.131     0.272    i_FC_1002_MII/n898
    SLICE_X28Y76         FDRE                                         r  i_FC_1002_MII/II_MII_1/n906_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.827     1.992    i_FC_1002_MII/Clk
    SLICE_X28Y76         FDRE                                         r  i_FC_1002_MII/II_MII_1/n906_reg/C

Slack:                    inf
  Source:                 qspi_dq[1]
                            (input port)
  Destination:            i_FC_1002_MII/n1392/n533/n205_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.257ns (18.782%)  route 1.110ns (81.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  qspi_dq[1] (INOUT)
                         net (fo=0)                   0.000     0.000    qspi_dq[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  qspi_dq_IBUF[1]_inst/O
                         net (fo=2, routed)           1.110     1.367    i_FC_1002_MII/SPI_MISO
    SLICE_X51Y81         FDRE                                         r  i_FC_1002_MII/n1392/n533/n205_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.826     1.991    i_FC_1002_MII/Clk
    SLICE_X51Y81         FDRE                                         r  i_FC_1002_MII/n1392/n533/n205_reg[0]/C

Slack:                    inf
  Source:                 qspi_dq[1]
                            (input port)
  Destination:            i_FC_1002_MII/n1392/n533/n209_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.257ns (17.512%)  route 1.209ns (82.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  qspi_dq[1] (INOUT)
                         net (fo=0)                   0.000     0.000    qspi_dq[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  qspi_dq_IBUF[1]_inst/O
                         net (fo=2, routed)           1.209     1.466    i_FC_1002_MII/SPI_MISO
    SLICE_X52Y80         FDRE                                         r  i_FC_1002_MII/n1392/n533/n209_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.824     1.989    i_FC_1002_MII/Clk
    SLICE_X52Y80         FDRE                                         r  i_FC_1002_MII/n1392/n533/n209_reg[0]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.397ns  (logic 1.907ns (79.547%)  route 0.490ns (20.453%))
  Logic Levels:           2  (DNA_PORT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.490     2.352    i_FC_1002_MII/n1382/n554
    SLICE_X39Y103        LUT3 (Prop_lut3_I0_O)        0.045     2.397 r  i_FC_1002_MII/n1382/n560[13]_i_1/O
                         net (fo=1, routed)           0.000     2.397    i_FC_1002_MII/n1382/CRC24[13]
    SLICE_X39Y103        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.834     1.999    i_FC_1002_MII/Clk
    SLICE_X39Y103        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[13]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 1.908ns (79.556%)  route 0.490ns (20.444%))
  Logic Levels:           2  (DNA_PORT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.490     2.352    i_FC_1002_MII/n1382/n554
    SLICE_X39Y103        LUT3 (Prop_lut3_I0_O)        0.046     2.398 r  i_FC_1002_MII/n1382/n560[23]_i_2/O
                         net (fo=1, routed)           0.000     2.398    i_FC_1002_MII/n1382/CRC24[23]
    SLICE_X39Y103        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.834     1.999    i_FC_1002_MII/Clk
    SLICE_X39Y103        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[23]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.409ns  (logic 1.904ns (79.033%)  route 0.505ns (20.967%))
  Logic Levels:           2  (DNA_PORT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.505     2.367    i_FC_1002_MII/n1382/n554
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.042     2.409 r  i_FC_1002_MII/n1382/n560[7]_i_1/O
                         net (fo=1, routed)           0.000     2.409    i_FC_1002_MII/n1382/CRC24[7]
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.835     2.000    i_FC_1002_MII/Clk
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[7]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.412ns  (logic 1.907ns (79.059%)  route 0.505ns (20.941%))
  Logic Levels:           2  (DNA_PORT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.505     2.367    i_FC_1002_MII/n1382/n554
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.412 r  i_FC_1002_MII/n1382/n560[11]_i_1/O
                         net (fo=1, routed)           0.000     2.412    i_FC_1002_MII/n1382/CRC24[11]
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.835     2.000    i_FC_1002_MII/Clk
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[11]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 1.907ns (78.994%)  route 0.507ns (21.006%))
  Logic Levels:           2  (DNA_PORT=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.507     2.369    i_FC_1002_MII/n1382/n554
    SLICE_X39Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  i_FC_1002_MII/n560[0]_i_1/O
                         net (fo=1, routed)           0.000     2.414    i_FC_1002_MII/n1382/CRC240
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.835     2.000    i_FC_1002_MII/Clk
    SLICE_X39Y102        FDRE                                         r  i_FC_1002_MII/n1382/n560_reg[0]/C

Slack:                    inf
  Source:                 i_FC_1002_MII/n1382/n561/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            i_FC_1002_MII/n1382/n560_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 1.907ns (76.854%)  route 0.574ns (23.145%))
  Logic Levels:           2  (DNA_PORT=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  i_FC_1002_MII/n1382/n561/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     1.862 r  i_FC_1002_MII/n1382/n561/DOUT
                         net (fo=6, routed)           0.574     2.436    i_FC_1002_MII/n1382/n554
    SLICE_X39Y103        LUT3 (Prop_lut3_I0_O)        0.045     2.481 r  i_FC_1002_MII/n1382/n560[22]_i_1/O
                         net (fo=1, routed)           0.000     2.481    i_FC_1002_MII/n1382/CRC24[22]
    SLICE_X39Y103        FDSE                                         r  i_FC_1002_MII/n1382/n560_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.834     1.999    i_FC_1002_MII/Clk
    SLICE_X39Y103        FDSE                                         r  i_FC_1002_MII/n1382/n560_reg[22]/C

Slack:                    inf
  Source:                 eth_rx_dv
                            (input port)
  Destination:            i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.609ns  (logic 2.609ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  eth_rx_dv (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_dv
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  eth_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.228    i_FC_1002_MII/MII_CRS_DV
    ILOGIC_X0Y123        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.381     2.609 r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     2.609    i_FC_1002_MII/OPT_ZHD_N_II_MII_1/FD_RX_EN/FD0
    ILOGIC_X0Y123        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2965, routed)        0.854     2.019    i_FC_1002_MII/Clk
    ILOGIC_X0Y123        FDRE                                         r  i_FC_1002_MII/II_MII_1/FD_RX_EN/FD0/C





