Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jul  7 16:45:33 2017
| Host         : zxdpc running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_control_sets -verbose -file top5x2_7to1_ddr_tx_control_sets_placed.rpt
| Design       : top5x2_7to1_ddr_tx
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |              35 |            5 |
| Yes          | No                    | No                     |              70 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------+------------------+------------------+----------------+
|  clkgen/txclk_div |                                       |                  |                1 |              2 |
|  clkgen/pixel_clk |                                       |                  |                1 |              6 |
|  clkgen/txclk_div |                                       | clkgen/AR[0]     |                1 |              6 |
|  clkgen/pixel_clk |                                       | clkgen/AR[0]     |                5 |             35 |
|  clkgen/pixel_clk | dataout/loop0[1].dataout/sync_reg_n_0 |                  |               10 |             35 |
|  clkgen/pixel_clk | dataout/loop0[0].dataout/sync         |                  |               11 |             35 |
+-------------------+---------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 6      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


