{"vcs1":{"timestamp_begin":1731074655.318807315, "rt":2.28, "ut":0.45, "st":0.28}}
{"vcselab":{"timestamp_begin":1731074657.700494456, "rt":1.95, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1731074659.746995842, "rt":0.38, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731074654.379075775}
{"VCS_COMP_START_TIME": 1731074654.379075775}
{"VCS_COMP_END_TIME": 1731074661.506193982}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231552}}
