<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 15.4 in the textbook for the CMOS implementation of clocked SR flip-flop.</p> <p>The two inverters use matched transistors; that is,</p> <p> <img src="images/715573-16-4P-i1.png" /> </p> <p>The fabrication of the transistors of SR-flip is done in <img src="images/715573-16-4P-i2.png" /> process. Thus,</p> <p> <img src="images/715573-16-4P-i3.png" /> </p> <p> <img src="images/715573-16-4P-i4.png" /> </p> <p>Equate the current supplied by the transistors, <img src="images/715573-16-4P-i5.png" /> to the current supplied by <img src="images/715573-16-4P-i6.png" /> at<img src="images/715573-16-4P-i7.png" />, to obtain the minimum required <img src="images/715573-16-4P-i8.png" /> for <img src="images/715573-16-4P-i9.png" />. </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Observe from Figure 15.4 that, current flows through the transistors, <img src="images/715573-16-4P-i10.png" /> when both the transistors are ON and since the transistors, <img src="images/715573-16-4P-i11.png" /> are in series, so the current flowing through both the transistors is same, so <img src="images/715573-16-4P-i12.png" /> is half of the <img src="images/715573-16-4P-i13.png" /> of each of the transistors, <img src="images/715573-16-4P-i14.png" />.</p> <p>Consider the current flowing through the transistors, <img src="images/715573-16-4P-i15.png" /> as <img src="images/715573-16-4P-i16.png" />.</p> <p> <img src="images/715573-16-4P-i17.png" /> is the current flowing through the NMOS transistors, <img src="images/715573-16-4P-i18.png" />, so consider <img src="images/715573-16-4P-i19.png" /> as <img src="images/715573-16-4P-i20.png" />.</p> <p> <img src="images/715573-16-4P-i21.png" /> is the current flowing through the PMOS transistor, <img src="images/715573-16-4P-i22.png" />.</p> <p>Equate <img src="images/715573-16-4P-i23.png" /> and calculate <img src="images/715573-16-4P-i24.png" />.</p> <p> <img src="images/715573-16-4P-i25.png" /> </p> <p>Substitute <img src="images/715573-16-4P-i26.png" /> for <img src="images/715573-16-4P-i27.png" />.</p> <p> <img src="images/715573-16-4P-i28.png" /> </p> <p>Hence, shown that minimum <img src="images/715573-16-4P-i29.png" /> for each of <img src="images/715573-16-4P-i30.png" /> for switching to occur is, <img src="images/715573-16-4P-i31.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Since, <img src="images/715573-16-4P-i32.png" /> for the NMOS transistors, <img src="images/715573-16-4P-i33.png" />, so, <img src="images/715573-16-4P-i34.png" />. Thus,</p> <p> <img src="images/715573-16-4P-i35.png" /> </p> <p>Substitute <img src="images/715573-16-4P-i36.png" /> for <img src="images/715573-16-4P-i37.png" />.</p> <p> <img src="images/715573-16-4P-i38.png" /> </p> <p> <img src="images/715573-16-4P-i39.png" /> is also <img src="images/715573-16-4P-i40.png" />.</p> <p>Observe from Figure 15.4 that the transistors, <img src="images/715573-16-4P-i41.png" /> and <img src="images/715573-16-4P-i42.png" /> are PMOS. Thus,</p> <p> <img src="images/715573-16-4P-i43.png" /> </p> <p>Substitute <img src="images/715573-16-4P-i44.png" />.</p> <p> <img src="images/715573-16-4P-i45.png" /> </p> <p> <img src="images/715573-16-4P-i46.png" /> </p> <p>Substitute 1 for <img src="images/715573-16-4P-i47.png" />and <img src="images/715573-16-4P-i48.png" /> for <img src="images/715573-16-4P-i49.png" />.</p> <p> <img src="images/715573-16-4P-i50.png" /> </p> <p>Since, <img src="images/715573-16-4P-i51.png" /> for both <img src="images/715573-16-4P-i52.png" /> and <img src="images/715573-16-4P-i53.png" /> transistors are same, thus, <img src="images/715573-16-4P-i54.png" /> is <img src="images/715573-16-4P-i55.png" />.</p> <p> </div><h4><strong>Step 4:</strong></h4><div class="answer">Observe that the transistors, <img src="images/715573-16-4P-i56.png" /> are NMOS and <img src="images/715573-16-4P-i57.png" /> ratio is same for all these transistors. Thus,</p> <p> <img src="images/715573-16-4P-i58.png" /> </p> <p>Substitute 1 for <img src="images/715573-16-4P-i59.png" /> and <img src="images/715573-16-4P-i60.png" /> for <img src="images/715573-16-4P-i61.png" />.</p> <p> <img src="images/715573-16-4P-i62.png" /> </p> <p>Thus, the values of <img src="images/715573-16-4P-i63.png" /> are <img src="images/715573-16-4P-i64.png" />.</p> <p>Thus, the sizes of eight transistors when fabricated in <img src="images/715573-16-4P-i65.png" /> process are,</p> <p> <img src="images/715573-16-4P-i66.png" /> </p></div>