git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_V2.git f:/verilog_sva_gh_scraper/data/full_repos/686255679
git clone --depth 1 --no-tags https://github.com/TPots/sv_umul.git f:/verilog_sva_gh_scraper/data/full_repos/693434399
git clone --depth 1 --no-tags https://github.com/LucasdeAl/Hamming_code_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/693730496
git clone --depth 1 --no-tags https://github.com/belcogo/digital-systems-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/685324653
git clone --depth 1 --no-tags https://github.com/nabeehdaouk/Clock-Domain-Crossing-for-Multi-Core-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/690606847
git clone --depth 1 --no-tags https://github.com/codebjjung/Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/693416869
git clone --depth 1 --no-tags https://github.com/Ujan7/Arquitectura-de-Computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/693435878
git clone --depth 1 --no-tags https://github.com/ryan2298/CR1.git f:/verilog_sva_gh_scraper/data/full_repos/688635005
git clone --depth 1 --no-tags https://github.com/d4nny815/RISCV-Multicycle-InteGraphics.git f:/verilog_sva_gh_scraper/data/full_repos/688140370
git clone --depth 1 --no-tags https://github.com/Nanthakumar2k3/HDL_Bits.git f:/verilog_sva_gh_scraper/data/full_repos/690600062
git clone --depth 1 --no-tags https://github.com/camilocona/digitales2.git f:/verilog_sva_gh_scraper/data/full_repos/693337299
git clone --depth 1 --no-tags https://github.com/jayantsakhare/apbslave.git f:/verilog_sva_gh_scraper/data/full_repos/692937927
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2020_SME.git f:/verilog_sva_gh_scraper/data/full_repos/697948702
git clone --depth 1 --no-tags https://github.com/guibord2/LC-3_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/697991608
git clone --depth 1 --no-tags https://github.com/Fall-2023-Classes/lab_3_early_debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/692868120
git clone --depth 1 --no-tags https://github.com/theashix/8-bit_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/695682045
git clone --depth 1 --no-tags https://github.com/rishisin999/SystemVerilog_Revision.git f:/verilog_sva_gh_scraper/data/full_repos/695917518
git clone --depth 1 --no-tags https://github.com/janah-2/Single-Cycle-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692965759
git clone --depth 1 --no-tags https://github.com/reed-foster/halfband_polyphase_test.git f:/verilog_sva_gh_scraper/data/full_repos/693226728
git clone --depth 1 --no-tags https://github.com/PavanHegde15/SV_Constraints.git f:/verilog_sva_gh_scraper/data/full_repos/695137584
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2020.git f:/verilog_sva_gh_scraper/data/full_repos/688879828
git clone --depth 1 --no-tags https://github.com/ravippanchal/BasysBoardCPU.git f:/verilog_sva_gh_scraper/data/full_repos/692578621
git clone --depth 1 --no-tags https://github.com/Oscar-FZ/Proyecto1_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/699584687
git clone --depth 1 --no-tags https://github.com/amansasidharan/sv-files.git f:/verilog_sva_gh_scraper/data/full_repos/687327064
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/verification_concepts.git f:/verilog_sva_gh_scraper/data/full_repos/687898382
git clone --depth 1 --no-tags https://github.com/frannyJO/ClassReport1.git f:/verilog_sva_gh_scraper/data/full_repos/687725441
git clone --depth 1 --no-tags https://github.com/JY251/LeetCode_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/689265518
git clone --depth 1 --no-tags https://github.com/LBranco27/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/686813771
git clone --depth 1 --no-tags https://github.com/FilzaShahid/AHB3_Lite_Interface_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/694559838
git clone --depth 1 --no-tags https://github.com/michealsafwat/ALU-verification-using-COCOTB.git f:/verilog_sva_gh_scraper/data/full_repos/694698278
git clone --depth 1 --no-tags https://github.com/Gueguettee/digital-circuits-design-workspace.git f:/verilog_sva_gh_scraper/data/full_repos/697695953
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/688306574
git clone --depth 1 --no-tags https://github.com/scorbetta/grogu.git f:/verilog_sva_gh_scraper/data/full_repos/687413350
git clone --depth 1 --no-tags https://github.com/lakpahana/hdl_verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/686685233
git clone --depth 1 --no-tags https://github.com/poojarynikitha/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/689994925
git clone --depth 1 --no-tags https://github.com/Dhruv0Upadhyay/UVM-Debug.git f:/verilog_sva_gh_scraper/data/full_repos/686245071
git clone --depth 1 --no-tags https://github.com/mithraapoorva/FIFO_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/688332317
git clone --depth 1 --no-tags https://github.com/baymax06in19/dvcon_final_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/687640763
git clone --depth 1 --no-tags https://github.com/ashlesh795/pes_fast_counter.git f:/verilog_sva_gh_scraper/data/full_repos/686537613
git clone --depth 1 --no-tags https://github.com/ronniegertman/pacman.git f:/verilog_sva_gh_scraper/data/full_repos/689040824
git clone --depth 1 --no-tags https://github.com/yallecarvalho/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/693118950
git clone --depth 1 --no-tags https://github.com/sumanthbs17/fifo_new.git f:/verilog_sva_gh_scraper/data/full_repos/693502224
git clone --depth 1 --no-tags https://github.com/birdybro/cegen_sv.git f:/verilog_sva_gh_scraper/data/full_repos/693457718
git clone --depth 1 --no-tags https://github.com/feipenghhq/UART_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/693458172
git clone --depth 1 --no-tags https://github.com/Breian/sub_table_decryption.git f:/verilog_sva_gh_scraper/data/full_repos/696187374
git clone --depth 1 --no-tags https://github.com/srikanthvvs1/common_ip.git f:/verilog_sva_gh_scraper/data/full_repos/692193207
git clone --depth 1 --no-tags https://github.com/melt-umn/tree-sharing-demo.git f:/verilog_sva_gh_scraper/data/full_repos/691200791
git clone --depth 1 --no-tags https://github.com/MaddieVorhies/ELC5396_ClassReport2.git f:/verilog_sva_gh_scraper/data/full_repos/691861166
git clone --depth 1 --no-tags https://github.com/Shreyast27/FIFO_QUESTA.git f:/verilog_sva_gh_scraper/data/full_repos/691514339
git clone --depth 1 --no-tags https://github.com/abbmir/block_b_uvmf.proj.git f:/verilog_sva_gh_scraper/data/full_repos/697077192
git clone --depth 1 --no-tags https://github.com/nguyendaithien/PULPISSIMO.git f:/verilog_sva_gh_scraper/data/full_repos/699007563
git clone --depth 1 --no-tags https://github.com/SMejia115/RISCV-ARCHITECTURE.git f:/verilog_sva_gh_scraper/data/full_repos/697499517
git clone --depth 1 --no-tags https://github.com/hhh2639168682/picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/688160097
git clone --depth 1 --no-tags https://github.com/EpsLeonid/Student-2023.git f:/verilog_sva_gh_scraper/data/full_repos/687150811
git clone --depth 1 --no-tags https://github.com/OmkarShelar4242/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688998518
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/Hermes.git f:/verilog_sva_gh_scraper/data/full_repos/699453127
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2022_Job-Assingment-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/699251072
git clone --depth 1 --no-tags https://github.com/Akshit358/traffic_task.git f:/verilog_sva_gh_scraper/data/full_repos/698644455
git clone --depth 1 --no-tags https://github.com/BROsandr/design_school.git f:/verilog_sva_gh_scraper/data/full_repos/695126556
git clone --depth 1 --no-tags https://github.com/chen96013/VLSI-AI-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/697768004
git clone --depth 1 --no-tags https://github.com/dungagucoo1/RTL.git f:/verilog_sva_gh_scraper/data/full_repos/698258315
git clone --depth 1 --no-tags https://github.com/hsien1005/MCU-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/694433519
git clone --depth 1 --no-tags https://github.com/anushapadma/FIFO1.git f:/verilog_sva_gh_scraper/data/full_repos/694521747
git clone --depth 1 --no-tags https://github.com/DolAi17/classassignment.git f:/verilog_sva_gh_scraper/data/full_repos/696086311
git clone --depth 1 --no-tags https://github.com/bumjoooon/conextt_class.git f:/verilog_sva_gh_scraper/data/full_repos/696085932
git clone --depth 1 --no-tags https://github.com/etngo2001/EE271.git f:/verilog_sva_gh_scraper/data/full_repos/696480192
git clone --depth 1 --no-tags https://github.com/YoussefMekawy/UVM_Verifivation_To_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/698752819
git clone --depth 1 --no-tags https://github.com/dihernandez/SystemVerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/700052146
git clone --depth 1 --no-tags https://github.com/Ai-TaSAi/rca-7-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/699735534
git clone --depth 1 --no-tags https://github.com/ShichenQiao/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/687221210
git clone --depth 1 --no-tags https://github.com/BrunoHoffmann15/arquitetura-sistemas-digitais-praticas.git f:/verilog_sva_gh_scraper/data/full_repos/687253706
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/FIFO-UVM-Using-one-agent.git f:/verilog_sva_gh_scraper/data/full_repos/692683603
git clone --depth 1 --no-tags https://github.com/Engineer-Ayesha-Shafique/4-input-OR-gate-using-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/690873681
git clone --depth 1 --no-tags https://github.com/PrathammGupta/5.1p-SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/692959276
git clone --depth 1 --no-tags https://github.com/wolfenstein11x/NBA_shot_clock.git f:/verilog_sva_gh_scraper/data/full_repos/689375265
git clone --depth 1 --no-tags https://github.com/Shreyast27/fifo_uvm_1.git f:/verilog_sva_gh_scraper/data/full_repos/693461395
git clone --depth 1 --no-tags https://github.com/bhanusahithya/mypractice.git f:/verilog_sva_gh_scraper/data/full_repos/694922010
git clone --depth 1 --no-tags https://github.com/jnjnliwenjie0022/uvm_parameter.git f:/verilog_sva_gh_scraper/data/full_repos/693072957
git clone --depth 1 --no-tags https://github.com/SuganVen/Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/686086917
git clone --depth 1 --no-tags https://github.com/TriptiChanda/UVM-Verification-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/686431920
git clone --depth 1 --no-tags https://github.com/dtzSiFive/chipyard-hoist-comparison.git f:/verilog_sva_gh_scraper/data/full_repos/690765085
git clone --depth 1 --no-tags https://github.com/CroosJJSE/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/689277535
git clone --depth 1 --no-tags https://github.com/adachi6k/MultiportRam.git f:/verilog_sva_gh_scraper/data/full_repos/689080007
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Cocotb_Project.git f:/verilog_sva_gh_scraper/data/full_repos/687467416
git clone --depth 1 --no-tags https://github.com/MiaoE/Digital-and-Computer-Systems-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/689837075
git clone --depth 1 --no-tags https://github.com/sweet12prof/Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/695758802
git clone --depth 1 --no-tags https://github.com/RISCY-Lib/i2c_agent.git f:/verilog_sva_gh_scraper/data/full_repos/699497291
git clone --depth 1 --no-tags https://github.com/yyyyyml/BoYa-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/686976528
git clone --depth 1 --no-tags https://github.com/shishir03/hamming-9bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/687830697
git clone --depth 1 --no-tags https://github.com/TClyj/Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/688262571
git clone --depth 1 --no-tags https://github.com/jaysunl/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/686469536
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/FIFO_uvm_TB.git f:/verilog_sva_gh_scraper/data/full_repos/688304557
git clone --depth 1 --no-tags https://github.com/nguyencanhtrung/sv-common.git f:/verilog_sva_gh_scraper/data/full_repos/691552387
git clone --depth 1 --no-tags https://github.com/stevenli518/UCSD_ECE260A_VLSI-DigitSysAlgorithms-Arch.git f:/verilog_sva_gh_scraper/data/full_repos/698682567
git clone --depth 1 --no-tags https://github.com/jomonkjoy/riscv_software_build.git f:/verilog_sva_gh_scraper/data/full_repos/686392222
git clone --depth 1 --no-tags https://github.com/IlyaChichkov/AXI_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/685541951
git clone --depth 1 --no-tags https://github.com/PaunchiciAndrei/Request_Acknowledge.git f:/verilog_sva_gh_scraper/data/full_repos/697473486
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/Quartus_prime_FILE.git f:/verilog_sva_gh_scraper/data/full_repos/692379063
git clone --depth 1 --no-tags https://github.com/alfredxus/Bitcoin-Hash.git f:/verilog_sva_gh_scraper/data/full_repos/698008109
git clone --depth 1 --no-tags https://github.com/scapekambing/dsm-dac-v0.git f:/verilog_sva_gh_scraper/data/full_repos/699057653
