\doxysection{HAL Exported Macros}
\label{group___h_a_l___exported___macros}\index{HAL Exported Macros@{HAL Exported Macros}}
Collaboration diagram for HAL Exported Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=264pt]{group___h_a_l___exported___macros}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}))
\begin{DoxyCompactList}\small\item\em Freeze/\+Unfreeze Peripherals in Debug mode. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN1}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN2}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM9}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM10}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM11}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM4}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM5}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM6}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM7}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM12}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM13}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM14}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+RTC}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN1}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN2}()~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM1}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM8}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM9}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM10}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM11}()~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH}()~(\textbf{ SYSCFG}-\/$>$MEMRMP \&= $\sim$(\textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}))
\begin{DoxyCompactList}\small\item\em Main Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH}()
\begin{DoxyCompactList}\small\item\em System Flash memory mapped at 0x00000000. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM}()
\begin{DoxyCompactList}\small\item\em Embedded SRAM mapped at 0x00000000. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___h_a_l___exported___macros_ga1d225003f36f6a22ffea1a41a4a78cec}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_CAN1@{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_CAN1@{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_CAN1}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}))}



Definition at line 82 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gadb4f2b03a03936de95c1a9f939d452c0}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_CAN2@{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_CAN2@{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_CAN2}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+CAN2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}))}



Definition at line 83 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga6160f642dcff812be3a04c5b5c66e31d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 79 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gacc31f8475c2e3e30ee99e53814faa523}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_I2C2\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 80 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gacd3fd0373b45de1b86be07bd4007c30e}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_I2C3\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 81 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gabab7ab631ba58fb6246a9385e8af9d0d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}))}



Definition at line 78 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga6ea586c594feb6eb0f2aba52f1c69f4c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_RTC@{\_\_HAL\_DBGMCU\_FREEZE\_RTC}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_RTC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}))}



Definition at line 76 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga93d7e54d78e5dea068f5f6a94d5f94c7}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM1@{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM1}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}))}



Definition at line 84 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaee80dea9c85b61d2fb2499cbd97d8478}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM10@{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM10@{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM10}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM10(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}))}



Definition at line 87 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gac1f554993a6d5c7a953dab2c6cc564dd}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM11@{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM11@{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM11}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM11(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}))}



Definition at line 88 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga2bbe99ec741228b520e17b1bf38eb2ad}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM12@{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM12}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}))}



Definition at line 73 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga21bfaea50e429031982861b2869c6863}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM13@{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM13}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}))}



Definition at line 74 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaf4d10c15c1644eeff138829af21c219c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM14@{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM14}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}))}



Definition at line 75 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga4a466905a367266e7c23417248dc741d}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}))}



Freeze/\+Unfreeze Peripherals in Debug mode. 



Definition at line 67 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}))}



Definition at line 68 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga9ec45e12bbea210d8ec91d9cdd9f911c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM4@{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM4}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}))}



Definition at line 69 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga051eca105d8696d54e19fdfc8343a0a2}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM5@{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM5}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}))}



Definition at line 70 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaccdcfde9ae6f78f0ca359776b021f87c}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM6@{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM6}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}))}



Definition at line 71 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga8541da9b4d428d41e218e9701e4307d1}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM7@{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM7}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}))}



Definition at line 72 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaeee90b698bfc2421155265b4c5b43f09}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM8@{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM8}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}))}



Definition at line 85 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga391a0780e10993d06c519addf582a438}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_TIM9@{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM9@{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_TIM9}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM9(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}))}



Definition at line 86 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga81215154725c479c67fb1adac906fbd9}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ $\vert$= (\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}))}



Definition at line 77 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gad580d0ec1c7b8eb8d5935e1fcbd58b07}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN1}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}))}



Definition at line 105 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga10fd523f4709571f091465b8d58ad385}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2@{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_CAN2}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+CAN2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}))}



Definition at line 106 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga636083d6b6931b1cf35e7c39aebf0723}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 102 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga0308bdec86c19b7bbe236c4724d7d536}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C2\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C2\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 103 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga8beda05b7dc4962557f98a06e29326a4}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C3\_TIMEOUT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C3\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}))}



Definition at line 104 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gab29a88ef9c31cbe107c58b9ecc3bdf79}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}))}



Definition at line 101 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga3d85d5cda1979c7df426634a1d3d7d35}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_RTC@{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC@{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_RTC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+RTC(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}))}



Definition at line 99 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga2f91eec9f9a424ab611be0e770c6692e}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM1}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM1(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}))}



Definition at line 107 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaa63c03a742fa4728b49077514189b318}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM10}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM10(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}))}



Definition at line 110 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gae6396470b3bddff9424201bf07573f19}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM11}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM11(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}))}



Definition at line 111 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaa8e882be8db24537679bc0d4a129f448}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM12}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM12(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}))}



Definition at line 96 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga00b605f660d43ab1b833926dabe352fe}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM13}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM13(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}))}



Definition at line 97 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaa62a0abc610b769d15fd9d20bdc14cd7}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM14}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM14(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}))}



Definition at line 98 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gafd40134436233985a840e1cd8eb6c4c3}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}))}



Definition at line 90 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga5aecefa008a37ef7c6489a2e29415e69}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}))}



Definition at line 91 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gac73202fc9f0913f52ef70c42b6cab287}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM4}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM4(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}))}



Definition at line 92 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga0669527789fb4616ec07ed711a600d04}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM5}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM5(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}))}



Definition at line 93 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaab127b51706a565b72c397e29b145234}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM6}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM6(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}))}



Definition at line 94 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga4a6c5081b976583921ac5d140e15bb85}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM7}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM7(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}))}



Definition at line 95 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga7375cef18047e43c68f6bd871de40f1a}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM8}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM8(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}))}



Definition at line 108 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga3c336afea7d87b769cee4fb059ed2477}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM9}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM9(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB2\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}))}



Definition at line 109 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_gaa14c8a2e8911976b8c8ce6ca278372a2}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ DBGMCU}-\/$>$APB1\+FZ \&= $\sim$(\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}))}



Definition at line 100 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga9500619e1ec21659bd32b1dfecd5afc1}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_SYSCFG\_REMAPMEMORY\_FLASH}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+FLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ SYSCFG}-\/$>$MEMRMP \&= $\sim$(\textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}))}



Main Flash memory mapped at 0x00000000. 



Definition at line 115 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga86d36fdb1571fd56ffeecfaed80c6805}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SRAM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SRAM(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                  \textcolor{keywordflow}{do} \{SYSCFG-\/>MEMRMP \&= \string~(SYSCFG\_MEMRMP\_MEM\_MODE);\(\backslash\)}
\DoxyCodeLine{                                                  SYSCFG-\/>MEMRMP |= (SYSCFG\_MEMRMP\_MEM\_MODE\_0 | SYSCFG\_MEMRMP\_MEM\_MODE\_1);\(\backslash\)}
\DoxyCodeLine{                                                 \}\textcolor{keywordflow}{while}(0);}

\end{DoxyCode}


Embedded SRAM mapped at 0x00000000. 



Definition at line 125 of file stm32f4xx\+\_\+hal.\+h.

\mbox{\label{group___h_a_l___exported___macros_ga59782d94690fd538b25def536c81c3ed}} 
\index{HAL Exported Macros@{HAL Exported Macros}!\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}}
\index{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH@{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}!HAL Exported Macros@{HAL Exported Macros}}
\doxysubsubsection{\_\_HAL\_SYSCFG\_REMAPMEMORY\_SYSTEMFLASH}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SYSCFG\+\_\+\+REMAPMEMORY\+\_\+\+SYSTEMFLASH(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                         \textcolor{keywordflow}{do} \{SYSCFG-\/>MEMRMP \&= \string~(SYSCFG\_MEMRMP\_MEM\_MODE);\(\backslash\)}
\DoxyCodeLine{                                                         SYSCFG-\/>MEMRMP |= SYSCFG\_MEMRMP\_MEM\_MODE\_0;\(\backslash\)}
\DoxyCodeLine{                                                        \}\textcolor{keywordflow}{while}(0);}

\end{DoxyCode}


System Flash memory mapped at 0x00000000. 



Definition at line 119 of file stm32f4xx\+\_\+hal.\+h.

