{
  "DESIGN_NAME": "fpga_top",
  
  "VERILOG_DEFINES": [
    "USE_POWER_PINS"
  ],
  "YOSYS_DEFINES": ["USE_POWER_PINS"],

  "PDK": "sky130A",

  "VERILOG_FILES": [
    "dir::rtl/inv_buf_passgate.v",
    "dir::rtl/mux_primitives.v",
    "dir::rtl/luts.v",
    "dir::rtl/muxes.v",
    "dir::rtl/memories.v",
    "dir::rtl/shift_register_banks.v",
    "dir::rtl/wires.v",
    "dir::rtl/local_encoder.v",
    "dir::rtl/arch_encoder.v",
    "dir::rtl/logical_tile_clb_mode_clb_.v",
    "dir::rtl/logical_tile_clb_mode_default__fle.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v",
    "dir::rtl/logical_tile_io_mode_io_.v",
    "dir::rtl/logical_tile_io_mode_physical__iopad.v",
    "dir::rtl/grid_clb.v",
    "dir::rtl/grid_io_left_left.v",
    "dir::rtl/grid_io_right_right.v",
    "dir::rtl/grid_io_top_top.v",
    "dir::rtl/grid_io_bottom_bottom.v",
    "dir::rtl/cbx_1__0_.v",
    "dir::rtl/cbx_1__1_.v",
    "dir::rtl/cbx_1__2_.v",
    "dir::rtl/cby_0__1_.v",
    "dir::rtl/cby_1__1_.v",
    "dir::rtl/cby_2__1_.v",
    "dir::rtl/sb_0__0_.v",
    "dir::rtl/sb_0__1_.v",
    "dir::rtl/sb_0__2_.v",
    "dir::rtl/sb_1__0_.v",
    "dir::rtl/sb_1__1_.v",
    "dir::rtl/sb_1__2_.v",
    "dir::rtl/sb_2__0_.v",
    "dir::rtl/sb_2__1_.v",
    "dir::rtl/sb_2__2_.v",
    "dir::rtl/fpga_top.v"
  ],

  "CLOCK_PORT": "prog_clk",
  "CLOCK_PERIOD": 20.0,
   
   "CLOCK_PORT": "prog_clk",
  "CLOCK_PERIOD": 20.0,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 500, 500],
  "FP_CORE_UTIL": 35,
  "FP_PDN_CORE_RING": false,
  "PL_TARGET_DENSITY_PCT": 45,
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_ABC_BUFFERING": true,
  "SYNTH_SIZING": true,
  "SYNTH_MAX_FANOUT": 6,
  "VDD_NETS": ["vccd1"],
  "GND_NETS": ["vssd1"],
  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
  "DRT_THREADS": 4,
  "RT_MAX_LAYER": "met5",
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "RUN_ANTENNA_REPAIR": true,
  "GRT_ADJUSTMENT": 0.3,
  "ERROR_ON_LINTER_ERRORS": false,
  "ERROR_ON_LINTER_WARNINGS": false,
  "ERROR_ON_SYNTH_CHECKS": false  
}
