/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [10:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[104] & in_data[155]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[114] : in_data[189]);
  assign celloutsig_0_3z = celloutsig_0_2z[2] ^ celloutsig_0_1z[3];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= { in_data[87:78], celloutsig_0_0z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= { in_data[104:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_12z = ! in_data[61:38];
  assign celloutsig_0_13z = ! { celloutsig_0_8z[2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_15z = ! { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_7z = ! { _01_[4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = ! celloutsig_1_6z[8:5];
  assign celloutsig_1_2z = { in_data[145:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } < { in_data[188:174], celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[164:157] * celloutsig_1_4z[10:3];
  assign celloutsig_0_6z = { in_data[87:81], celloutsig_0_3z } * { celloutsig_0_1z[3:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_16z[5:1] * { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_8z = - _00_[8:6];
  assign celloutsig_1_4z = - { _01_[10:2], _01_ };
  assign celloutsig_1_18z = celloutsig_1_2z & celloutsig_1_7z;
  assign celloutsig_0_11z = celloutsig_0_5z[7] & celloutsig_0_9z[0];
  assign celloutsig_0_0z = ^ in_data[7:4];
  assign celloutsig_0_7z = ^ { in_data[82:72], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:1], celloutsig_0_2z } >> { celloutsig_0_8z[1:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[152:144], celloutsig_1_8z } >> { in_data[100], celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_9z[2:0], celloutsig_0_8z, celloutsig_0_15z } << { celloutsig_0_21z[3], celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_1z = in_data[41:34] <<< in_data[92:85];
  assign celloutsig_0_10z = celloutsig_0_9z[5:0] <<< { celloutsig_0_9z[6:3], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_16z = celloutsig_0_9z[6:1] <<< celloutsig_0_9z[6:1];
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_8z } ~^ { celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z } ~^ celloutsig_0_5z[12:5];
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] ~^ in_data[41:39];
  assign celloutsig_0_21z = { celloutsig_0_19z[4:1], celloutsig_0_15z } ~^ { celloutsig_0_5z[14:11], celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[108:100] ~^ { celloutsig_1_4z[7:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { _01_[9:0], celloutsig_1_0z } ~^ { celloutsig_1_5z[7], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_17z = ~((celloutsig_1_9z[3] & celloutsig_1_8z) | celloutsig_1_2z);
  assign { celloutsig_0_5z[3:1], celloutsig_0_5z[11:9], celloutsig_0_5z[15], celloutsig_0_5z[8], celloutsig_0_5z[14], celloutsig_0_5z[7], celloutsig_0_5z[13], celloutsig_0_5z[6], celloutsig_0_5z[12], celloutsig_0_5z[5:4] } = { celloutsig_0_2z, celloutsig_0_1z[7:4], celloutsig_0_1z[4:3], celloutsig_0_1z[3:2], celloutsig_0_1z[2:1], celloutsig_0_1z[1:0] } ~^ { _00_[0], celloutsig_0_0z, celloutsig_0_0z, _00_[8:6], _00_[10], _00_[5], _00_[11], _00_[4], _00_[10], _00_[3], _00_[9], _00_[2:1] };
  assign celloutsig_0_5z[0] = 1'h1;
  assign { out_data[128], out_data[105:96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
