<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_gfx.c<span style="font-size: 80%;"> (source / <a href="amdgpu_gfx.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">392</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">33</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.</a>
<a name="5"><span class="lineNum">       5 </span>            :  *</a>
<a name="6"><span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="8"><span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="9"><span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="10"><span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="11"><span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="14"><span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="17"><span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="18"><span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="19"><span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="22"><span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_gfx.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;amdgpu_rlc.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : /* delay 0.1 second to enable gfx off feature */</a>
<a name="32"><span class="lineNum">      32 </span>            : #define GFX_OFF_DELAY_ENABLE         msecs_to_jiffies(100)</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define GFX_OFF_NO_DELAY 0</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : /*</a>
<a name="37"><span class="lineNum">      37 </span>            :  * GPU GFX IP block helpers function.</a>
<a name="38"><span class="lineNum">      38 </span>            :  */</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 : int amdgpu_gfx_mec_queue_to_bit(struct amdgpu_device *adev, int mec,</span></a>
<a name="41"><span class="lineNum">      41 </span>            :                                 int pipe, int queue)</a>
<a name="42"><span class="lineNum">      42 </span>            : {</a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :         int bit = 0;</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :         bit += mec * adev-&gt;gfx.mec.num_pipe_per_mec</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :                 * adev-&gt;gfx.mec.num_queue_per_pipe;</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         bit += pipe * adev-&gt;gfx.mec.num_queue_per_pipe;</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :         bit += queue;</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :         return bit;</span></a>
<a name="51"><span class="lineNum">      51 </span>            : }</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 : void amdgpu_queue_mask_bit_to_mec_queue(struct amdgpu_device *adev, int bit,</span></a>
<a name="54"><span class="lineNum">      54 </span>            :                                  int *mec, int *pipe, int *queue)</a>
<a name="55"><span class="lineNum">      55 </span>            : {</a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :         *queue = bit % adev-&gt;gfx.mec.num_queue_per_pipe;</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :         *pipe = (bit / adev-&gt;gfx.mec.num_queue_per_pipe)</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 % adev-&gt;gfx.mec.num_pipe_per_mec;</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         *mec = (bit / adev-&gt;gfx.mec.num_queue_per_pipe)</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :                / adev-&gt;gfx.mec.num_pipe_per_mec;</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 : }</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : bool amdgpu_gfx_is_mec_queue_enabled(struct amdgpu_device *adev,</span></a>
<a name="65"><span class="lineNum">      65 </span>            :                                      int mec, int pipe, int queue)</a>
<a name="66"><span class="lineNum">      66 </span>            : {</a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         return test_bit(amdgpu_gfx_mec_queue_to_bit(adev, mec, pipe, queue),</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec.queue_bitmap);</span></a>
<a name="69"><span class="lineNum">      69 </span>            : }</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 : int amdgpu_gfx_me_queue_to_bit(struct amdgpu_device *adev,</span></a>
<a name="72"><span class="lineNum">      72 </span>            :                                int me, int pipe, int queue)</a>
<a name="73"><span class="lineNum">      73 </span>            : {</a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :         int bit = 0;</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         bit += me * adev-&gt;gfx.me.num_pipe_per_me</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 * adev-&gt;gfx.me.num_queue_per_pipe;</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         bit += pipe * adev-&gt;gfx.me.num_queue_per_pipe;</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         bit += queue;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :         return bit;</span></a>
<a name="82"><span class="lineNum">      82 </span>            : }</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 : void amdgpu_gfx_bit_to_me_queue(struct amdgpu_device *adev, int bit,</span></a>
<a name="85"><span class="lineNum">      85 </span>            :                                 int *me, int *pipe, int *queue)</a>
<a name="86"><span class="lineNum">      86 </span>            : {</a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         *queue = bit % adev-&gt;gfx.me.num_queue_per_pipe;</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         *pipe = (bit / adev-&gt;gfx.me.num_queue_per_pipe)</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 % adev-&gt;gfx.me.num_pipe_per_me;</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         *me = (bit / adev-&gt;gfx.me.num_queue_per_pipe)</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 / adev-&gt;gfx.me.num_pipe_per_me;</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 : }</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 : bool amdgpu_gfx_is_me_queue_enabled(struct amdgpu_device *adev,</span></a>
<a name="95"><span class="lineNum">      95 </span>            :                                     int me, int pipe, int queue)</a>
<a name="96"><span class="lineNum">      96 </span>            : {</a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         return test_bit(amdgpu_gfx_me_queue_to_bit(adev, me, pipe, queue),</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.me.queue_bitmap);</span></a>
<a name="99"><span class="lineNum">      99 </span>            : }</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : /**</a>
<a name="102"><span class="lineNum">     102 </span>            :  * amdgpu_gfx_parse_disable_cu - Parse the disable_cu module parameter</a>
<a name="103"><span class="lineNum">     103 </span>            :  *</a>
<a name="104"><span class="lineNum">     104 </span>            :  * @mask: array in which the per-shader array disable masks will be stored</a>
<a name="105"><span class="lineNum">     105 </span>            :  * @max_se: number of SEs</a>
<a name="106"><span class="lineNum">     106 </span>            :  * @max_sh: number of SHs</a>
<a name="107"><span class="lineNum">     107 </span>            :  *</a>
<a name="108"><span class="lineNum">     108 </span>            :  * The bitmask of CUs to be disabled in the shader array determined by se and</a>
<a name="109"><span class="lineNum">     109 </span>            :  * sh is stored in mask[se * max_sh + sh].</a>
<a name="110"><span class="lineNum">     110 </span>            :  */</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : void amdgpu_gfx_parse_disable_cu(unsigned *mask, unsigned max_se, unsigned max_sh)</span></a>
<a name="112"><span class="lineNum">     112 </span>            : {</a>
<a name="113"><span class="lineNum">     113 </span>            :         unsigned se, sh, cu;</a>
<a name="114"><span class="lineNum">     114 </span>            :         const char *p;</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         memset(mask, 0, sizeof(*mask) * max_se * max_sh);</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         if (!amdgpu_disable_cu || !*amdgpu_disable_cu)</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :         p = amdgpu_disable_cu;</a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         for (;;) {</span></a>
<a name="123"><span class="lineNum">     123 </span>            :                 char *next;</a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 int ret = sscanf(p, &quot;%u.%u.%u&quot;, &amp;se, &amp;sh, &amp;cu);</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 if (ret &lt; 3) {</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;amdgpu: could not parse disable_cu\n&quot;);</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="128"><span class="lineNum">     128 </span>            :                 }</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 if (se &lt; max_se &amp;&amp; sh &lt; max_sh &amp;&amp; cu &lt; 16) {</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                         DRM_INFO(&quot;amdgpu: disabling CU %u.%u.%u\n&quot;, se, sh, cu);</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :                         mask[se * max_sh + sh] |= 1u &lt;&lt; cu;</span></a>
<a name="133"><span class="lineNum">     133 </span>            :                 } else {</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;amdgpu: disable_cu %u.%u.%u is out of range\n&quot;,</span></a>
<a name="135"><span class="lineNum">     135 </span>            :                                   se, sh, cu);</a>
<a name="136"><span class="lineNum">     136 </span>            :                 }</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 next = strchr(p, ',');</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 if (!next)</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                         break;</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 p = next + 1;</span></a>
<a name="142"><span class="lineNum">     142 </span>            :         }</a>
<a name="143"><span class="lineNum">     143 </span>            : }</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : static bool amdgpu_gfx_is_graphics_multipipe_capable(struct amdgpu_device *adev)</a>
<a name="146"><span class="lineNum">     146 </span>            : {</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :         return amdgpu_async_gfx_ring &amp;&amp; adev-&gt;gfx.me.num_pipe_per_me &gt; 1;</span></a>
<a name="148"><span class="lineNum">     148 </span>            : }</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : static bool amdgpu_gfx_is_compute_multipipe_capable(struct amdgpu_device *adev)</span></a>
<a name="151"><span class="lineNum">     151 </span>            : {</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         if (amdgpu_compute_multipipe != -1) {</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;amdgpu: forcing compute pipe policy %d\n&quot;,</span></a>
<a name="154"><span class="lineNum">     154 </span>            :                          amdgpu_compute_multipipe);</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 return amdgpu_compute_multipipe == 1;</span></a>
<a name="156"><span class="lineNum">     156 </span>            :         }</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :         /* FIXME: spreading the queues across pipes causes perf regressions</a>
<a name="159"><span class="lineNum">     159 </span>            :          * on POLARIS11 compute workloads */</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_POLARIS11)</span></a>
<a name="161"><span class="lineNum">     161 </span>            :                 return false;</a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         return adev-&gt;gfx.mec.num_mec &gt; 1;</span></a>
<a name="164"><span class="lineNum">     164 </span>            : }</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : bool amdgpu_gfx_is_high_priority_graphics_queue(struct amdgpu_device *adev,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                                                 struct amdgpu_ring *ring)</a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         int queue = ring-&gt;queue;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         int pipe = ring-&gt;pipe;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :         /* Policy: use pipe1 queue0 as high priority graphics queue if we</a>
<a name="173"><span class="lineNum">     173 </span>            :          * have more than one gfx pipe.</a>
<a name="174"><span class="lineNum">     174 </span>            :          */</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         if (amdgpu_gfx_is_graphics_multipipe_capable(adev) &amp;&amp;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :             adev-&gt;gfx.num_gfx_rings &gt; 1 &amp;&amp; pipe == 1 &amp;&amp; queue == 0) {</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 int me = ring-&gt;me;</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 int bit;</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 bit = amdgpu_gfx_me_queue_to_bit(adev, me, pipe, queue);</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 if (ring == &amp;adev-&gt;gfx.gfx_ring[bit])</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                         return true;</a>
<a name="183"><span class="lineNum">     183 </span>            :         }</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            :         return false;</a>
<a name="186"><span class="lineNum">     186 </span>            : }</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : bool amdgpu_gfx_is_high_priority_compute_queue(struct amdgpu_device *adev,</span></a>
<a name="189"><span class="lineNum">     189 </span>            :                                                struct amdgpu_ring *ring)</a>
<a name="190"><span class="lineNum">     190 </span>            : {</a>
<a name="191"><span class="lineNum">     191 </span>            :         /* Policy: use 1st queue as high priority compute queue if we</a>
<a name="192"><span class="lineNum">     192 </span>            :          * have more than one compute queue.</a>
<a name="193"><span class="lineNum">     193 </span>            :          */</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_compute_rings &gt; 1 &amp;&amp;</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :             ring == &amp;adev-&gt;gfx.compute_ring[0])</span></a>
<a name="196"><span class="lineNum">     196 </span>            :                 return true;</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         return false;</span></a>
<a name="199"><span class="lineNum">     199 </span>            : }</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 : void amdgpu_gfx_compute_queue_acquire(struct amdgpu_device *adev)</span></a>
<a name="202"><span class="lineNum">     202 </span>            : {</a>
<a name="203"><span class="lineNum">     203 </span>            :         int i, queue, pipe;</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         bool multipipe_policy = amdgpu_gfx_is_compute_multipipe_capable(adev);</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         int max_queues_per_mec = min(adev-&gt;gfx.mec.num_pipe_per_mec *</span></a>
<a name="206"><span class="lineNum">     206 </span>            :                                      adev-&gt;gfx.mec.num_queue_per_pipe,</a>
<a name="207"><span class="lineNum">     207 </span>            :                                      adev-&gt;gfx.num_compute_rings);</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         if (multipipe_policy) {</span></a>
<a name="210"><span class="lineNum">     210 </span>            :                 /* policy: make queues evenly cross all pipes on MEC1 only */</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; max_queues_per_mec; i++) {</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                         pipe = i % adev-&gt;gfx.mec.num_pipe_per_mec;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                         queue = (i / adev-&gt;gfx.mec.num_pipe_per_mec) %</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                                 adev-&gt;gfx.mec.num_queue_per_pipe;</span></a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                         set_bit(pipe * adev-&gt;gfx.mec.num_queue_per_pipe + queue,</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                                         adev-&gt;gfx.mec.queue_bitmap);</span></a>
<a name="218"><span class="lineNum">     218 </span>            :                 }</a>
<a name="219"><span class="lineNum">     219 </span>            :         } else {</a>
<a name="220"><span class="lineNum">     220 </span>            :                 /* policy: amdgpu owns all queues in the given pipe */</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; max_queues_per_mec; ++i)</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                         set_bit(i, adev-&gt;gfx.mec.queue_bitmap);</span></a>
<a name="223"><span class="lineNum">     223 </span>            :         }</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :         dev_dbg(adev-&gt;dev, &quot;mec queue bitmap weight=%d\n&quot;, bitmap_weight(adev-&gt;gfx.mec.queue_bitmap, AMDGPU_MAX_COMPUTE_QUEUES));</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 : }</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 : void amdgpu_gfx_graphics_queue_acquire(struct amdgpu_device *adev)</span></a>
<a name="229"><span class="lineNum">     229 </span>            : {</a>
<a name="230"><span class="lineNum">     230 </span>            :         int i, queue, pipe;</a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         bool multipipe_policy = amdgpu_gfx_is_graphics_multipipe_capable(adev);</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         int max_queues_per_me = adev-&gt;gfx.me.num_pipe_per_me *</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                                         adev-&gt;gfx.me.num_queue_per_pipe;</span></a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         if (multipipe_policy) {</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 /* policy: amdgpu owns the first queue per pipe at this stage</a>
<a name="237"><span class="lineNum">     237 </span>            :                  * will extend to mulitple queues per pipe later */</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; max_queues_per_me; i++) {</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                         pipe = i % adev-&gt;gfx.me.num_pipe_per_me;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         queue = (i / adev-&gt;gfx.me.num_pipe_per_me) %</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                                 adev-&gt;gfx.me.num_queue_per_pipe;</span></a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                         set_bit(pipe * adev-&gt;gfx.me.num_queue_per_pipe + queue,</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                                 adev-&gt;gfx.me.queue_bitmap);</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                 }</a>
<a name="246"><span class="lineNum">     246 </span>            :         } else {</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; max_queues_per_me; ++i)</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                         set_bit(i, adev-&gt;gfx.me.queue_bitmap);</span></a>
<a name="249"><span class="lineNum">     249 </span>            :         }</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            :         /* update the number of active graphics rings */</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.num_gfx_rings =</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 bitmap_weight(adev-&gt;gfx.me.queue_bitmap, AMDGPU_MAX_GFX_QUEUES);</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 : }</span></a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 : static int amdgpu_gfx_kiq_acquire(struct amdgpu_device *adev,</span></a>
<a name="257"><span class="lineNum">     257 </span>            :                                   struct amdgpu_ring *ring)</a>
<a name="258"><span class="lineNum">     258 </span>            : {</a>
<a name="259"><span class="lineNum">     259 </span>            :         int queue_bit;</a>
<a name="260"><span class="lineNum">     260 </span>            :         int mec, pipe, queue;</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         queue_bit = adev-&gt;gfx.mec.num_mec</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :                     * adev-&gt;gfx.mec.num_pipe_per_mec</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :                     * adev-&gt;gfx.mec.num_queue_per_pipe;</span></a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         while (--queue_bit &gt;= 0) {</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 if (test_bit(queue_bit, adev-&gt;gfx.mec.queue_bitmap))</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 amdgpu_queue_mask_bit_to_mec_queue(adev, queue_bit, &amp;mec, &amp;pipe, &amp;queue);</span></a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :                 /*</a>
<a name="273"><span class="lineNum">     273 </span>            :                  * 1. Using pipes 2/3 from MEC 2 seems cause problems.</a>
<a name="274"><span class="lineNum">     274 </span>            :                  * 2. It must use queue id 0, because CGPG_IDLE/SAVE/LOAD/RUN</a>
<a name="275"><span class="lineNum">     275 </span>            :                  * only can be issued on queue 0.</a>
<a name="276"><span class="lineNum">     276 </span>            :                  */</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 if ((mec == 1 &amp;&amp; pipe &gt; 1) || queue != 0)</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 ring-&gt;me = mec + 1;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 ring-&gt;pipe = pipe;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 ring-&gt;queue = queue;</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="285"><span class="lineNum">     285 </span>            :         }</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;Failed to find a queue for KIQ\n&quot;);</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         return -EINVAL;</span></a>
<a name="289"><span class="lineNum">     289 </span>            : }</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 : int amdgpu_gfx_kiq_init_ring(struct amdgpu_device *adev,</span></a>
<a name="292"><span class="lineNum">     292 </span>            :                              struct amdgpu_ring *ring,</a>
<a name="293"><span class="lineNum">     293 </span>            :                              struct amdgpu_irq_src *irq)</a>
<a name="294"><span class="lineNum">     294 </span>            : {</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span><span class="lineNoCov">          0 :         spin_lock_init(&amp;kiq-&gt;ring_lock);</span></a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         ring-&gt;adev = NULL;</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         ring-&gt;ring_obj = NULL;</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         ring-&gt;use_doorbell = true;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         ring-&gt;doorbell_index = adev-&gt;doorbell_index.kiq;</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         r = amdgpu_gfx_kiq_acquire(adev, ring);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                 return r;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         ring-&gt;eop_gpu_addr = kiq-&gt;eop_gpu_addr;</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         ring-&gt;no_scheduler = true;</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         sprintf(ring-&gt;name, &quot;kiq_%d.%d.%d&quot;, ring-&gt;me, ring-&gt;pipe, ring-&gt;queue);</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_init(adev, ring, 1024, irq, AMDGPU_CP_KIQ_IRQ_DRIVER0,</span></a>
<a name="313"><span class="lineNum">     313 </span>            :                              AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;(%d) failed to init kiq ring\n&quot;, r);</span></a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :         return r;</a>
<a name="318"><span class="lineNum">     318 </span>            : }</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 : void amdgpu_gfx_kiq_free_ring(struct amdgpu_ring *ring)</span></a>
<a name="321"><span class="lineNum">     321 </span>            : {</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         amdgpu_ring_fini(ring);</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 : }</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : void amdgpu_gfx_kiq_fini(struct amdgpu_device *adev)</span></a>
<a name="326"><span class="lineNum">     326 </span>            : {</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;kiq-&gt;eop_obj, &amp;kiq-&gt;eop_gpu_addr, NULL);</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 : }</span></a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 : int amdgpu_gfx_kiq_init(struct amdgpu_device *adev,</span></a>
<a name="333"><span class="lineNum">     333 </span>            :                         unsigned hpd_size)</a>
<a name="334"><span class="lineNum">     334 </span>            : {</a>
<a name="335"><span class="lineNum">     335 </span>            :         int r;</a>
<a name="336"><span class="lineNum">     336 </span>            :         u32 *hpd;</a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_create_kernel(adev, hpd_size, PAGE_SIZE,</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                                     AMDGPU_GEM_DOMAIN_GTT, &amp;kiq-&gt;eop_obj,</a>
<a name="341"><span class="lineNum">     341 </span>            :                                     &amp;kiq-&gt;eop_gpu_addr, (void **)&amp;hpd);</a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;failed to create KIQ bo (%d).\n&quot;, r);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="345"><span class="lineNum">     345 </span>            :         }</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         memset(hpd, 0, hpd_size);</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_reserve(kiq-&gt;eop_obj, true);</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;(%d) reserve kiq eop bo failed\n&quot;, r);</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         amdgpu_bo_kunmap(kiq-&gt;eop_obj);</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         amdgpu_bo_unreserve(kiq-&gt;eop_obj);</span></a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="356"><span class="lineNum">     356 </span>            : }</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            : /* create MQD for each compute/gfx queue */</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 : int amdgpu_gfx_mqd_sw_init(struct amdgpu_device *adev,</span></a>
<a name="360"><span class="lineNum">     360 </span>            :                            unsigned mqd_size)</a>
<a name="361"><span class="lineNum">     361 </span>            : {</a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = NULL;</span></a>
<a name="363"><span class="lineNum">     363 </span>            :         int r, i;</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :         /* create MQD for KIQ */</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;gfx.kiq.ring;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         if (!adev-&gt;enable_mes_kiq &amp;&amp; !ring-&gt;mqd_obj) {</span></a>
<a name="368"><span class="lineNum">     368 </span>            :                 /* originaly the KIQ MQD is put in GTT domain, but for SRIOV VRAM domain is a must</a>
<a name="369"><span class="lineNum">     369 </span>            :                  * otherwise hypervisor trigger SAVE_VF fail after driver unloaded which mean MQD</a>
<a name="370"><span class="lineNum">     370 </span>            :                  * deallocated and gart_unbind, to strict diverage we decide to use VRAM domain for</a>
<a name="371"><span class="lineNum">     371 </span>            :                  * KIQ MQD no matter SRIOV or Bare-metal</a>
<a name="372"><span class="lineNum">     372 </span>            :                  */</a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_create_kernel(adev, mqd_size, PAGE_SIZE,</span></a>
<a name="374"><span class="lineNum">     374 </span>            :                                             AMDGPU_GEM_DOMAIN_VRAM, &amp;ring-&gt;mqd_obj,</a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                                             &amp;ring-&gt;mqd_gpu_addr, &amp;ring-&gt;mqd_ptr);</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         dev_warn(adev-&gt;dev, &quot;failed to create ring mqd ob (%d)&quot;, r);</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="379"><span class="lineNum">     379 </span>            :                 }</a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span>            :                 /* prepare MQD backup */</a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec.mqd_backup[AMDGPU_MAX_COMPUTE_RINGS] = kmalloc(mqd_size, GFP_KERNEL);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;gfx.mec.mqd_backup[AMDGPU_MAX_COMPUTE_RINGS])</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                                 dev_warn(adev-&gt;dev, &quot;no memory to create MQD backup for ring %s\n&quot;, ring-&gt;name);</span></a>
<a name="385"><span class="lineNum">     385 </span>            :         }</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type &gt;= CHIP_NAVI10 &amp;&amp; amdgpu_async_gfx_ring) {</span></a>
<a name="388"><span class="lineNum">     388 </span>            :                 /* create MQD for each KGQ */</a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;gfx.num_gfx_rings; i++) {</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;gfx.gfx_ring[i];</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                         if (!ring-&gt;mqd_obj) {</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :                                 r = amdgpu_bo_create_kernel(adev, mqd_size, PAGE_SIZE,</span></a>
<a name="393"><span class="lineNum">     393 </span>            :                                                             AMDGPU_GEM_DOMAIN_GTT, &amp;ring-&gt;mqd_obj,</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                                                             &amp;ring-&gt;mqd_gpu_addr, &amp;ring-&gt;mqd_ptr);</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :                                 if (r) {</span></a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :                                         dev_warn(adev-&gt;dev, &quot;failed to create ring mqd bo (%d)&quot;, r);</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                                         return r;</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                                 }</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            :                                 /* prepare MQD backup */</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                                 adev-&gt;gfx.me.mqd_backup[i] = kmalloc(mqd_size, GFP_KERNEL);</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                                 if (!adev-&gt;gfx.me.mqd_backup[i])</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                                         dev_warn(adev-&gt;dev, &quot;no memory to create MQD backup for ring %s\n&quot;, ring-&gt;name);</span></a>
<a name="404"><span class="lineNum">     404 </span>            :                         }</a>
<a name="405"><span class="lineNum">     405 </span>            :                 }</a>
<a name="406"><span class="lineNum">     406 </span>            :         }</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span>            :         /* create MQD for each KCQ */</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 if (!ring-&gt;mqd_obj) {</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         r = amdgpu_bo_create_kernel(adev, mqd_size, PAGE_SIZE,</span></a>
<a name="413"><span class="lineNum">     413 </span>            :                                                     AMDGPU_GEM_DOMAIN_GTT, &amp;ring-&gt;mqd_obj,</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                                                     &amp;ring-&gt;mqd_gpu_addr, &amp;ring-&gt;mqd_ptr);</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                         if (r) {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                                 dev_warn(adev-&gt;dev, &quot;failed to create ring mqd bo (%d)&quot;, r);</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                                 return r;</span></a>
<a name="418"><span class="lineNum">     418 </span>            :                         }</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :                         /* prepare MQD backup */</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec.mqd_backup[i] = kmalloc(mqd_size, GFP_KERNEL);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :                         if (!adev-&gt;gfx.mec.mqd_backup[i])</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                                 dev_warn(adev-&gt;dev, &quot;no memory to create MQD backup for ring %s\n&quot;, ring-&gt;name);</span></a>
<a name="424"><span class="lineNum">     424 </span>            :                 }</a>
<a name="425"><span class="lineNum">     425 </span>            :         }</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :         return 0;</a>
<a name="428"><span class="lineNum">     428 </span>            : }</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 : void amdgpu_gfx_mqd_sw_fini(struct amdgpu_device *adev)</span></a>
<a name="431"><span class="lineNum">     431 </span>            : {</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = NULL;</span></a>
<a name="433"><span class="lineNum">     433 </span>            :         int i;</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type &gt;= CHIP_NAVI10 &amp;&amp; amdgpu_async_gfx_ring) {</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;gfx.num_gfx_rings; i++) {</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;gfx.gfx_ring[i];</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :                         kfree(adev-&gt;gfx.me.mqd_backup[i]);</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                         amdgpu_bo_free_kernel(&amp;ring-&gt;mqd_obj,</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                                               &amp;ring-&gt;mqd_gpu_addr,</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                                               &amp;ring-&gt;mqd_ptr);</a>
<a name="442"><span class="lineNum">     442 </span>            :                 }</a>
<a name="443"><span class="lineNum">     443 </span>            :         }</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 kfree(adev-&gt;gfx.mec.mqd_backup[i]);</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 amdgpu_bo_free_kernel(&amp;ring-&gt;mqd_obj,</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                                       &amp;ring-&gt;mqd_gpu_addr,</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                                       &amp;ring-&gt;mqd_ptr);</a>
<a name="451"><span class="lineNum">     451 </span>            :         }</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;gfx.kiq.ring;</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         kfree(adev-&gt;gfx.mec.mqd_backup[AMDGPU_MAX_COMPUTE_RINGS]);</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;ring-&gt;mqd_obj,</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                               &amp;ring-&gt;mqd_gpu_addr,</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                               &amp;ring-&gt;mqd_ptr);</a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 : }</span></a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 : int amdgpu_gfx_disable_kcq(struct amdgpu_device *adev)</span></a>
<a name="461"><span class="lineNum">     461 </span>            : {</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *kiq_ring = &amp;kiq-&gt;ring;</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :         int i, r = 0;</span></a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         if (!kiq-&gt;pmf || !kiq-&gt;pmf-&gt;kiq_unmap_queues)</span></a>
<a name="467"><span class="lineNum">     467 </span>            :                 return -EINVAL;</a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         spin_lock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :         if (amdgpu_ring_alloc(kiq_ring, kiq-&gt;pmf-&gt;unmap_queues_size *</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                                         adev-&gt;gfx.num_compute_rings)) {</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span></a>
<a name="474"><span class="lineNum">     474 </span>            :         }</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++)</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 kiq-&gt;pmf-&gt;kiq_unmap_queues(kiq_ring, &amp;adev-&gt;gfx.compute_ring[i],</span></a>
<a name="478"><span class="lineNum">     478 </span>            :                                            RESET_QUEUES, 0, 0);</a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.kiq.ring.sched.ready &amp;&amp; !adev-&gt;job_hang)</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_test_helper(kiq_ring);</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="485"><span class="lineNum">     485 </span>            : }</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 : int amdgpu_queue_mask_bit_to_set_resource_bit(struct amdgpu_device *adev,</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                                         int queue_bit)</a>
<a name="489"><span class="lineNum">     489 </span>            : {</a>
<a name="490"><span class="lineNum">     490 </span>            :         int mec, pipe, queue;</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         int set_resource_bit = 0;</span></a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         amdgpu_queue_mask_bit_to_mec_queue(adev, queue_bit, &amp;mec, &amp;pipe, &amp;queue);</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         set_resource_bit = mec * 4 * 8 + pipe * 8 + queue;</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         return set_resource_bit;</span></a>
<a name="498"><span class="lineNum">     498 </span>            : }</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 : int amdgpu_gfx_enable_kcq(struct amdgpu_device *adev)</span></a>
<a name="501"><span class="lineNum">     501 </span>            : {</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *kiq_ring = &amp;adev-&gt;gfx.kiq.ring;</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         uint64_t queue_mask = 0;</span></a>
<a name="505"><span class="lineNum">     505 </span>            :         int r, i;</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :         if (!kiq-&gt;pmf || !kiq-&gt;pmf-&gt;kiq_map_queues || !kiq-&gt;pmf-&gt;kiq_set_resources)</span></a>
<a name="508"><span class="lineNum">     508 </span>            :                 return -EINVAL;</a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_MAX_COMPUTE_QUEUES; ++i) {</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 if (!test_bit(i, adev-&gt;gfx.mec.queue_bitmap))</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            :                 /* This situation may be hit in the future if a new HW</a>
<a name="515"><span class="lineNum">     515 </span>            :                  * generation exposes more than 64 queues. If so, the</a>
<a name="516"><span class="lineNum">     516 </span>            :                  * definition of queue_mask needs updating */</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 if (WARN_ON(i &gt; (sizeof(queue_mask)*8))) {</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid KCQ enabled: %d\n&quot;, i);</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="520"><span class="lineNum">     520 </span>            :                 }</a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 queue_mask |= (1ull &lt;&lt; amdgpu_queue_mask_bit_to_set_resource_bit(adev, i));</span></a>
<a name="523"><span class="lineNum">     523 </span>            :         }</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         DRM_INFO(&quot;kiq ring mec %d pipe %d q %d\n&quot;, kiq_ring-&gt;me, kiq_ring-&gt;pipe,</span></a>
<a name="526"><span class="lineNum">     526 </span>            :                                                         kiq_ring-&gt;queue);</a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         spin_lock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(kiq_ring, kiq-&gt;pmf-&gt;map_queues_size *</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                                         adev-&gt;gfx.num_compute_rings +</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                                         kiq-&gt;pmf-&gt;set_resources_size);</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to lock KIQ (%d).\n&quot;, r);</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="535"><span class="lineNum">     535 </span>            :         }</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         if (adev-&gt;enable_mes)</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 queue_mask = ~0ULL;</span></a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         kiq-&gt;pmf-&gt;kiq_set_resources(kiq_ring, queue_mask);</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++)</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 kiq-&gt;pmf-&gt;kiq_map_queues(kiq_ring, &amp;adev-&gt;gfx.compute_ring[i]);</span></a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_test_helper(kiq_ring);</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;adev-&gt;gfx.kiq.ring_lock);</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;KCQ enable failed\n&quot;);</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            :         return r;</a>
<a name="550"><span class="lineNum">     550 </span>            : }</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            : /* amdgpu_gfx_off_ctrl - Handle gfx off feature enable/disable</a>
<a name="553"><span class="lineNum">     553 </span>            :  *</a>
<a name="554"><span class="lineNum">     554 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="555"><span class="lineNum">     555 </span>            :  * @bool enable true: enable gfx off feature, false: disable gfx off feature</a>
<a name="556"><span class="lineNum">     556 </span>            :  *</a>
<a name="557"><span class="lineNum">     557 </span>            :  * 1. gfx off feature will be enabled by gfx ip after gfx cg gp enabled.</a>
<a name="558"><span class="lineNum">     558 </span>            :  * 2. other client can send request to disable gfx off feature, the request should be honored.</a>
<a name="559"><span class="lineNum">     559 </span>            :  * 3. other client can cancel their request of disable gfx off feature</a>
<a name="560"><span class="lineNum">     560 </span>            :  * 4. other client should not send request to enable gfx off feature before disable gfx off feature.</a>
<a name="561"><span class="lineNum">     561 </span>            :  */</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 : void amdgpu_gfx_off_ctrl(struct amdgpu_device *adev, bool enable)</span></a>
<a name="564"><span class="lineNum">     564 </span>            : {</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :         unsigned long delay = GFX_OFF_DELAY_ENABLE;</span></a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;pm.pp_feature &amp; PP_GFXOFF_MASK))</span></a>
<a name="568"><span class="lineNum">     568 </span>            :                 return;</a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="573"><span class="lineNum">     573 </span>            :                 /* If the count is already 0, it means there's an imbalance bug somewhere.</a>
<a name="574"><span class="lineNum">     574 </span>            :                  * Note that the bug may be in a different caller than the one which triggers the</a>
<a name="575"><span class="lineNum">     575 </span>            :                  * WARN_ON_ONCE.</a>
<a name="576"><span class="lineNum">     576 </span>            :                  */</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 if (WARN_ON_ONCE(adev-&gt;gfx.gfx_off_req_count == 0))</span></a>
<a name="578"><span class="lineNum">     578 </span>            :                         goto unlock;</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.gfx_off_req_count--;</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.gfx_off_req_count == 0 &amp;&amp;</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                     !adev-&gt;gfx.gfx_off_state) {</span></a>
<a name="584"><span class="lineNum">     584 </span>            :                         /* If going to s2idle, no need to wait */</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                         if (adev-&gt;in_s0ix)</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                                 delay = GFX_OFF_NO_DELAY;</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                         schedule_delayed_work(&amp;adev-&gt;gfx.gfx_off_delay_work,</span></a>
<a name="588"><span class="lineNum">     588 </span>            :                                               delay);</a>
<a name="589"><span class="lineNum">     589 </span>            :                 }</a>
<a name="590"><span class="lineNum">     590 </span>            :         } else {</a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.gfx_off_req_count == 0) {</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :                         cancel_delayed_work_sync(&amp;adev-&gt;gfx.gfx_off_delay_work);</span></a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :                         if (adev-&gt;gfx.gfx_off_state &amp;&amp;</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                             !amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_GFX, false)) {</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                                 adev-&gt;gfx.gfx_off_state = false;</span></a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                                 if (adev-&gt;gfx.funcs-&gt;init_spm_golden) {</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                                         dev_dbg(adev-&gt;dev,</a>
<a name="600"><span class="lineNum">     600 </span>            :                                                 &quot;GFXOFF is disabled, re-init SPM golden settings\n&quot;);</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :                                         amdgpu_gfx_init_spm_golden(adev);</span></a>
<a name="602"><span class="lineNum">     602 </span>            :                                 }</a>
<a name="603"><span class="lineNum">     603 </span>            :                         }</a>
<a name="604"><span class="lineNum">     604 </span>            :                 }</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.gfx_off_req_count++;</span></a>
<a name="607"><span class="lineNum">     607 </span>            :         }</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            : unlock:</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="611"><span class="lineNum">     611 </span>            : }</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 : int amdgpu_set_gfx_off_residency(struct amdgpu_device *adev, bool value)</span></a>
<a name="614"><span class="lineNum">     614 </span>            : {</a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         r = amdgpu_dpm_set_residency_gfxoff(adev, value);</span></a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="624"><span class="lineNum">     624 </span>            : }</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 : int amdgpu_get_gfx_off_residency(struct amdgpu_device *adev, u32 *value)</span></a>
<a name="627"><span class="lineNum">     627 </span>            : {</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         r = amdgpu_dpm_get_residency_gfxoff(adev, value);</span></a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="637"><span class="lineNum">     637 </span>            : }</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 : int amdgpu_get_gfx_off_entrycount(struct amdgpu_device *adev, u64 *value)</span></a>
<a name="640"><span class="lineNum">     640 </span>            : {</a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         r = amdgpu_dpm_get_entrycount_gfxoff(adev, value);</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="650"><span class="lineNum">     650 </span>            : }</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 : int amdgpu_get_gfx_off_status(struct amdgpu_device *adev, uint32_t *value)</span></a>
<a name="653"><span class="lineNum">     653 </span>            : {</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         r = amdgpu_dpm_get_status_gfxoff(adev, value);</span></a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;gfx.gfx_off_mutex);</span></a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="664"><span class="lineNum">     664 </span>            : }</a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 : int amdgpu_gfx_ras_late_init(struct amdgpu_device *adev, struct ras_common_if *ras_block)</span></a>
<a name="667"><span class="lineNum">     667 </span>            : {</a>
<a name="668"><span class="lineNum">     668 </span>            :         int r;</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         if (amdgpu_ras_is_supported(adev, ras_block-&gt;block)) {</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 if (!amdgpu_persistent_edc_harvesting_supported(adev))</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                         amdgpu_ras_reset_error_status(adev, AMDGPU_RAS_BLOCK__GFX);</span></a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 r = amdgpu_ras_block_late_init(adev, ras_block);</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="676"><span class="lineNum">     676 </span>            :                         return r;</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_get(adev, &amp;adev-&gt;gfx.cp_ecc_error_irq, 0);</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="680"><span class="lineNum">     680 </span>            :                         goto late_fini;</a>
<a name="681"><span class="lineNum">     681 </span>            :         } else {</a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                 amdgpu_ras_feature_enable_on_boot(adev, ras_block, 0);</span></a>
<a name="683"><span class="lineNum">     683 </span>            :         }</a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span>            :         return 0;</a>
<a name="686"><span class="lineNum">     686 </span>            : late_fini:</a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         amdgpu_ras_block_late_fini(adev, ras_block);</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="689"><span class="lineNum">     689 </span>            : }</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 : int amdgpu_gfx_process_ras_data_cb(struct amdgpu_device *adev,</span></a>
<a name="692"><span class="lineNum">     692 </span>            :                 void *err_data,</a>
<a name="693"><span class="lineNum">     693 </span>            :                 struct amdgpu_iv_entry *entry)</a>
<a name="694"><span class="lineNum">     694 </span>            : {</a>
<a name="695"><span class="lineNum">     695 </span>            :         /* TODO ue will trigger an interrupt.</a>
<a name="696"><span class="lineNum">     696 </span>            :          *</a>
<a name="697"><span class="lineNum">     697 </span>            :          * When “Full RAS” is enabled, the per-IP interrupt sources should</a>
<a name="698"><span class="lineNum">     698 </span>            :          * be disabled and the driver should only look for the aggregated</a>
<a name="699"><span class="lineNum">     699 </span>            :          * interrupt via sync flood</a>
<a name="700"><span class="lineNum">     700 </span>            :          */</a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) {</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 kgd2kfd_set_sram_ecc_flag(adev-&gt;kfd.dev);</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.ras &amp;&amp; adev-&gt;gfx.ras-&gt;ras_block.hw_ops &amp;&amp;</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                     adev-&gt;gfx.ras-&gt;ras_block.hw_ops-&gt;query_ras_error_count)</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.ras-&gt;ras_block.hw_ops-&gt;query_ras_error_count(adev, err_data);</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 amdgpu_ras_reset_gpu(adev);</span></a>
<a name="707"><span class="lineNum">     707 </span>            :         }</a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         return AMDGPU_RAS_SUCCESS;</span></a>
<a name="709"><span class="lineNum">     709 </span>            : }</a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 : int amdgpu_gfx_cp_ecc_error_irq(struct amdgpu_device *adev,</span></a>
<a name="712"><span class="lineNum">     712 </span>            :                                   struct amdgpu_irq_src *source,</a>
<a name="713"><span class="lineNum">     713 </span>            :                                   struct amdgpu_iv_entry *entry)</a>
<a name="714"><span class="lineNum">     714 </span>            : {</a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         struct ras_common_if *ras_if = adev-&gt;gfx.ras_if;</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :         struct ras_dispatch_if ih_data = {</span></a>
<a name="717"><span class="lineNum">     717 </span>            :                 .entry = entry,</a>
<a name="718"><span class="lineNum">     718 </span>            :         };</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         if (!ras_if)</span></a>
<a name="721"><span class="lineNum">     721 </span>            :                 return 0;</a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         ih_data.head = *ras_if;</span></a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;CP ECC ERROR IRQ\n&quot;);</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         amdgpu_ras_interrupt_dispatch(adev, &amp;ih_data);</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="728"><span class="lineNum">     728 </span>            : }</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 : uint32_t amdgpu_kiq_rreg(struct amdgpu_device *adev, uint32_t reg)</span></a>
<a name="731"><span class="lineNum">     731 </span>            : {</a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :         signed long r, cnt = 0;</span></a>
<a name="733"><span class="lineNum">     733 </span>            :         unsigned long flags;</a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :         uint32_t seq, reg_val_offs = 0, value = 0;</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;kiq-&gt;ring;</span></a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         if (amdgpu_device_skip_hw_access(adev))</span></a>
<a name="739"><span class="lineNum">     739 </span>            :                 return 0;</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         if (adev-&gt;mes.ring.sched.ready)</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :                 return amdgpu_mes_rreg(adev, reg);</span></a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         BUG_ON(!ring-&gt;funcs-&gt;emit_rreg);</span></a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :         if (amdgpu_device_wb_get(adev, &amp;reg_val_offs)) {</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 pr_err(&quot;critical bug! too many kiq readers\n&quot;);</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 goto failed_unlock;</span></a>
<a name="750"><span class="lineNum">     750 </span>            :         }</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         amdgpu_ring_alloc(ring, 32);</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_rreg(ring, reg, reg_val_offs);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_emit_polling(ring, &amp;seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="755"><span class="lineNum">     755 </span>            :                 goto failed_undo;</a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            :         /* don't wait anymore for gpu reset case because this way may</a>
<a name="763"><span class="lineNum">     763 </span>            :          * block gpu_recover() routine forever, e.g. this virt_kiq_rreg</a>
<a name="764"><span class="lineNum">     764 </span>            :          * is triggered in TTM and ttm_bo_lock_delayed_workqueue() will</a>
<a name="765"><span class="lineNum">     765 </span>            :          * never return if we keep waiting in virt_kiq_rreg, which cause</a>
<a name="766"><span class="lineNum">     766 </span>            :          * gpu_recover() hang there.</a>
<a name="767"><span class="lineNum">     767 </span>            :          *</a>
<a name="768"><span class="lineNum">     768 </span>            :          * also don't wait anymore for IRQ context</a>
<a name="769"><span class="lineNum">     769 </span>            :          * */</a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :         if (r &lt; 1 &amp;&amp; (amdgpu_in_reset(adev) || in_interrupt()))</span></a>
<a name="771"><span class="lineNum">     771 </span>            :                 goto failed_kiq_read;</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            :         might_sleep();</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         while (r &lt; 1 &amp;&amp; cnt++ &lt; MAX_KIQ_REG_TRY) {</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 msleep(MAX_KIQ_REG_BAILOUT_INTERVAL);</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="777"><span class="lineNum">     777 </span>            :         }</a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (cnt &gt; MAX_KIQ_REG_TRY)</span></a>
<a name="780"><span class="lineNum">     780 </span>            :                 goto failed_kiq_read;</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         mb();</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :         value = adev-&gt;wb.wb[reg_val_offs];</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         amdgpu_device_wb_free(adev, reg_val_offs);</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         return value;</span></a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span>            : failed_undo:</a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         amdgpu_ring_undo(ring);</span></a>
<a name="789"><span class="lineNum">     789 </span>            : failed_unlock:</a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="791"><span class="lineNum">     791 </span>            : failed_kiq_read:</a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         if (reg_val_offs)</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 amdgpu_device_wb_free(adev, reg_val_offs);</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;failed to read reg:%x\n&quot;, reg);</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         return ~0;</span></a>
<a name="796"><span class="lineNum">     796 </span>            : }</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 : void amdgpu_kiq_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v)</span></a>
<a name="799"><span class="lineNum">     799 </span>            : {</a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         signed long r, cnt = 0;</span></a>
<a name="801"><span class="lineNum">     801 </span>            :         unsigned long flags;</a>
<a name="802"><span class="lineNum">     802 </span>            :         uint32_t seq;</a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;kiq-&gt;ring;</span></a>
<a name="805"><span class="lineNum">     805 </span>            : </a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         BUG_ON(!ring-&gt;funcs-&gt;emit_wreg);</span></a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         if (amdgpu_device_skip_hw_access(adev))</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         if (adev-&gt;mes.ring.sched.ready) {</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 amdgpu_mes_wreg(adev, reg, v);</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="814"><span class="lineNum">     814 </span>            :         }</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :         amdgpu_ring_alloc(ring, 32);</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring, reg, v);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_emit_polling(ring, &amp;seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="821"><span class="lineNum">     821 </span>            :                 goto failed_undo;</a>
<a name="822"><span class="lineNum">     822 </span>            : </a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="825"><span class="lineNum">     825 </span>            : </a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="827"><span class="lineNum">     827 </span>            : </a>
<a name="828"><span class="lineNum">     828 </span>            :         /* don't wait anymore for gpu reset case because this way may</a>
<a name="829"><span class="lineNum">     829 </span>            :          * block gpu_recover() routine forever, e.g. this virt_kiq_rreg</a>
<a name="830"><span class="lineNum">     830 </span>            :          * is triggered in TTM and ttm_bo_lock_delayed_workqueue() will</a>
<a name="831"><span class="lineNum">     831 </span>            :          * never return if we keep waiting in virt_kiq_rreg, which cause</a>
<a name="832"><span class="lineNum">     832 </span>            :          * gpu_recover() hang there.</a>
<a name="833"><span class="lineNum">     833 </span>            :          *</a>
<a name="834"><span class="lineNum">     834 </span>            :          * also don't wait anymore for IRQ context</a>
<a name="835"><span class="lineNum">     835 </span>            :          * */</a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         if (r &lt; 1 &amp;&amp; (amdgpu_in_reset(adev) || in_interrupt()))</span></a>
<a name="837"><span class="lineNum">     837 </span>            :                 goto failed_kiq_write;</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span>            :         might_sleep();</a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         while (r &lt; 1 &amp;&amp; cnt++ &lt; MAX_KIQ_REG_TRY) {</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 msleep(MAX_KIQ_REG_BAILOUT_INTERVAL);</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="844"><span class="lineNum">     844 </span>            :         }</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         if (cnt &gt; MAX_KIQ_REG_TRY)</span></a>
<a name="847"><span class="lineNum">     847 </span>            :                 goto failed_kiq_write;</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :         return;</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span>            : failed_undo:</a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         amdgpu_ring_undo(ring);</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="854"><span class="lineNum">     854 </span>            : failed_kiq_write:</a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :         dev_err(adev-&gt;dev, &quot;failed to write reg:%x\n&quot;, reg);</span></a>
<a name="856"><span class="lineNum">     856 </span>            : }</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 : int amdgpu_gfx_get_num_kcq(struct amdgpu_device *adev)</span></a>
<a name="859"><span class="lineNum">     859 </span>            : {</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (amdgpu_num_kcq == -1) {</span></a>
<a name="861"><span class="lineNum">     861 </span>            :                 return 8;</a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :         } else if (amdgpu_num_kcq &gt; 8 || amdgpu_num_kcq &lt; 0) {</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;set kernel compute queue number to 8 due to invalid parameter provided by user\n&quot;);</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 return 8;</span></a>
<a name="865"><span class="lineNum">     865 </span>            :         }</a>
<a name="866"><span class="lineNum">     866 </span>            :         return amdgpu_num_kcq;</a>
<a name="867"><span class="lineNum">     867 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
