{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458956522136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458956522137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 22:42:01 2016 " "Processing started: Fri Mar 25 22:42:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458956522137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458956522137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch_QII_14 -c SimpleCompArch_QII_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458956522137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458956522486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheController-behav " "Found design unit 1: CacheController-behav" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522944 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheController " "Found entity 1: CacheController" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522949 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tagmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tagmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TagMemory-behav " "Found design unit 1: TagMemory-behav" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/TagMemory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522951 ""} { "Info" "ISGN_ENTITY_NAME" "1 TagMemory " "Found entity 1: TagMemory" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/TagMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smallmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smallmux-behv " "Found design unit 1: smallmux-behv" {  } { { "smallmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522953 ""} { "Info" "ISGN_ENTITY_NAME" "1 smallmux " "Found entity 1: smallmux" {  } { { "smallmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecomparch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplecomparch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCompArch-rtl " "Found design unit 1: SimpleCompArch-rtl" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522955 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCompArch " "Found entity 1: SimpleCompArch" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522956 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522958 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522960 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd" 352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522963 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522964 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522966 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behav " "Found design unit 1: DataMemory-behav" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522968 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522970 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structure " "Found design unit 1: CPU-structure" {  } { { "CPU.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522972 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522974 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bigmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bigmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bigmux-behv " "Found design unit 1: bigmux-behv" {  } { { "bigmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522976 ""} { "Info" "ISGN_ENTITY_NAME" "1 bigmux " "Found entity 1: bigmux" {  } { { "bigmux.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956522978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956522978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCompArch " "Elaborating entity \"SimpleCompArch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458956523274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delayReq SimpleCompArch.vhd(60) " "Verilog HDL or VHDL warning at SimpleCompArch.vhd(60): object \"delayReq\" assigned a value but never read" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458956523276 "|SimpleCompArch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Unit1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:Unit1\"" {  } { { "SimpleCompArch.vhd" "Unit1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit CPU:Unit1\|ctrl_unit:Unit0 " "Elaborating entity \"ctrl_unit\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\"" {  } { { "CPU.vhd" "Unit0" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:Unit1\|ctrl_unit:Unit0\|controller:U0 " "Elaborating entity \"controller\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\"" {  } { { "ctrl_unit.vhd" "U0" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:Unit1\|ctrl_unit:Unit0\|PC:U1 " "Elaborating entity \"PC\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|PC:U1\"" {  } { { "ctrl_unit.vhd" "U1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:Unit1\|ctrl_unit:Unit0\|IR:U2 " "Elaborating entity \"IR\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\"" {  } { { "ctrl_unit.vhd" "U2" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523288 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout IR.vhd(25) " "VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523288 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_addr IR.vhd(25) " "VHDL Process Statement warning at IR.vhd(25): inferring latch(es) for signal or variable \"dir_addr\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523288 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[0\] IR.vhd(25) " "Inferred latch for \"dir_addr\[0\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[1\] IR.vhd(25) " "Inferred latch for \"dir_addr\[1\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[2\] IR.vhd(25) " "Inferred latch for \"dir_addr\[2\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[3\] IR.vhd(25) " "Inferred latch for \"dir_addr\[3\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[4\] IR.vhd(25) " "Inferred latch for \"dir_addr\[4\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[5\] IR.vhd(25) " "Inferred latch for \"dir_addr\[5\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[6\] IR.vhd(25) " "Inferred latch for \"dir_addr\[6\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[7\] IR.vhd(25) " "Inferred latch for \"dir_addr\[7\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[8\] IR.vhd(25) " "Inferred latch for \"dir_addr\[8\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[9\] IR.vhd(25) " "Inferred latch for \"dir_addr\[9\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[10\] IR.vhd(25) " "Inferred latch for \"dir_addr\[10\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[11\] IR.vhd(25) " "Inferred latch for \"dir_addr\[11\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[12\] IR.vhd(25) " "Inferred latch for \"dir_addr\[12\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[13\] IR.vhd(25) " "Inferred latch for \"dir_addr\[13\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[14\] IR.vhd(25) " "Inferred latch for \"dir_addr\[14\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[15\] IR.vhd(25) " "Inferred latch for \"dir_addr\[15\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] IR.vhd(25) " "Inferred latch for \"IRout\[0\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523289 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] IR.vhd(25) " "Inferred latch for \"IRout\[1\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] IR.vhd(25) " "Inferred latch for \"IRout\[2\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] IR.vhd(25) " "Inferred latch for \"IRout\[3\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] IR.vhd(25) " "Inferred latch for \"IRout\[4\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] IR.vhd(25) " "Inferred latch for \"IRout\[5\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] IR.vhd(25) " "Inferred latch for \"IRout\[6\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] IR.vhd(25) " "Inferred latch for \"IRout\[7\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] IR.vhd(25) " "Inferred latch for \"IRout\[8\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] IR.vhd(25) " "Inferred latch for \"IRout\[9\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] IR.vhd(25) " "Inferred latch for \"IRout\[10\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] IR.vhd(25) " "Inferred latch for \"IRout\[11\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] IR.vhd(25) " "Inferred latch for \"IRout\[12\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] IR.vhd(25) " "Inferred latch for \"IRout\[13\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] IR.vhd(25) " "Inferred latch for \"IRout\[14\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] IR.vhd(25) " "Inferred latch for \"IRout\[15\]\" at IR.vhd(25)" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523290 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigmux CPU:Unit1\|ctrl_unit:Unit0\|bigmux:U3 " "Elaborating entity \"bigmux\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|bigmux:U3\"" {  } { { "ctrl_unit.vhd" "U3" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:Unit1\|datapath:Unit1 " "Elaborating entity \"datapath\" for hierarchy \"CPU:Unit1\|datapath:Unit1\"" {  } { { "CPU.vhd" "Unit1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallmux CPU:Unit1\|datapath:Unit1\|smallmux:U1 " "Elaborating entity \"smallmux\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|smallmux:U1\"" {  } { { "datapath.vhd" "U1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file CPU:Unit1\|datapath:Unit1\|reg_file:U2 " "Elaborating entity \"reg_file\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|reg_file:U2\"" {  } { { "datapath.vhd" "U2" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:Unit1\|datapath:Unit1\|alu:U3 " "Elaborating entity \"alu\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:Unit2 " "Elaborating entity \"Cache\" for hierarchy \"Cache:Unit2\"" {  } { { "SimpleCompArch.vhd" "Unit2" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mre_mem cache.vhd(46) " "Verilog HDL or VHDL warning at cache.vhd(46): object \"Mre_mem\" assigned a value but never read" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mwe_mem cache.vhd(47) " "Verilog HDL or VHDL warning at cache.vhd(47): object \"Mwe_mem\" assigned a value but never read" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_block_in cache.vhd(55) " "VHDL Signal Declaration warning at cache.vhd(55): used implicit default value for signal \"address_block_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_cpu cache.vhd(192) " "VHDL Process Statement warning at cache.vhd(192): signal \"data_out_cpu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controller_en cache.vhd(100) " "VHDL Process Statement warning at cache.vhd(100): inferring latch(es) for signal or variable \"controller_en\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out cache.vhd(100) " "VHDL Process Statement warning at cache.vhd(100): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] cache.vhd(100) " "Inferred latch for \"data_out\[0\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523308 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] cache.vhd(100) " "Inferred latch for \"data_out\[1\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] cache.vhd(100) " "Inferred latch for \"data_out\[2\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] cache.vhd(100) " "Inferred latch for \"data_out\[3\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] cache.vhd(100) " "Inferred latch for \"data_out\[4\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] cache.vhd(100) " "Inferred latch for \"data_out\[5\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] cache.vhd(100) " "Inferred latch for \"data_out\[6\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] cache.vhd(100) " "Inferred latch for \"data_out\[7\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] cache.vhd(100) " "Inferred latch for \"data_out\[8\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] cache.vhd(100) " "Inferred latch for \"data_out\[9\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] cache.vhd(100) " "Inferred latch for \"data_out\[10\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] cache.vhd(100) " "Inferred latch for \"data_out\[11\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] cache.vhd(100) " "Inferred latch for \"data_out\[12\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] cache.vhd(100) " "Inferred latch for \"data_out\[13\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] cache.vhd(100) " "Inferred latch for \"data_out\[14\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] cache.vhd(100) " "Inferred latch for \"data_out\[15\]\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_en cache.vhd(100) " "Inferred latch for \"controller_en\" at cache.vhd(100)" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523309 "|SimpleCompArch|Cache:Unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheController Cache:Unit2\|CacheController:Unit1 " "Elaborating entity \"CacheController\" for hierarchy \"Cache:Unit2\|CacheController:Unit1\"" {  } { { "cache.vhd" "Unit1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blockReplaced cacheController.vhd(69) " "Verilog HDL or VHDL warning at cacheController.vhd(69): object \"blockReplaced\" assigned a value but never read" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458956523314 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TagMemory Cache:Unit2\|CacheController:Unit1\|TagMemory:unit1 " "Elaborating entity \"TagMemory\" for hierarchy \"Cache:Unit2\|CacheController:Unit1\|TagMemory:unit1\"" {  } { { "cacheController.vhd" "unit1" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2 " "Elaborating entity \"DataMemory\" for hierarchy \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\"" {  } { { "cacheController.vhd" "unit2" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_block DataMemory.vhd(49) " "VHDL Process Statement warning at DataMemory.vhd(49): signal \"data_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523325 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_block DataMemory.vhd(50) " "VHDL Process Statement warning at DataMemory.vhd(50): signal \"data_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523325 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_block DataMemory.vhd(51) " "VHDL Process Statement warning at DataMemory.vhd(51): signal \"data_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523325 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_block DataMemory.vhd(52) " "VHDL Process Statement warning at DataMemory.vhd(52): signal \"data_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523325 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blockReplaced DataMemory.vhd(39) " "VHDL Process Statement warning at DataMemory.vhd(39): inferring latch(es) for signal or variable \"blockReplaced\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523325 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockReplaced DataMemory.vhd(39) " "Inferred latch for \"blockReplaced\" at DataMemory.vhd(39)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523326 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1458956523326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory Cache:Unit2\|MainMemory:Unit2 " "Elaborating entity \"MainMemory\" for hierarchy \"Cache:Unit2\|MainMemory:Unit2\"" {  } { { "cache.vhd" "Unit2" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523329 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressIn MainMemory.vhd(94) " "VHDL Process Statement warning at MainMemory.vhd(94): signal \"addressIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523330 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeAddress MainMemory.vhd(97) " "VHDL Process Statement warning at MainMemory.vhd(97): signal \"writeAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blockAddress MainMemory.vhd(91) " "VHDL Process Statement warning at MainMemory.vhd(91): inferring latch(es) for signal or variable \"blockAddress\", which holds its previous value in one or more paths through the process" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[0\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[0\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[1\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[1\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[2\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[2\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[3\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[3\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[4\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[4\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[5\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[5\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[6\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[6\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[7\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[7\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[8\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[8\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockAddress\[9\] MainMemory.vhd(91) " "Inferred latch for \"blockAddress\[9\]\" at MainMemory.vhd(91)" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458956523331 "|SimpleCompArch|Cache:Unit2|MainMemory:Unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix_addition-64bits.mif " "Parameter \"init_file\" = \"matrix_addition-64bits.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523382 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458956523382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0su3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0su3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0su3 " "Found entity 1: altsyncram_0su3" {  } { { "db/altsyncram_0su3.tdf" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/db/altsyncram_0su3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458956523454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458956523454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0su3 Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_0su3:auto_generated " "Elaborating entity \"altsyncram_0su3\" for hierarchy \"Cache:Unit2\|MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_0su3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obuf obuf:Unit3 " "Elaborating entity \"obuf\" for hierarchy \"obuf:Unit3\"" {  } { { "SimpleCompArch.vhd" "Unit3" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956523630 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Cache:Unit2\|CacheController:Unit1\|TagMemory:unit1\|hit " "Converted tri-state buffer \"Cache:Unit2\|CacheController:Unit1\|TagMemory:unit1\|hit\" feeding internal logic into a wire" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/TagMemory.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1458956524062 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1458956524062 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\]\"" {  } { { "IR.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458956525880 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1458956525880 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|controller_en " "Latch Cache:Unit2\|controller_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|CacheController:Unit1\|state_d\[3\] " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|CacheController:Unit1\|state_d\[3\]" {  } { { "cacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525882 ""}  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[0\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525882 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[1\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525882 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[2\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[3\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[4\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[5\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[6\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[7\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[8\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:Unit2\|MainMemory:Unit2\|blockAddress\[9\] " "Latch Cache:Unit2\|MainMemory:Unit2\|blockAddress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:Unit2\|write_to_mem " "Ports D and ENA on the latch are fed by the same signal Cache:Unit2\|write_to_mem" {  } { { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458956525883 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory.vhd" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458956525883 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 56 -1 0 } } { "cache.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd" 70 -1 0 } } { "controller.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd" 35 -1 0 } } { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/TagMemory.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458956525894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458956525894 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[2][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[1][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[0][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[3][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[5][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[6][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[4][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\] Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~_emulated Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~1 " "Register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~_emulated\" and latch \"Cache:Unit2\|CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/DataMemory.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458956525931 "|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2|memory[7][3][15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1458956525931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_cpu\[10\] GND " "Pin \"state_cpu\[10\]\" is stuck at GND" {  } { { "SimpleCompArch.vhd" "" { Text "C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458956527281 "|SimpleCompArch|state_cpu[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458956527281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458956527817 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458956531367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458956531823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458956531823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4990 " "Implemented 4990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458956532190 ""} { "Info" "ICUT_CUT_TM_OPINS" "278 " "Implemented 278 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458956532190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4646 " "Implemented 4646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458956532190 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458956532190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458956532190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 557 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 557 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458956532240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 22:42:12 2016 " "Processing ended: Fri Mar 25 22:42:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458956532240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458956532240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458956532240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458956532240 ""}
