{
    "std": [
        "std",
        "reYIK",
        "module",
        1
    ],
    "temporal_coalescing_unit_testbench": [
        "temporal_coalescing_unit_testbench",
        "TeRnv",
        "module",
        5
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        6
    ]
}