// Seed: 713286197
module module_0;
  parameter id_1 = 1;
  logic id_2;
  assign module_2.id_7 = 0;
  struct packed {logic id_3;} id_4;
  logic id_5 = -1;
  wire [-1 : 1 'b0] id_6;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    output logic id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output logic id_5
);
  logic [7:0][-1] id_7 = -1;
  assign id_5 = id_4;
  parameter id_8 = 1;
  initial id_5 = id_8;
  wire id_9 = id_4;
  always begin : LABEL_0
    id_0 = id_8;
  end
  module_0 modCall_1 ();
  logic id_10;
  final assert (id_8);
endprogram
