module rca(S,C,A,B,Cin);
input [3:0] A,B;
input Cin;
output [3:0] S;
output C;
wire n1,n2,n3;
full_adder fa1(S[0],n1,A[0],B[0],Cin);
full_adder fa2(S[1],n2,A[1],B[1],n1);
full_adder fa3(S[2],n3,A[2],B[2],n2);
full_adder fa4(S[3],C,A[3],B[3],n3);
endmodule
