/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  reg [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire [16:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [17:0] celloutsig_0_64z;
  wire [21:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  reg [17:0] celloutsig_1_18z;
  wire [31:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z[1] & celloutsig_0_2z[0]);
  assign celloutsig_1_1z = ~(in_data[129] & celloutsig_1_0z[12]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_0z[4]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z & in_data[177]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[3] & celloutsig_0_1z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z & celloutsig_0_3z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_0z[1] & celloutsig_0_12z);
  assign celloutsig_0_25z = ~(celloutsig_0_1z[2] & celloutsig_0_1z[3]);
  assign celloutsig_0_34z = ~(celloutsig_0_1z[2] & celloutsig_0_0z[2]);
  assign celloutsig_1_4z = ~(in_data[148] ^ celloutsig_1_3z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_5z[2] ^ celloutsig_1_3z[6]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z ^ celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z[8] ^ celloutsig_0_7z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z ^ celloutsig_0_10z);
  assign celloutsig_0_22z = ~(celloutsig_0_13z[2] ^ celloutsig_0_6z[0]);
  assign celloutsig_0_31z = ~(celloutsig_0_28z[2] ^ celloutsig_0_9z[2]);
  assign celloutsig_0_45z = ~ { celloutsig_0_6z[21:9], celloutsig_0_34z };
  assign celloutsig_0_54z = ~ { celloutsig_0_38z[2:0], celloutsig_0_41z };
  assign celloutsig_0_64z = ~ { celloutsig_0_54z[18:3], celloutsig_0_5z, celloutsig_0_44z };
  assign celloutsig_1_0z = ~ in_data[159:146];
  assign celloutsig_1_12z = ~ celloutsig_1_3z[10:1];
  assign celloutsig_1_14z = ~ { celloutsig_1_12z[7:0], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~ { celloutsig_1_0z[6], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_13z = ~ in_data[47:43];
  assign celloutsig_0_1z = ~ celloutsig_0_0z;
  assign celloutsig_0_38z = celloutsig_0_1z | { celloutsig_0_29z[1:0], celloutsig_0_34z, celloutsig_0_8z };
  assign celloutsig_0_41z = { celloutsig_0_32z[6:1], celloutsig_0_32z[1], celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_39z } | { celloutsig_0_20z[11:1], celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_6z = { in_data[35:22], celloutsig_0_1z, celloutsig_0_2z } | { celloutsig_0_3z[5:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[12:2] | { celloutsig_1_0z[9:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[8:3] | { celloutsig_1_5z[1:0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_11z[4:1], celloutsig_0_9z, celloutsig_0_10z } | { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_13z[3:1], celloutsig_0_22z } | { celloutsig_0_11z[4:3], celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_4z = & celloutsig_0_2z[3:1];
  assign celloutsig_0_44z = & { celloutsig_0_39z[4], celloutsig_0_13z, in_data[33:26] };
  assign celloutsig_0_63z = & celloutsig_0_45z;
  assign celloutsig_1_13z = & { celloutsig_1_5z, celloutsig_1_3z[8] };
  assign celloutsig_0_16z = & in_data[33:26];
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_2z[3:1] };
  assign celloutsig_0_23z = & { celloutsig_0_20z[3:2], celloutsig_0_2z[3:1] };
  assign celloutsig_0_0z = in_data[33:30] << in_data[35:32];
  assign celloutsig_0_39z = { celloutsig_0_10z, celloutsig_0_2z } << { in_data[11:10], celloutsig_0_29z };
  assign celloutsig_1_5z = in_data[98:96] << celloutsig_1_0z[8:6];
  assign celloutsig_0_7z = { in_data[49:47], celloutsig_0_5z } << celloutsig_0_6z[14:11];
  assign celloutsig_0_9z = { celloutsig_0_3z[3:0], celloutsig_0_8z, celloutsig_0_4z } << { celloutsig_0_3z[8:7], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[60:57] << celloutsig_0_1z;
  assign celloutsig_0_24z = { celloutsig_0_19z[6:5], celloutsig_0_14z } << { in_data[86], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_3z[5:4], celloutsig_0_4z } << { celloutsig_0_24z[2], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_3z = { celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } << in_data[49:33];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_11z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = celloutsig_0_9z[4:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_13z };
  assign { celloutsig_0_32z[6:4], celloutsig_0_32z[1], celloutsig_0_32z[2], celloutsig_0_32z[3] } = ~ { celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_32z[0] = celloutsig_0_32z[1];
  assign { out_data[145:96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
