// Seed: 882363249
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input logic id_4,
    output logic id_5,
    output wor id_6
);
  always @(id_4, id_4) id_5 <= id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_6
  );
  assign modCall_1.id_2 = 0;
  always @(negedge id_2) begin : LABEL_0
    assume (1);
  end
endmodule
