import{_ as a,c as r,al as i,j as e,a as t,o as n}from"./chunks/framework.NFAqBSgQ.js";const b=JSON.parse('{"title":"ST STM32F4","description":"","frontmatter":{},"headers":[],"relativePath":"en/platforms/arm/stm32f4/index.md","filePath":"en/platforms/arm/stm32f4/index.md"}'),l={name:"en/platforms/arm/stm32f4/index.md"};function s(d,o,u,h,c,p){return n(),r("div",null,o[0]||(o[0]=[i(`<h1 id="st-stm32f4" tabindex="-1">ST STM32F4 <a class="header-anchor" href="#st-stm32f4" aria-label="Permalink to &quot;ST STM32F4&quot;">​</a></h1><h2 id="supported-mcus" tabindex="-1">Supported MCUs <a class="header-anchor" href="#supported-mcus" aria-label="Permalink to &quot;Supported MCUs&quot;">​</a></h2><p>TODO</p><h2 id="peripheral-support" tabindex="-1">Peripheral Support <a class="header-anchor" href="#peripheral-support" aria-label="Permalink to &quot;Peripheral Support&quot;">​</a></h2><p>The following list indicates peripherals supported in NuttX:</p><p>Peripheral Support Notes</p><hr><p>FLASH CRC PM RCC GPIO SYSCFG DMA DMA2D EXTI FMC QUADSPI ADC DAC DCMI LTDC DSI RNG CRYP HASH TIM IWDG WWDG RTC I2C USART SPI I2S SAI SDIO CAN OTG_FS OTG_HS ETH Yes Yes ? Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes No Yes No Yes Yes ? Yes Yes Yes Yes Yes Yes Yes ? No ? Yes Yes Yes Yes</p><h3 id="memory" tabindex="-1">Memory <a class="header-anchor" href="#memory" aria-label="Permalink to &quot;Memory&quot;">​</a></h3><ul><li>CONFIG_RAM_SIZE - Describes the installed DRAM (SRAM in this case)</li><li>CONFIG_RAM_START - The start address of installed DRAM</li><li>CONFIG_STM32_CCMEXCLUDE - Exclude CCM SRAM from the HEAP</li><li>CONFIG_ARCH_INTERRUPTSTACK - This architecture supports an interrupt stack. If defined, this symbol is the size of the interrupt stack in bytes. If not defined, the user task stacks will be used during interrupt handling.</li></ul><h3 id="clock" tabindex="-1">Clock <a class="header-anchor" href="#clock" aria-label="Permalink to &quot;Clock&quot;">​</a></h3><ul><li><p>CONFIG_ARCH_BOARD_STM32_CUSTOM_CLOCKCONFIG - Enables special STM32 clock configuration features.:</p><pre><code>CONFIG_ARCH_BOARD_STM32_CUSTOM_CLOCKCONFIG=n
</code></pre></li><li><p>CONFIG_ARCH_LOOPSPERMSEC - Must be calibrated for correct operation of delay loops</p></li></ul><h3 id="timer" tabindex="-1">TIMER <a class="header-anchor" href="#timer" aria-label="Permalink to &quot;TIMER&quot;">​</a></h3><p>Timer devices may be used for different purposes. One special purpose is to generate modulated outputs for such things as motor control. If CONFIG_STM32_TIMn is defined (as above) then the following may also be defined to indicate that the timer is intended to be used for pulsed output modulation, ADC conversion, or DAC conversion. Note that ADC/DAC require two definition: Not only do you have to assign the timer (n) for used by the ADC or DAC, but then you also have to configure which ADC or DAC (m) it is assigned to.</p><ul><li>CONFIG_STM32_TIMn_PWM Reserve timer n for use by PWM, n=1,..,14</li><li>CONFIG_STM32_TIMn_ADC Reserve timer n for use by ADC, n=1,..,14</li><li>CONFIG_STM32_TIMn_ADCm Reserve timer n to trigger ADCm, n=1,..,14, m=1,..,3</li><li>CONFIG_STM32_TIMn_DAC Reserve timer n for use by DAC, n=1,..,14</li><li>CONFIG_STM32_TIMn_DACm Reserve timer n to trigger DACm, n=1,..,14, m=1,..,2</li></ul><p>For each timer that is enabled for PWM usage, we need the following additional configuration settings:</p>`,16),e("ul",{"1,..,4":""},[e("li",null,"CONFIG_STM32_TIMx_CHANNEL - Specifies the timer output channel")],-1),i(`<p>NOTE: The STM32 timers are each capable of generating different signals on each of the four channels with different duty cycles. That capability is not supported by this driver: Only one output channel per timer.</p><h3 id="jtag" tabindex="-1">JTAG <a class="header-anchor" href="#jtag" aria-label="Permalink to &quot;JTAG&quot;">​</a></h3><ul><li>CONFIG_STM32_JTAG_FULL_ENABLE - Enables full SWJ (JTAG-DP + SW-DP)</li><li>CONFIG_STM32_JTAG_NOJNTRST_ENABLE - Enables full SWJ (JTAG-DP + SW-DP) but without JNTRST.</li><li>CONFIG_STM32_JTAG_SW_ENABLE - Set JTAG-DP disabled and SW-DP enabled</li></ul><h3 id="usart" tabindex="-1">USART <a class="header-anchor" href="#usart" aria-label="Permalink to &quot;USART&quot;">​</a></h3><ul><li>CONFIG_U[S]ARTn_SERIAL_CONSOLE - selects the USARTn (n=1,2,3) or UART m (m=4,5) for the console and ttys0 (default is the USART1).</li><li>CONFIG_U[S]ARTn_RXBUFSIZE - Characters are buffered as received. This specific the size of the receive buffer</li><li>CONFIG_U[S]ARTn_TXBUFSIZE - Characters are buffered before being sent. This specific the size of the transmit buffer</li><li>CONFIG_U[S]ARTn_BAUD - The configure BAUD of the UART. Must be</li><li>CONFIG_U[S]ARTn_BITS - The number of bits. Must be either 7 or 8.</li><li>CONFIG_U[S]ARTn_PARTIY - 0=no parity, 1=odd parity, 2=even parity</li><li>CONFIG_U[S]ARTn_2STOP - Two stop bits</li></ul><h3 id="can" tabindex="-1">CAN <a class="header-anchor" href="#can" aria-label="Permalink to &quot;CAN&quot;">​</a></h3><ul><li>CONFIG_CAN - Enables CAN support (one or both of CONFIG_STM32_CAN1 or CONFIG_STM32_CAN2 must also be defined)</li><li>CONFIG_CAN_EXTID - Enables support for the 29-bit extended ID. Default Standard 11-bit IDs.</li><li>CONFIG_CAN_TXFIFOSIZE - The size of the circular tx buffer of CAN messages. Default: 8</li><li>CONFIG_CAN_RXFIFOSIZE - The size of the circular rx buffer of CAN messages. Default: 8</li><li>CONFIG_CAN_NPENDINGRTR - The size of the list of pending RTR requests. Default: 4</li><li>CONFIG_CAN_LOOPBACK - A CAN driver may or may not support a loopback mode for testing. The STM32 CAN driver does support loopback mode.</li><li>CONFIG_STM32_CAN1_BAUD - CAN1 BAUD rate. Required if CONFIG_STM32_CAN1 is defined.</li><li>CONFIG_STM32_CAN2_BAUD - CAN1 BAUD rate. Required if CONFIG_STM32_CAN2 is defined.</li><li>CONFIG_STM32_CAN_TSEG1 - The number of CAN time quanta in segment <ol><li>Default: 6</li></ol></li><li>CONFIG_STM32_CAN_TSEG2 - the number of CAN time quanta in segment 2. Default: 7</li><li>CONFIG_STM32_CAN_REGDEBUG - If CONFIG_DEBUG_FEATURES is set, this will generate an dump of all CAN registers.</li></ul><h3 id="spi" tabindex="-1">SPI <a class="header-anchor" href="#spi" aria-label="Permalink to &quot;SPI&quot;">​</a></h3><ul><li>CONFIG_STM32_SPI_INTERRUPTS - Select to enable interrupt driven SPI support. Non-interrupt-driven, poll-waiting is recommended if the interrupt rate would be to high in the interrupt driven case.</li><li>CONFIG_STM32_SPIx_DMA - Use DMA to improve SPIx transfer performance. Cannot be used with CONFIG_STM32_SPI_INTERRUPT.</li></ul><h3 id="sdio" tabindex="-1">SDIO <a class="header-anchor" href="#sdio" aria-label="Permalink to &quot;SDIO&quot;">​</a></h3><ul><li>CONFIG_SDIO_DMA - Support DMA data transfers. Requires CONFIG_STM32_SDIO and CONFIG_STM32_DMA2.</li><li>CONFIG_STM32_SDIO_PRI - Select SDIO interrupt priority. Default: 128</li><li>CONFIG_STM32_SDIO_DMAPRIO - Select SDIO DMA interrupt priority. Default: Medium</li><li>CONFIG_STM32_SDIO_WIDTH_D1_ONLY - Select 1-bit transfer mode. Default: 4-bit transfer mode.</li></ul><h3 id="usb" tabindex="-1">USB <a class="header-anchor" href="#usb" aria-label="Permalink to &quot;USB&quot;">​</a></h3><p>STM32 USB OTG FS Host Driver Support</p><p>Pre-requisites:</p><ul><li>CONFIG_USBHOST - Enable general USB host support</li><li>CONFIG_STM32_OTGFS - Enable the STM32 USB OTG FS block</li><li>CONFIG_STM32_SYSCFG - Needed</li><li>CONFIG_STM32_OTGFS_RXFIFO_SIZE - Size of the RX FIFO in 32-bit words. Default 128 (512 bytes)</li><li>CONFIG_STM32_OTGFS_NPTXFIFO_SIZE - Size of the non-periodic Tx FIFO in 32-bit words. Default 96 (384 bytes)</li><li>CONFIG_STM32_OTGFS_PTXFIFO_SIZE - Size of the periodic Tx FIFO in 32-bit words. Default 96 (384 bytes)</li><li>CONFIG_STM32_OTGFS_DESCSIZE - Maximum size of a descriptor. Default: 128</li><li>CONFIG_STM32_OTGFS_SOFINTR - Enable SOF interrupts. Why would you ever want to do that?</li><li>CONFIG_STM32_USBHOST_REGDEBUG - Enable very low-level register access debug. Depends on CONFIG_DEBUG_FEATURES.</li><li>CONFIG_STM32_USBHOST_PKTDUMP - Dump all incoming and outgoing USB packets. Depends on CONFIG_DEBUG_FEATURES.</li></ul><h3 id="ltdc-hardware-acceleration" tabindex="-1">LTDC hardware acceleration <a class="header-anchor" href="#ltdc-hardware-acceleration" aria-label="Permalink to &quot;LTDC hardware acceleration&quot;">​</a></h3><p>The LTDC driver provides two 2 LTDC overlays and supports the following hardware acceleration and features:</p><p>Configured at build time:</p><ul><li>background color</li><li>default color (outside visible screen)</li></ul><p>Configurable by nuttx framebuffer interface:</p><ul><li>cmap support (color table is shared by both LTDC overlays and DMA2D when enabled)</li></ul><p>Configurable via the nuttx framebuffer interface (for each layer separately):</p><ul><li>chromakey</li><li>transparency (const alpha and pixel alpha)</li><li>blank</li><li>color (if DMA2D is enabled and cmap is disabled)</li><li>blit (if DMA2D is enabled)</li><li>blend (if DMA2D is enabled and cmap is disabled)</li></ul><p>LTDC overlays are similar to a non-destructive overlay. Both LTDC overlays will be permanently blended in the order (background -&gt; overlay 0 -&gt; overlay 1) and converted to a resulting video signal by the LTDC controller. That means each operation with a LTDC overlay (Overlay 0 and Overlay 1) via nuttx framebuffer interface will be visible immediately. Think about continuous blending between both overlays.</p><h3 id="dma2d-hardware-acceleration" tabindex="-1">DMA2D hardware acceleration <a class="header-anchor" href="#dma2d-hardware-acceleration" aria-label="Permalink to &quot;DMA2D hardware acceleration&quot;">​</a></h3><p>The DMA2D driver implements the following hardware acceleration:</p><p>Configurable via the nuttx framebuffer interface:</p><ul><li>cmap support (color table is shared by all DMA2D overlays and LTDC overlays)</li></ul><p>Configurable via the nuttx framebuffer interface (for each layer separately):</p><ul><li>color (fill memory region with a specific ARGB8888 color immediately), if cmap is disabled</li><li>blit (copy memory region to another memory region with pixel format conversion if necessary)</li><li>blend (blend two memory regions and copy the result to a third memory region with pixel format conversion if necessary), if cmap is disabled</li></ul><p>Blit and blend operation using a fixes memory size defined by the background layer. DMA2D controller doesn&#39;t support scaling.</p><p>DMA2D overlays are similar to destructive overlays. They are invisible. They can be used for image preprocessing. The memory region affected by the operations (color, blit, blend) can be addressed by the area control command before. The configured overlay transparency of DMA2D overlays will be used for subsequently blend operation and is valid for the whole overlay.</p><h2 id="fpu" tabindex="-1">FPU <a class="header-anchor" href="#fpu" aria-label="Permalink to &quot;FPU&quot;">​</a></h2><h3 id="fpu-configuration-options" tabindex="-1">FPU Configuration Options <a class="header-anchor" href="#fpu-configuration-options" aria-label="Permalink to &quot;FPU Configuration Options&quot;">​</a></h3><p>There are two version of the FPU support built into the STM32 port.</p><ol><li><p>Non-Lazy Floating Point Register Save</p><p>In this configuration floating point register save and restore is implemented on interrupt entry and return, respectively. In this case, you may use floating point operations for interrupt handling logic if necessary. This FPU behavior logic is enabled by default with:</p><pre><code>CONFIG_ARCH_FPU=y
</code></pre></li><li><p>Lazy Floating Point Register Save.</p><p>An alternative implementation only saves and restores FPU registers only on context switches. This means: (1) floating point registers are not stored on each context switch and, hence, possibly better interrupt performance. But, (2) since floating point registers are not saved, you cannot use floating point operations within interrupt handlers.</p><p>This logic can be enabled by simply adding the following to your .config file:</p><pre><code>CONFIG_ARCH_FPU=y
</code></pre></li></ol><h2 id="development-environment" tabindex="-1">Development Environment <a class="header-anchor" href="#development-environment" aria-label="Permalink to &quot;Development Environment&quot;">​</a></h2><p>Either Linux or Cygwin on Windows can be used for the development environment. The source has been built only using the GNU toolchain (see below). Other toolchains will likely cause problems.</p><h2 id="gnu-toolchain-options" tabindex="-1">GNU Toolchain Options <a class="header-anchor" href="#gnu-toolchain-options" aria-label="Permalink to &quot;GNU Toolchain Options&quot;">​</a></h2><h3 id="toolchain-configurations" tabindex="-1">Toolchain Configurations <a class="header-anchor" href="#toolchain-configurations" aria-label="Permalink to &quot;Toolchain Configurations&quot;">​</a></h3><p>The NuttX make system has been modified to support the following different toolchain options.</p><ol><li>The NuttX buildroot Toolchain (see below), or</li><li>Any generic arm-none-eabi GNU toolchain.</li></ol><p>All testing has been conducted using the NuttX Codesourcery toolchain. To use a different toolchain, you simply need to modify the configuration. As an example:</p><pre><code>CONFIG_ARM_TOOLCHAIN_GNU_EABI : Generic arm-none-eabi toolchain
</code></pre><h2 id="ides" tabindex="-1">IDEs <a class="header-anchor" href="#ides" aria-label="Permalink to &quot;IDEs&quot;">​</a></h2><p>NuttX is built using command-line make. It can be used with an IDE, but some effort will be required to create the project.</p><h3 id="makefile-build" tabindex="-1">Makefile Build <a class="header-anchor" href="#makefile-build" aria-label="Permalink to &quot;Makefile Build&quot;">​</a></h3><p>Under Eclipse, it is pretty easy to set up an &quot;empty makefile project&quot; and simply use the NuttX makefile to build the system. That is almost for free under Linux. Under Windows, you will need to set up the &quot;Cygwin GCC&quot; empty makefile project in order to work with Windows (Google for &quot;Eclipse Cygwin&quot; -there is a lot of help on the internet).</p><p>Using Sourcery CodeBench from <a href="http://www.mentor.com/embedded-software/sourcery-tools/sourcery-codebench/overview" target="_blank" rel="noreferrer">http://www.mentor.com/embedded-software/sourcery-tools/sourcery-codebench/overview</a> Download and install the latest version (as of this writing it was sourceryg++-2013.05-64-arm-none-eabi)</p><p>Import the project from git. File-&gt;import-&gt;Git-URI, then import a Exiting code as a Makefile progject from the working directory the git clone was done to.</p><p>Select the Sourcery CodeBench for ARM EABI. N.B. You must do one command line build, before the make will work in CodeBench.</p><h3 id="native-build" tabindex="-1">Native Build <a class="header-anchor" href="#native-build" aria-label="Permalink to &quot;Native Build&quot;">​</a></h3><p>Here are a few tips before you start that effort:</p><ol><li>Select the toolchain that you will be using in your .config file</li><li>Start the NuttX build at least one time from the Cygwin command line before trying to create your project. This is necessary to create certain auto-generated files and directories that will be needed.</li><li>Set up include paths: You will need include/, arch/arm/src/stm32, arch/arm/src/common, arch/arm/src/armv7-m, and sched/.</li><li>All assembly files need to have the definition option -D __ASSEMBLY__ on the command line.</li></ol><p>Startup files will probably cause you some headaches. The NuttX startup file is arch/arm/src/stm32/stm32_vectors.S. With RIDE, I have to build NuttX one time from the Cygwin command line in order to obtain the pre-built startup object needed by RIDE.</p><h2 id="nuttx-eabi-buildroot-toolchain" tabindex="-1">NuttX EABI &quot;buildroot&quot; Toolchain <a class="header-anchor" href="#nuttx-eabi-buildroot-toolchain" aria-label="Permalink to &quot;NuttX EABI \\&quot;buildroot\\&quot; Toolchain&quot;">​</a></h2><p>A GNU GCC-based toolchain is assumed. The PATH environment variable should be modified to point to the correct path to the Cortex-M3 GCC toolchain (if different from the default in your PATH variable).</p><p>If you have no Cortex-M3 toolchain, one can be downloaded from the NuttX Bitbucket download site (<a href="https://bitbucket.org/nuttx/buildroot/downloads/" target="_blank" rel="noreferrer">https://bitbucket.org/nuttx/buildroot/downloads/</a>). This GNU toolchain builds and executes in the Linux or Cygwin environment.</p><h2 id="nxflat-toolchain" tabindex="-1">NXFLAT Toolchain <a class="header-anchor" href="#nxflat-toolchain" aria-label="Permalink to &quot;NXFLAT Toolchain&quot;">​</a></h2><p>If you are <em>not</em> using the NuttX buildroot toolchain and you want to use the NXFLAT tools, then you will still have to build a portion of the buildroot tools -- just the NXFLAT tools. The buildroot with the NXFLAT tools can be downloaded from the NuttX Bitbucket download site (<a href="https://bitbucket.org/nuttx/nuttx/downloads/" target="_blank" rel="noreferrer">https://bitbucket.org/nuttx/nuttx/downloads/</a>).</p><p>This GNU toolchain builds and executes in the Linux or Cygwin environment.</p><ol><li><p>You must have already configured NuttX in &lt;some-dir&gt;/nuttx.</p><p>tools/configure.sh lpcxpresso-lpc1768:&lt;sub-dir&gt;</p></li><li><p>Download the latest buildroot package into &lt;some-dir&gt;</p></li><li><p>unpack the buildroot tarball. The resulting directory may have versioning information on it like buildroot-x.y.z. If so, rename &lt;some-dir&gt;/buildroot-x.y.z to &lt;some-dir&gt;/buildroot.</p></li><li><p>cd &lt;some-dir&gt;/buildroot</p></li><li><p>cp boards/cortexm3-defconfig-nxflat .config</p></li><li><p>make oldconfig</p></li><li><p>make</p></li><li></li></ol><pre><code>Make sure that the PATH variable includes the path to the newly built

:   NXFLAT binaries.
</code></pre><h2 id="protected-mode-build" tabindex="-1">Protected Mode Build <a class="header-anchor" href="#protected-mode-build" aria-label="Permalink to &quot;Protected Mode Build&quot;">​</a></h2><blockquote><p>The &quot;protected&quot; mode build uses the Cormtex-M4 MPU to separate the FLASH and SRAM into kernel-mode and user-mode regions. The kernel mode regions are then protected from any errant or mischievous behavior from user-space applications.</p><p>Common notes for all protected mode builds follow:</p></blockquote><ol><li><p>It is recommends to use a special make command; not just &#39;make&#39; but make with the following two arguments:</p><pre><code>make pass1 pass2
</code></pre><p>In the normal case (just &#39;make&#39;), make will attempt to build both user-and kernel-mode blobs more or less interleaved. That actual works! However, for me it is very confusing so I prefer the above make command: Make the user-space binaries first (pass1), then make the kernel-space binaries (pass2)</p></li><li><p>At the end of the build, there will be several files in the top-level NuttX build directory:</p><pre><code>PASS1:
  nuttx_user.elf    - The pass1 user-space ELF file
  nuttx_user.hex    - The pass1 Intel HEX format file (selected in defconfig)
  User.map          - Symbols in the user-space ELF file

PASS2:
  nuttx             - The pass2 kernel-space ELF file
  nuttx.hex         - The pass2 Intel HEX file (selected in defconfig)
  System.map        - Symbols in the kernel-space ELF file

The J-Link programmer will accept files in .hex, .mot, .srec, and .bin
formats.
</code></pre></li><li><p>Combining .hex files. If you plan to use the .hex files with your debugger or FLASH utility, then you may need to combine the two hex files into a single .hex file. Here is how you can do that.</p><p>a. The &#39;tail&#39; of the nuttx.hex file should look something like this (with my comments added):</p><pre><code>     tail nuttx.hex
    # 00, data records
    ...
    :10 9DC0 00 01000000000800006400020100001F0004
    :10 9DD0 00 3B005A0078009700B500D400F300110151
    :08 9DE0 00 30014E016D0100008D
    # 05, Start Linear Address Record
    :04 0000 05 0800 0419 D2
    # 01, End Of File record
    :00 0000 01 FF

    Use an editor such as vi to remove the 05 and 01 records.
</code></pre><p>b.</p><pre><code>The \\&#39;head\\&#39; of the nuttx\\_user.hex file should look something like

:   this (again with my comments added):

         head nuttx_user.hex
        # 04, Extended Linear Address Record
        :02 0000 04 0801 F1
        # 00, data records
        :10 8000 00 BD89 01084C800108C8110208D01102087E
        :10 8010 00 0010 00201C1000201C1000203C16002026
        :10 8020 00 4D80 01085D80010869800108ED83010829
        ...

    Nothing needs to be done here. The nuttx\\_user.hex file
    should be fine.
</code></pre><p>c. Combine the edited nuttx.hex and un-edited nuttx_user.hex file to produce a single combined hex file:</p><pre><code>     cat nuttx.hex nuttx_user.hex &gt;combined.hex
</code></pre><blockquote><p>Then use the combined.hex file with the to write the FLASH image. With GDB this would be:</p><pre><code>gdb&gt; mon reset
gdb&gt; mon halt
gdb&gt; mon clrbp
gdb&gt; load combined.hex
</code></pre><p>If you do this a lot, you will probably want to invest a little time to develop a tool to automate these steps.</p></blockquote></li></ol><h2 id="flashing-and-debugging" tabindex="-1">Flashing and Debugging <a class="header-anchor" href="#flashing-and-debugging" aria-label="Permalink to &quot;Flashing and Debugging&quot;">​</a></h2><p>NuttX firmware Flashing with STLink probe and OpenOCD:</p><pre><code>openocd -f  interface/stlink.cfg -f target/stm32f4x.cfg -c &#39;program nuttx.bin 0x08000000; reset run; exit&#39;
</code></pre><p>Remote target Reset with STLink probe and OpenOCD:</p><pre><code>openocd -f interface/stlink.cfg -f target/stm32f4x.cfg -c &#39;init; reset run; exit&#39;
</code></pre><p>Remote target Debug with STLink probe and OpenOCD:</p>`,72),e("blockquote",null,[e("ol",null,[e("li",null,[e("p",null,[t("You need to have NuttX built with debug symbols, see "),e("code",{class:"interpreted-text",role:"ref"},"debugging"),t(".")])]),e("li",null,[e("p",null,"Launch the OpenOCD GDB server:"),e("pre",null,[e("code",null,`openocd -f interface/stlink.cfg -f target/stm32f4x.cfg -c 'init; reset halt'
`)])]),e("li",null,[e("p",null,"You can now attach to remote OpenOCD GDB server with your favorite debugger, for instance gdb:"),e("pre",null,[e("code",null,`arm-none-eabi-gdb --tui nuttx -ex 'target extended-remote localhost:3333'
(gdb) monitor reset halt
(gdb) breakpoint nsh_main
(gdb) continue
`)])])])],-1),e("h2",{id:"supported-boards",tabindex:"-1"},[t("Supported Boards "),e("a",{class:"header-anchor",href:"#supported-boards","aria-label":'Permalink to "Supported Boards"'},"​")],-1),e("blockquote",null,[e("p",null,[t("boards/"),e("em",null,"/")])],-1)]))}const m=a(l,[["render",s]]);export{b as __pageData,m as default};
