{"vcs1":{"timestamp_begin":1760927834.950401981, "rt":1.69, "ut":1.14, "st":0.16}}
{"vcselab":{"timestamp_begin":1760927836.691300277, "rt":0.63, "ut":0.25, "st":0.07}}
{"link":{"timestamp_begin":1760927837.361615606, "rt":0.22, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760927834.596214636}
{"VCS_COMP_START_TIME": 1760927834.596214636}
{"VCS_COMP_END_TIME": 1760927839.833788978}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog4 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 374776}}
{"vcselab": {"peak_mem": 247088}}
