# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../2018_3_zedboard_lab1.srcs/sources_1/imports/2018_3_zedboard_lab1/lab1.vhd" \

# Do not sort compile order
nosort
