<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="ddrBenchmark" xd:componentRef="ddrBenchmark" xd:initiationInterval="x" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(mem)" xd:originalName="mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="inout"/>
  <xd:arg xd:name="mem" xd:originalName="mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="dataNum" xd:originalName="dataNum" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x1C" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="rw" xd:originalName="rw" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x24" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="*(res)" xd:originalName="res" xd:direction="inout" xd:interfaceRef="m_axi_results" xd:busTypeRef="aximm" xd:dataWidth="64" xd:bufferDirection="out"/>
  <xd:arg xd:name="res" xd:originalName="res" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x2C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_results"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="4610" xd:FF="2566" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
