

================================================================
== Vitis HLS Report for 'constraint_layer_top'
================================================================
* Date:           Fri Jul 26 22:40:00 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        constraint_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.017 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    442|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    238|    178|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|    316|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    554|    720|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_14ns_16s_26_1_1_U3  |mul_14ns_16s_26_1_1  |        0|   1|    0|    6|    0|
    |mul_14ns_16s_26_1_1_U4  |mul_14ns_16s_26_1_1  |        0|   1|    0|    6|    0|
    |mul_16s_16s_26_1_1_U1   |mul_16s_16s_26_1_1   |        0|   1|    0|    6|    0|
    |udiv_9s_7ns_8_13_1_U2   |udiv_9s_7ns_8_13_1   |        0|   0|  238|  160|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   3|  238|  178|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_26s_26_4_1_U5  |mac_muladd_16s_16s_26s_26_4_1  |  i0 + i1 * i1|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_778_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln91_2_fu_285_p2                |         +|   0|  0|  10|          10|           9|
    |add_ln91_fu_206_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_297_p2                  |         +|   0|  0|  10|          10|          10|
    |s_11_fu_508_p2                      |         +|   0|  0|  17|          10|          10|
    |s_14_fu_589_p2                      |         +|   0|  0|  17|          10|          10|
    |s_17_fu_651_p2                      |         +|   0|  0|  17|          10|          10|
    |s_20_fu_742_p2                      |         +|   0|  0|  17|          10|          10|
    |s_2_fu_303_p2                       |         +|   0|  0|  10|          10|          10|
    |s_5_fu_365_p2                       |         +|   0|  0|  17|          10|          10|
    |s_8_fu_446_p2                       |         +|   0|  0|  17|          10|          10|
    |s_fu_244_p2                         |         +|   0|  0|  17|          10|           9|
    |s_10_fu_488_p2                      |         -|   0|  0|  17|          10|          10|
    |s_13_fu_575_p2                      |         -|   0|  0|  17|          10|          10|
    |s_16_fu_631_p2                      |         -|   0|  0|  17|          10|          10|
    |s_19_fu_728_p2                      |         -|   0|  0|  17|          10|          10|
    |s_1_fu_291_p2                       |         -|   0|  0|  10|          10|          10|
    |s_4_fu_345_p2                       |         -|   0|  0|  17|          10|          10|
    |s_7_fu_432_p2                       |         -|   0|  0|  17|          10|          10|
    |icmp_ln102_fu_772_p2                |      icmp|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |        or|   0|  0|   2|           1|           1|
    |empty_fu_752_p3                     |    select|   0|  0|   7|           1|           7|
    |q_1_2_in_in_i_fu_309_p3             |    select|   0|  0|   2|           1|           2|
    |q_1_4_in_in_i_fu_452_p3             |    select|   0|  0|   4|           1|           4|
    |q_1_6_in_in_i_fu_595_p3             |    select|   0|  0|   6|           1|           6|
    |q_fu_250_p3                         |    select|   0|  0|   2|           1|           2|
    |q_star_3_fu_378_p3                  |    select|   0|  0|   4|           1|           4|
    |q_star_6_fu_521_p3                  |    select|   0|  0|   6|           1|           6|
    |q_star_9_fu_664_p3                  |    select|   0|  0|   8|           1|           8|
    |q_star_fu_257_p3                    |    select|   0|  0|   3|           1|           3|
    |s_12_fu_528_p3                      |    select|   0|  0|  10|           1|          10|
    |s_15_fu_603_p3                      |    select|   0|  0|  10|           1|          10|
    |s_18_fu_671_p3                      |    select|   0|  0|  10|           1|          10|
    |s_21_fu_760_p3                      |    select|   0|  0|  10|           1|          10|
    |s_3_fu_317_p3                       |    select|   0|  0|  10|           1|          10|
    |s_6_fu_385_p3                       |    select|   0|  0|  10|           1|          10|
    |s_9_fu_460_p3                       |    select|   0|  0|  10|           1|          10|
    |select_ln102_fu_794_p3              |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln91_fu_220_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 442|         221|         299|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |encoded_input_0_blk_n   |   9|          2|    1|          2|
    |encoded_input_1_blk_n   |   9|          2|    1|          2|
    |encoded_output_0_blk_n  |   9|          2|    1|          2|
    |encoded_output_1_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |bit_sel_reg_888               |   1|   0|    1|          0|
    |empty_reg_977                 |   7|   0|    7|          0|
    |encoded_input_1_read_reg_873  |  16|   0|   16|          0|
    |mul_ln13_1_reg_883            |  26|   0|   26|          0|
    |q_1_2_in_in_i_reg_905         |   2|   0|    2|          0|
    |q_1_4_in_in_i_reg_924         |   4|   0|    4|          0|
    |q_1_6_in_in_i_reg_943         |   6|   0|    6|          0|
    |s_15_reg_951                  |   5|   0|   10|          5|
    |s_19_reg_967                  |   7|   0|   10|          3|
    |s_20_reg_972                  |   7|   0|   10|          3|
    |s_3_reg_913                   |   7|   0|   10|          3|
    |s_9_reg_932                   |   5|   0|   10|          5|
    |sext_ln13_1_reg_878           |  26|   0|   26|          0|
    |sext_ln13_reg_866             |  26|   0|   26|          0|
    |tmp_11_reg_962                |   1|   0|    1|          0|
    |tmp_2_reg_900                 |   7|   0|    7|          0|
    |tmp_3_reg_918                 |   1|   0|    1|          0|
    |tmp_6_reg_937                 |   1|   0|    1|          0|
    |tmp_9_reg_956                 |   1|   0|    1|          0|
    |udiv_ln15_reg_988             |   8|   0|    8|          0|
    |xor_ln91_reg_894              |   1|   0|    1|          0|
    |sext_ln13_1_reg_878           |  64|  32|   26|          0|
    |sext_ln13_reg_866             |  64|  32|   26|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 316|  64|  259|         19|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  constraint_layer_top|  return value|
|encoded_input_0_ap_vld   |   in|    1|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_0          |   in|   16|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_0_ap_ack   |  out|    1|       ap_hs|       encoded_input_0|       pointer|
|encoded_input_1_ap_vld   |   in|    1|       ap_hs|       encoded_input_1|       pointer|
|encoded_input_1          |   in|   16|       ap_hs|       encoded_input_1|       pointer|
|encoded_input_1_ap_ack   |  out|    1|       ap_hs|       encoded_input_1|       pointer|
|encoded_output_0_ap_ack  |   in|    1|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_0         |  out|   16|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_0_ap_vld  |  out|    1|       ap_hs|      encoded_output_0|       pointer|
|encoded_output_1_ap_ack  |   in|    1|       ap_hs|      encoded_output_1|       pointer|
|encoded_output_1         |  out|   16|       ap_hs|      encoded_output_1|       pointer|
|encoded_output_1_ap_vld  |  out|    1|       ap_hs|      encoded_output_1|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%encoded_input_0_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 24 'read' 'encoded_input_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %encoded_input_0_read" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 25 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%encoded_input_1_read = read i16 @_ssdm_op_Read.ap_hs.i16P0A, i16 %encoded_input_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 26 'read' 'encoded_input_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.45ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 27 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %encoded_input_1_read" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 28 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/3] (1.45ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 29 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (5.57ns)   --->   "%mul_ln13_1 = mul i26 %sext_ln13_1, i26 %sext_ln13_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 30 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13 = mul i26 %sext_ln13, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 31 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 32 'add' 'add_ln13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 33 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln13 = add i26 %mul_ln13_1, i26 %mul_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13]   --->   Operation 33 'add' 'add_ln13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %add_ln13, i32 18, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %tmp" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 35 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.11ns)   --->   "%add_ln91 = add i9 %zext_ln91, i9 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 36 'add' 'add_ln91' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln91, i32 8" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 37 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.97ns)   --->   "%xor_ln91 = xor i1 %bit_sel, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 38 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln91, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 39 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i7.i2, i1 %xor_ln91, i7 %tmp_2, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.12ns)   --->   "%s = add i10 %shl_ln, i10 384" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 41 'add' 's' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node q_1_2_in_in_i)   --->   "%q = select i1 %bit_sel, i2 3, i2 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 42 'select' 'q' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node q_1_2_in_in_i)   --->   "%q_star = select i1 %bit_sel, i2 2, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 43 'select' 'q_star' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 44 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i10 %s, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 45 'shl' 'shl_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln91, i9 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 46 'bitconcatenate' 'and_ln91_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91_2 = add i10 %and_ln91_1, i10 832" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 47 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%s_1 = sub i10 %shl_ln95, i10 %add_ln91_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 48 'sub' 's_1' <Predicate = true> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95 = add i10 %shl_ln95, i10 704" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 49 'add' 'add_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%s_2 = add i10 %add_ln95, i10 %and_ln91_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 50 'add' 's_2' <Predicate = true> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.99ns) (out node of the LUT)   --->   "%q_1_2_in_in_i = select i1 %tmp_1, i2 %q_star, i2 %q" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 51 'select' 'q_1_2_in_in_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.12ns)   --->   "%s_3 = select i1 %tmp_1, i10 %s_2, i10 %s_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 52 'select' 's_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_3, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 53 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.49>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln95_1 = shl i10 %s_3, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 54 'shl' 'shl_ln95_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 160" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.12ns)   --->   "%s_4 = sub i10 %shl_ln95_1, i10 %or_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 56 'sub' 's_4' <Predicate = (!tmp_3)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%q_star_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 57 'bitconcatenate' 'q_star_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %q_1_2_in_in_i, i8 96" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 58 'bitconcatenate' 'or_ln1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.12ns)   --->   "%s_5 = add i10 %or_ln1, i10 %shl_ln95_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 59 'add' 's_5' <Predicate = (tmp_3)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%q_star_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %q_1_2_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 60 'bitconcatenate' 'q_star_2' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.99ns)   --->   "%q_star_3 = select i1 %tmp_3, i4 %q_star_2, i4 %q_star_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 61 'select' 'q_star_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.12ns)   --->   "%s_6 = select i1 %tmp_3, i10 %s_5, i10 %s_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 62 'select' 's_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %q_star_3, i32 1, i32 3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 63 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%q_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_5, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 64 'bitconcatenate' 'q_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_6, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln95_2 = shl i10 %s_6, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 66 'shl' 'shl_ln95_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln91_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_5, i7 80" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 67 'bitconcatenate' 'or_ln91_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.12ns)   --->   "%s_7 = sub i10 %shl_ln95_2, i10 %or_ln91_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 68 'sub' 's_7' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln96_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_star_3, i6 48" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 69 'bitconcatenate' 'or_ln96_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.12ns)   --->   "%s_8 = add i10 %or_ln96_1, i10 %shl_ln95_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 70 'add' 's_8' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.99ns)   --->   "%q_1_4_in_in_i = select i1 %tmp_4, i4 %q_star_3, i4 %q_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 71 'select' 'q_1_4_in_in_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.12ns)   --->   "%s_9 = select i1 %tmp_4, i10 %s_8, i10 %s_7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 72 'select' 's_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_9, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 73 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.49>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln95_3 = shl i10 %s_9, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 74 'shl' 'shl_ln95_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln91_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 40" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 75 'bitconcatenate' 'or_ln91_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.12ns)   --->   "%s_10 = sub i10 %shl_ln95_3, i10 %or_ln91_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 76 'sub' 's_10' <Predicate = (!tmp_6)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%q_star_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 77 'bitconcatenate' 'q_star_4' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln96_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %q_1_4_in_in_i, i6 24" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 78 'bitconcatenate' 'or_ln96_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.12ns)   --->   "%s_11 = add i10 %or_ln96_2, i10 %shl_ln95_3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 79 'add' 's_11' <Predicate = (tmp_6)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%q_star_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %q_1_4_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 80 'bitconcatenate' 'q_star_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.66ns)   --->   "%q_star_6 = select i1 %tmp_6, i6 %q_star_5, i6 %q_star_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 81 'select' 'q_star_6' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.12ns)   --->   "%s_12 = select i1 %tmp_6, i10 %s_11, i10 %s_10" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 82 'select' 's_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %q_star_6, i32 1, i32 5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 83 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%q_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_8, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 84 'bitconcatenate' 'q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_12, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 85 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln95_4 = shl i10 %s_12, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 86 'shl' 'shl_ln95_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln91_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_8, i5 20" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 87 'bitconcatenate' 'or_ln91_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.12ns)   --->   "%s_13 = sub i10 %shl_ln95_4, i10 %or_ln91_3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 88 'sub' 's_13' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln96_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_star_6, i4 12" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 89 'bitconcatenate' 'or_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (2.12ns)   --->   "%s_14 = add i10 %or_ln96_3, i10 %shl_ln95_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 90 'add' 's_14' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.66ns)   --->   "%q_1_6_in_in_i = select i1 %tmp_7, i6 %q_star_6, i6 %q_2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 91 'select' 'q_1_6_in_in_i' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.12ns)   --->   "%s_15 = select i1 %tmp_7, i10 %s_14, i10 %s_13" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 92 'select' 's_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_15, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 93 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.37>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln95_5 = shl i10 %s_15, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 94 'shl' 'shl_ln95_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln91_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 10" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 95 'bitconcatenate' 'or_ln91_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.12ns)   --->   "%s_16 = sub i10 %shl_ln95_5, i10 %or_ln91_4" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 96 'sub' 's_16' <Predicate = (!tmp_9)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%q_star_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 2" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:92->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 97 'bitconcatenate' 'q_star_7' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln96_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %q_1_6_in_in_i, i4 6" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 98 'bitconcatenate' 'or_ln96_4' <Predicate = (tmp_9)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.12ns)   --->   "%s_17 = add i10 %or_ln96_4, i10 %shl_ln95_5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 99 'add' 's_17' <Predicate = (tmp_9)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%q_star_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %q_1_6_in_in_i, i2 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 100 'bitconcatenate' 'q_star_8' <Predicate = (tmp_9)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.04ns)   --->   "%q_star_9 = select i1 %tmp_9, i8 %q_star_8, i8 %q_star_7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 101 'select' 'q_star_9' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.12ns)   --->   "%s_18 = select i1 %tmp_9, i10 %s_17, i10 %s_16" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 102 'select' 's_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %q_star_9, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 103 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %q_star_9, i32 1, i32 6" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 104 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln80_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_10, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 105 'bitconcatenate' 'or_ln80_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_18, i32 9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 106 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln91 = shl i10 %s_18, i10 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 107 'shl' 'shl_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln91_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 108 'bitconcatenate' 'or_ln91_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (2.12ns)   --->   "%s_19 = sub i10 %shl_ln91, i10 %or_ln91_5" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:91->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 109 'sub' 's_19' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln96_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %q_star_9, i2 3" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:96->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 110 'bitconcatenate' 'or_ln96_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.12ns)   --->   "%s_20 = add i10 %or_ln96_5, i10 %shl_ln91" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:95->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 111 'add' 's_20' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i8 %q_star_9" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:97->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 112 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.99ns)   --->   "%empty = select i1 %tmp_11, i7 %trunc_ln97, i7 %or_ln80_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 113 'select' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.67>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln102)   --->   "%s_21 = select i1 %tmp_11, i10 %s_20, i10 %s_19" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:90->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 114 'select' 's_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%q_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %empty, i1 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 115 'bitconcatenate' 'q_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.12ns) (out node of the LUT)   --->   "%icmp_ln102 = icmp_sgt  i10 %s_21, i10 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 116 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (2.11ns)   --->   "%add_ln103 = add i8 %q_3, i8 1" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:103->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 117 'add' 'add_ln103' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln103, i32 1, i32 7" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:105->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 118 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.99ns)   --->   "%select_ln102 = select i1 %icmp_ln102, i7 %tmp_12, i7 %empty" [../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:102->../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 119 'select' 'select_ln102' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %select_ln102" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 120 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [13/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 121 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 122 [12/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 122 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 123 [11/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 123 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 124 [10/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 124 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.56>
ST_13 : Operation 125 [9/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 125 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 126 [8/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 126 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.56>
ST_15 : Operation 127 [7/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 127 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 128 [6/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 128 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.56>
ST_17 : Operation 129 [5/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 129 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 130 [4/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 130 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.56>
ST_19 : Operation 131 [3/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 131 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.56>
ST_20 : Operation 132 [2/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 132 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 133 [1/13] (3.56ns)   --->   "%udiv_ln15 = udiv i9 352, i9 %zext_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15]   --->   Operation 133 'udiv' 'udiv_ln15' <Predicate = true> <Delay = 3.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i8 %udiv_ln15" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 134 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln17, i6 0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 135 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %shl_ln2" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 136 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (5.57ns)   --->   "%mul_ln17 = mul i26 %zext_ln17, i26 %sext_ln13" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 137 'mul' 'mul_ln17' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln17, i32 10, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 138 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (5.57ns)   --->   "%mul_ln19 = mul i26 %zext_ln17, i26 %sext_ln13_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 139 'mul' 'mul_ln19' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln19, i32 10, i32 25" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 140 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [2/2] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 141 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [2/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 142 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9]   --->   Operation 143 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_0"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_input_1"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_0"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %encoded_output_1"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %encoded_output_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/2] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_0, i16 %trunc_ln" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17]   --->   Operation 153 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_hs.i16P0A, i16 %encoded_output_1, i16 %trunc_ln1" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19]   --->   Operation 154 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:20]   --->   Operation 155 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ encoded_input_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ encoded_input_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ encoded_output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ encoded_output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
encoded_input_0_read (read          ) [ 000000000000000000000000]
sext_ln13            (sext          ) [ 011111111111111111111110]
encoded_input_1_read (read          ) [ 011000000000000000000000]
sext_ln13_1          (sext          ) [ 010111111111111111111110]
mul_ln13_1           (mul           ) [ 010110000000000000000000]
mul_ln13             (mul           ) [ 010010000000000000000000]
add_ln13             (add           ) [ 000000000000000000000000]
tmp                  (partselect    ) [ 000000000000000000000000]
zext_ln91            (zext          ) [ 000000000000000000000000]
add_ln91             (add           ) [ 000000000000000000000000]
bit_sel              (bitselect     ) [ 010001000000000000000000]
xor_ln91             (xor           ) [ 010001000000000000000000]
tmp_2                (partselect    ) [ 010001000000000000000000]
shl_ln               (bitconcatenate) [ 000000000000000000000000]
s                    (add           ) [ 000000000000000000000000]
q                    (select        ) [ 000000000000000000000000]
q_star               (select        ) [ 000000000000000000000000]
tmp_1                (bitselect     ) [ 000000000000000000000000]
shl_ln95             (shl           ) [ 000000000000000000000000]
and_ln91_1           (bitconcatenate) [ 000000000000000000000000]
add_ln91_2           (add           ) [ 000000000000000000000000]
s_1                  (sub           ) [ 000000000000000000000000]
add_ln95             (add           ) [ 000000000000000000000000]
s_2                  (add           ) [ 000000000000000000000000]
q_1_2_in_in_i        (select        ) [ 010000100000000000000000]
s_3                  (select        ) [ 010000100000000000000000]
tmp_3                (bitselect     ) [ 010000100000000000000000]
shl_ln95_1           (shl           ) [ 000000000000000000000000]
or_ln                (bitconcatenate) [ 000000000000000000000000]
s_4                  (sub           ) [ 000000000000000000000000]
q_star_1             (bitconcatenate) [ 000000000000000000000000]
or_ln1               (bitconcatenate) [ 000000000000000000000000]
s_5                  (add           ) [ 000000000000000000000000]
q_star_2             (bitconcatenate) [ 000000000000000000000000]
q_star_3             (select        ) [ 000000000000000000000000]
s_6                  (select        ) [ 000000000000000000000000]
tmp_5                (partselect    ) [ 000000000000000000000000]
q_1                  (bitconcatenate) [ 000000000000000000000000]
tmp_4                (bitselect     ) [ 000000000000000000000000]
shl_ln95_2           (shl           ) [ 000000000000000000000000]
or_ln91_1            (bitconcatenate) [ 000000000000000000000000]
s_7                  (sub           ) [ 000000000000000000000000]
or_ln96_1            (bitconcatenate) [ 000000000000000000000000]
s_8                  (add           ) [ 000000000000000000000000]
q_1_4_in_in_i        (select        ) [ 010000010000000000000000]
s_9                  (select        ) [ 010000010000000000000000]
tmp_6                (bitselect     ) [ 010000010000000000000000]
shl_ln95_3           (shl           ) [ 000000000000000000000000]
or_ln91_2            (bitconcatenate) [ 000000000000000000000000]
s_10                 (sub           ) [ 000000000000000000000000]
q_star_4             (bitconcatenate) [ 000000000000000000000000]
or_ln96_2            (bitconcatenate) [ 000000000000000000000000]
s_11                 (add           ) [ 000000000000000000000000]
q_star_5             (bitconcatenate) [ 000000000000000000000000]
q_star_6             (select        ) [ 000000000000000000000000]
s_12                 (select        ) [ 000000000000000000000000]
tmp_8                (partselect    ) [ 000000000000000000000000]
q_2                  (bitconcatenate) [ 000000000000000000000000]
tmp_7                (bitselect     ) [ 000000000000000000000000]
shl_ln95_4           (shl           ) [ 000000000000000000000000]
or_ln91_3            (bitconcatenate) [ 000000000000000000000000]
s_13                 (sub           ) [ 000000000000000000000000]
or_ln96_3            (bitconcatenate) [ 000000000000000000000000]
s_14                 (add           ) [ 000000000000000000000000]
q_1_6_in_in_i        (select        ) [ 010000001000000000000000]
s_15                 (select        ) [ 010000001000000000000000]
tmp_9                (bitselect     ) [ 010000001000000000000000]
shl_ln95_5           (shl           ) [ 000000000000000000000000]
or_ln91_4            (bitconcatenate) [ 000000000000000000000000]
s_16                 (sub           ) [ 000000000000000000000000]
q_star_7             (bitconcatenate) [ 000000000000000000000000]
or_ln96_4            (bitconcatenate) [ 000000000000000000000000]
s_17                 (add           ) [ 000000000000000000000000]
q_star_8             (bitconcatenate) [ 000000000000000000000000]
q_star_9             (select        ) [ 000000000000000000000000]
s_18                 (select        ) [ 000000000000000000000000]
tmp_s                (partselect    ) [ 000000000000000000000000]
tmp_10               (partselect    ) [ 000000000000000000000000]
or_ln80_1            (bitconcatenate) [ 000000000000000000000000]
tmp_11               (bitselect     ) [ 010000000100000000000000]
shl_ln91             (shl           ) [ 000000000000000000000000]
or_ln91_5            (bitconcatenate) [ 000000000000000000000000]
s_19                 (sub           ) [ 010000000100000000000000]
or_ln96_5            (bitconcatenate) [ 000000000000000000000000]
s_20                 (add           ) [ 010000000100000000000000]
trunc_ln97           (trunc         ) [ 000000000000000000000000]
empty                (select        ) [ 010000000100000000000000]
s_21                 (select        ) [ 000000000000000000000000]
q_3                  (bitconcatenate) [ 000000000000000000000000]
icmp_ln102           (icmp          ) [ 000000000000000000000000]
add_ln103            (add           ) [ 000000000000000000000000]
tmp_12               (partselect    ) [ 000000000000000000000000]
select_ln102         (select        ) [ 000000000000000000000000]
zext_ln15            (zext          ) [ 010000000011111111111100]
udiv_ln15            (udiv          ) [ 010000000000000000000010]
trunc_ln17           (trunc         ) [ 000000000000000000000000]
shl_ln2              (bitconcatenate) [ 000000000000000000000000]
zext_ln17            (zext          ) [ 000000000000000000000000]
mul_ln17             (mul           ) [ 000000000000000000000000]
trunc_ln             (partselect    ) [ 010000000000000000000001]
mul_ln19             (mul           ) [ 000000000000000000000000]
trunc_ln1            (partselect    ) [ 010000000000000000000001]
specpipeline_ln9     (specpipeline  ) [ 000000000000000000000000]
spectopmodule_ln4    (spectopmodule ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0    (specinterface ) [ 000000000000000000000000]
write_ln17           (write         ) [ 000000000000000000000000]
write_ln19           (write         ) [ 000000000000000000000000]
ret_ln20             (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="encoded_input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_input_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encoded_input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_input_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="encoded_output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_output_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="encoded_output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded_output_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="encoded_input_0_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="encoded_input_0_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="encoded_input_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="encoded_input_1_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/22 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/22 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln13_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln13_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mul_ln13_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="26" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln91_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln91_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bit_sel_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln91_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="1"/>
<pin id="239" dir="0" index="2" bw="7" slack="1"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="q_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="2" slack="0"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="q_star_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_star/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shl_ln95_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln91_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="1"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln91_1/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln91_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="s_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_1/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln95_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="s_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="q_1_2_in_in_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="0" index="2" bw="2" slack="0"/>
<pin id="313" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_1_2_in_in_i/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="s_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_3/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln95_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="1"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="s_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_4/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="q_star_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="1"/>
<pin id="354" dir="0" index="2" bw="2" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_1/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="1"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="s_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_5/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="q_star_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="1"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_2/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="q_star_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_star_3/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="s_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_6/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="3" slack="0"/>
<pin id="397" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="q_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_1/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln95_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_2/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln91_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln91_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="s_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_7/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln96_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln96_1/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="s_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_8/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="q_1_4_in_in_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_1_4_in_in_i/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="s_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_9/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln95_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_3/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln91_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="1"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln91_2/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="s_10_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_10/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="q_star_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="1"/>
<pin id="497" dir="0" index="2" bw="2" slack="0"/>
<pin id="498" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_4/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln96_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="1"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln96_2/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="s_11_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_11/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="q_star_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_5/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="q_star_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="6" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_star_6/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="s_12_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_12/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="4" slack="0"/>
<pin id="540" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="q_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="5" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_2/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="10" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="shl_ln95_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_4/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln91_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln91_3/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="s_13_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_13/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln96_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="0" index="2" bw="3" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln96_3/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="s_14_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_14/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="q_1_6_in_in_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="6" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_1_6_in_in_i/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="s_15_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="10" slack="0"/>
<pin id="606" dir="0" index="2" bw="10" slack="0"/>
<pin id="607" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_15/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_9_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="shl_ln95_5_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln95_5/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln91_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="1"/>
<pin id="627" dir="0" index="2" bw="4" slack="0"/>
<pin id="628" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln91_4/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="s_16_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_16/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="q_star_7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="6" slack="1"/>
<pin id="640" dir="0" index="2" bw="2" slack="0"/>
<pin id="641" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_7/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln96_4_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="6" slack="1"/>
<pin id="647" dir="0" index="2" bw="4" slack="0"/>
<pin id="648" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln96_4/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="s_17_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="0" index="1" bw="10" slack="0"/>
<pin id="654" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_17/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="q_star_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="1"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star_8/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="q_star_9_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_star_9/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="s_18_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="0" index="2" bw="10" slack="0"/>
<pin id="675" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_18/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="0" index="3" bw="4" slack="0"/>
<pin id="683" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_10_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="0" index="3" bw="4" slack="0"/>
<pin id="693" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln80_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="0" index="1" bw="6" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln80_1/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_11_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="shl_ln91_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln91_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="0" index="1" bw="7" slack="0"/>
<pin id="723" dir="0" index="2" bw="3" slack="0"/>
<pin id="724" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln91_5/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="s_19_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="10" slack="0"/>
<pin id="731" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_19/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln96_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln96_5/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="s_20_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="0"/>
<pin id="744" dir="0" index="1" bw="10" slack="0"/>
<pin id="745" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_20/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln97_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="empty_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="7" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="s_21_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="10" slack="1"/>
<pin id="763" dir="0" index="2" bw="10" slack="1"/>
<pin id="764" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_21/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="q_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="7" slack="1"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_3/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln102_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="0" index="1" bw="10" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln103_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/9 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_12_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="0" index="3" bw="4" slack="0"/>
<pin id="789" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln102_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="7" slack="0"/>
<pin id="797" dir="0" index="2" bw="7" slack="1"/>
<pin id="798" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln15_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="7" slack="0"/>
<pin id="803" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="9" slack="0"/>
<pin id="807" dir="0" index="1" bw="7" slack="0"/>
<pin id="808" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln15/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln17_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/22 "/>
</bind>
</comp>

<comp id="814" class="1004" name="shl_ln2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/22 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln17_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="14" slack="0"/>
<pin id="824" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/22 "/>
</bind>
</comp>

<comp id="826" class="1004" name="mul_ln17_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="14" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="21"/>
<pin id="829" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/22 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="26" slack="0"/>
<pin id="834" dir="0" index="2" bw="5" slack="0"/>
<pin id="835" dir="0" index="3" bw="6" slack="0"/>
<pin id="836" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/22 "/>
</bind>
</comp>

<comp id="842" class="1004" name="mul_ln19_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="20"/>
<pin id="845" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/22 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="0" index="1" bw="26" slack="0"/>
<pin id="850" dir="0" index="2" bw="5" slack="0"/>
<pin id="851" dir="0" index="3" bw="6" slack="0"/>
<pin id="852" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/22 "/>
</bind>
</comp>

<comp id="858" class="1007" name="grp_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="0"/>
<pin id="861" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="862" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="sext_ln13_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="26" slack="1"/>
<pin id="868" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="873" class="1005" name="encoded_input_1_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="encoded_input_1_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="sext_ln13_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="26" slack="20"/>
<pin id="880" dir="1" index="1" bw="26" slack="20"/>
</pin_list>
<bind>
<opset="sext_ln13_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="mul_ln13_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="26" slack="1"/>
<pin id="885" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="bit_sel_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit_sel "/>
</bind>
</comp>

<comp id="894" class="1005" name="xor_ln91_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln91 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_2_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="7" slack="1"/>
<pin id="902" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="q_1_2_in_in_i_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="1"/>
<pin id="907" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_1_2_in_in_i "/>
</bind>
</comp>

<comp id="913" class="1005" name="s_3_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="1"/>
<pin id="915" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_3 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_3_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="q_1_4_in_in_i_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="1"/>
<pin id="926" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_1_4_in_in_i "/>
</bind>
</comp>

<comp id="932" class="1005" name="s_9_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="1"/>
<pin id="934" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_9 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_6_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="943" class="1005" name="q_1_6_in_in_i_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q_1_6_in_in_i "/>
</bind>
</comp>

<comp id="951" class="1005" name="s_15_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_15 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_9_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_11_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="967" class="1005" name="s_19_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="1"/>
<pin id="969" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_19 "/>
</bind>
</comp>

<comp id="972" class="1005" name="s_20_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="1"/>
<pin id="974" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_20 "/>
</bind>
</comp>

<comp id="977" class="1005" name="empty_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="7" slack="1"/>
<pin id="979" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln15_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="1"/>
<pin id="985" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="988" class="1005" name="udiv_ln15_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="1"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln15 "/>
</bind>
</comp>

<comp id="993" class="1005" name="trunc_ln_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="998" class="1005" name="trunc_ln1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="134" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="134" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="154" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="205"><net_src comp="193" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="206" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="248"><net_src comp="236" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="244" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="244" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="272" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="278" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="264" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="257" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="250" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="264" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="303" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="291" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="333" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="351" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="365" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="345" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="378" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="392" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="385" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="385" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="392" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="72" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="418" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="424" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="378" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="418" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="410" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="378" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="402" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="410" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="432" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="74" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="481" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="40" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="74" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="476" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="494" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="508" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="488" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="84" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="521" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="26" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="550"><net_src comp="88" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="535" pin="4"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="22" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="528" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="44" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="528" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="46" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="90" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="535" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="561" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="567" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="94" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="521" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="561" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="553" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="521" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="545" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="553" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="589" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="575" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="42" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="603" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="94" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="619" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="94" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="102" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="619" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="100" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="32" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="657" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="670"><net_src comp="637" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="651" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="631" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="664" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="26" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="28" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="694"><net_src comp="106" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="664" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="26" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="108" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="703"><net_src comp="110" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="688" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="22" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="42" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="671" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="44" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="671" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="46" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="112" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="678" pin="4"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="114" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="714" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="720" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="116" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="664" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="36" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="714" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="664" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="706" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="698" pin="3"/><net_sink comp="752" pin=2"/></net>

<net id="770"><net_src comp="118" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="22" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="760" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="120" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="765" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="122" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="104" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="26" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="28" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="799"><net_src comp="772" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="784" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="124" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="819"><net_src comp="126" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="128" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="837"><net_src comp="130" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="132" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="14" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="841"><net_src comp="831" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="846"><net_src comp="822" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="130" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="842" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="14" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="857"><net_src comp="847" pin="4"/><net_sink comp="173" pin=2"/></net>

<net id="863"><net_src comp="180" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="180" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="858" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="869"><net_src comp="180" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="876"><net_src comp="160" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="881"><net_src comp="184" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="886"><net_src comp="187" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="891"><net_src comp="212" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="897"><net_src comp="220" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="903"><net_src comp="226" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="908"><net_src comp="309" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="916"><net_src comp="317" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="921"><net_src comp="325" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="927"><net_src comp="452" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="935"><net_src comp="460" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="940"><net_src comp="468" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="946"><net_src comp="595" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="950"><net_src comp="943" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="954"><net_src comp="603" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="959"><net_src comp="611" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="965"><net_src comp="706" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="970"><net_src comp="728" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="975"><net_src comp="742" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="980"><net_src comp="752" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="986"><net_src comp="801" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="991"><net_src comp="805" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="996"><net_src comp="831" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="1001"><net_src comp="847" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encoded_output_0 | {23 }
	Port: encoded_output_1 | {23 }
 - Input state : 
	Port: constraint_layer_top : encoded_input_0 | {1 }
	Port: constraint_layer_top : encoded_input_1 | {1 }
  - Chain level:
	State 1
		mul_ln13 : 1
	State 2
		mul_ln13_1 : 1
	State 3
		add_ln13 : 1
	State 4
		tmp : 1
		zext_ln91 : 2
		add_ln91 : 3
		bit_sel : 4
		xor_ln91 : 5
		tmp_2 : 4
	State 5
		s : 1
		tmp_1 : 2
		shl_ln95 : 2
		add_ln91_2 : 1
		s_1 : 2
		add_ln95 : 2
		s_2 : 3
		q_1_2_in_in_i : 3
		s_3 : 4
		tmp_3 : 5
	State 6
		s_4 : 1
		s_5 : 1
		q_star_3 : 1
		s_6 : 2
		tmp_5 : 2
		q_1 : 3
		tmp_4 : 3
		shl_ln95_2 : 3
		or_ln91_1 : 3
		s_7 : 4
		or_ln96_1 : 2
		s_8 : 3
		q_1_4_in_in_i : 4
		s_9 : 5
		tmp_6 : 6
	State 7
		s_10 : 1
		s_11 : 1
		q_star_6 : 1
		s_12 : 2
		tmp_8 : 2
		q_2 : 3
		tmp_7 : 3
		shl_ln95_4 : 3
		or_ln91_3 : 3
		s_13 : 4
		or_ln96_3 : 2
		s_14 : 3
		q_1_6_in_in_i : 4
		s_15 : 5
		tmp_9 : 6
	State 8
		s_16 : 1
		s_17 : 1
		q_star_9 : 1
		s_18 : 2
		tmp_s : 2
		tmp_10 : 2
		or_ln80_1 : 3
		tmp_11 : 3
		shl_ln91 : 3
		or_ln91_5 : 3
		s_19 : 4
		or_ln96_5 : 2
		s_20 : 3
		trunc_ln97 : 2
		empty : 4
	State 9
		icmp_ln102 : 1
		add_ln103 : 1
		tmp_12 : 2
		select_ln102 : 3
		zext_ln15 : 4
		udiv_ln15 : 5
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		shl_ln2 : 1
		zext_ln17 : 2
		mul_ln17 : 3
		trunc_ln : 4
		mul_ln19 : 3
		trunc_ln1 : 4
		write_ln17 : 5
		write_ln19 : 5
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   udiv   |            grp_fu_805            |    0    |   238   |   160   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln91_fu_206         |    0    |    0    |    15   |
|          |             s_fu_244             |    0    |    0    |    17   |
|          |         add_ln91_2_fu_285        |    0    |    0    |    10   |
|          |          add_ln95_fu_297         |    0    |    0    |    10   |
|          |            s_2_fu_303            |    0    |    0    |    10   |
|    add   |            s_5_fu_365            |    0    |    0    |    17   |
|          |            s_8_fu_446            |    0    |    0    |    17   |
|          |            s_11_fu_508           |    0    |    0    |    17   |
|          |            s_14_fu_589           |    0    |    0    |    17   |
|          |            s_17_fu_651           |    0    |    0    |    17   |
|          |            s_20_fu_742           |    0    |    0    |    17   |
|          |         add_ln103_fu_778         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |             q_fu_250             |    0    |    0    |    2    |
|          |           q_star_fu_257          |    0    |    0    |    2    |
|          |       q_1_2_in_in_i_fu_309       |    0    |    0    |    2    |
|          |            s_3_fu_317            |    0    |    0    |    10   |
|          |          q_star_3_fu_378         |    0    |    0    |    4    |
|          |            s_6_fu_385            |    0    |    0    |    10   |
|          |       q_1_4_in_in_i_fu_452       |    0    |    0    |    4    |
|          |            s_9_fu_460            |    0    |    0    |    10   |
|  select  |          q_star_6_fu_521         |    0    |    0    |    6    |
|          |            s_12_fu_528           |    0    |    0    |    10   |
|          |       q_1_6_in_in_i_fu_595       |    0    |    0    |    6    |
|          |            s_15_fu_603           |    0    |    0    |    10   |
|          |          q_star_9_fu_664         |    0    |    0    |    8    |
|          |            s_18_fu_671           |    0    |    0    |    10   |
|          |           empty_fu_752           |    0    |    0    |    7    |
|          |            s_21_fu_760           |    0    |    0    |    10   |
|          |        select_ln102_fu_794       |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|
|          |            s_1_fu_291            |    0    |    0    |    10   |
|          |            s_4_fu_345            |    0    |    0    |    17   |
|          |            s_7_fu_432            |    0    |    0    |    17   |
|    sub   |            s_10_fu_488           |    0    |    0    |    17   |
|          |            s_13_fu_575           |    0    |    0    |    17   |
|          |            s_16_fu_631           |    0    |    0    |    17   |
|          |            s_19_fu_728           |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln13_1_fu_187        |    1    |    0    |    6    |
|    mul   |          mul_ln17_fu_826         |    1    |    0    |    6    |
|          |          mul_ln19_fu_842         |    1    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln102_fu_772        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln91_fu_220         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_858            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   | encoded_input_0_read_read_fu_154 |    0    |    0    |    0    |
|          | encoded_input_1_read_read_fu_160 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_166         |    0    |    0    |    0    |
|          |         grp_write_fu_173         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln13_fu_180         |    0    |    0    |    0    |
|          |        sext_ln13_1_fu_184        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_193            |    0    |    0    |    0    |
|          |           tmp_2_fu_226           |    0    |    0    |    0    |
|          |           tmp_5_fu_392           |    0    |    0    |    0    |
|          |           tmp_8_fu_535           |    0    |    0    |    0    |
|partselect|           tmp_s_fu_678           |    0    |    0    |    0    |
|          |           tmp_10_fu_688          |    0    |    0    |    0    |
|          |           tmp_12_fu_784          |    0    |    0    |    0    |
|          |          trunc_ln_fu_831         |    0    |    0    |    0    |
|          |         trunc_ln1_fu_847         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln91_fu_202         |    0    |    0    |    0    |
|   zext   |         zext_ln15_fu_801         |    0    |    0    |    0    |
|          |         zext_ln17_fu_822         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          bit_sel_fu_212          |    0    |    0    |    0    |
|          |           tmp_1_fu_264           |    0    |    0    |    0    |
|          |           tmp_3_fu_325           |    0    |    0    |    0    |
| bitselect|           tmp_4_fu_410           |    0    |    0    |    0    |
|          |           tmp_6_fu_468           |    0    |    0    |    0    |
|          |           tmp_7_fu_553           |    0    |    0    |    0    |
|          |           tmp_9_fu_611           |    0    |    0    |    0    |
|          |           tmp_11_fu_706          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_236          |    0    |    0    |    0    |
|          |         and_ln91_1_fu_278        |    0    |    0    |    0    |
|          |           or_ln_fu_338           |    0    |    0    |    0    |
|          |          q_star_1_fu_351         |    0    |    0    |    0    |
|          |           or_ln1_fu_358          |    0    |    0    |    0    |
|          |          q_star_2_fu_371         |    0    |    0    |    0    |
|          |            q_1_fu_402            |    0    |    0    |    0    |
|          |         or_ln91_1_fu_424         |    0    |    0    |    0    |
|          |         or_ln96_1_fu_438         |    0    |    0    |    0    |
|          |         or_ln91_2_fu_481         |    0    |    0    |    0    |
|          |          q_star_4_fu_494         |    0    |    0    |    0    |
|          |         or_ln96_2_fu_501         |    0    |    0    |    0    |
|bitconcatenate|          q_star_5_fu_514         |    0    |    0    |    0    |
|          |            q_2_fu_545            |    0    |    0    |    0    |
|          |         or_ln91_3_fu_567         |    0    |    0    |    0    |
|          |         or_ln96_3_fu_581         |    0    |    0    |    0    |
|          |         or_ln91_4_fu_624         |    0    |    0    |    0    |
|          |          q_star_7_fu_637         |    0    |    0    |    0    |
|          |         or_ln96_4_fu_644         |    0    |    0    |    0    |
|          |          q_star_8_fu_657         |    0    |    0    |    0    |
|          |         or_ln80_1_fu_698         |    0    |    0    |    0    |
|          |         or_ln91_5_fu_720         |    0    |    0    |    0    |
|          |         or_ln96_5_fu_734         |    0    |    0    |    0    |
|          |            q_3_fu_765            |    0    |    0    |    0    |
|          |          shl_ln2_fu_814          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln95_fu_272         |    0    |    0    |    0    |
|          |         shl_ln95_1_fu_333        |    0    |    0    |    0    |
|          |         shl_ln95_2_fu_418        |    0    |    0    |    0    |
|    shl   |         shl_ln95_3_fu_476        |    0    |    0    |    0    |
|          |         shl_ln95_4_fu_561        |    0    |    0    |    0    |
|          |         shl_ln95_5_fu_619        |    0    |    0    |    0    |
|          |          shl_ln91_fu_714         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln97_fu_748        |    0    |    0    |    0    |
|          |         trunc_ln17_fu_811        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |   238   |   606   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       bit_sel_reg_888      |    1   |
|        empty_reg_977       |    7   |
|encoded_input_1_read_reg_873|   16   |
|     mul_ln13_1_reg_883     |   26   |
|    q_1_2_in_in_i_reg_905   |    2   |
|    q_1_4_in_in_i_reg_924   |    4   |
|    q_1_6_in_in_i_reg_943   |    6   |
|        s_15_reg_951        |   10   |
|        s_19_reg_967        |   10   |
|        s_20_reg_972        |   10   |
|         s_3_reg_913        |   10   |
|         s_9_reg_932        |   10   |
|     sext_ln13_1_reg_878    |   26   |
|      sext_ln13_reg_866     |   26   |
|       tmp_11_reg_962       |    1   |
|        tmp_2_reg_900       |    7   |
|        tmp_3_reg_918       |    1   |
|        tmp_6_reg_937       |    1   |
|        tmp_9_reg_956       |    1   |
|      trunc_ln1_reg_998     |   16   |
|      trunc_ln_reg_993      |   16   |
|      udiv_ln15_reg_988     |    8   |
|      xor_ln91_reg_894      |    1   |
|      zext_ln15_reg_983     |    9   |
+----------------------------+--------+
|            Total           |   225  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_166 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
| grp_write_fu_173 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_805    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|    grp_fu_858    |  p0  |   3  |  16  |   48   ||    0    ||    13   |
|    grp_fu_858    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   158  || 8.08243 ||    0    ||    49   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   238  |   606  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   49   |
|  Register |    -   |    -   |   225  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   463  |   655  |
+-----------+--------+--------+--------+--------+
