<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='463' type='unsigned int llvm::CCState::getInRegsParamsCount() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='461'>// Returns count of byval arguments that are to be stored (even partly)
  // in registers.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1964' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3569' u='c' c='_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3617' u='c' c='_ZNK4llvm17ARMTargetLowering20VarArgStyleRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEjjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3654' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4033' u='c' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4586' u='c' c='_ZNK4llvm18MipsTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4610' u='c' c='_ZNK4llvm18MipsTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1207' u='c' c='_ZNK4llvm20MipsSETargetLowering33isEligibleForTailCallOptimizationERKNS_7CCStateEjRKNS_16MipsFunctionInfoE'/>
