

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1'
================================================================
* Date:           Mon Apr 22 19:29:03 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  181007|  181007|  181007|  181007|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Product1    |  103341|  103341|       259|          -|          -|   399|    no    |
        | + Product2   |     256|     256|         4|          -|          -|    64|    no    |
        |- ResetAccum  |     128|     128|         2|          -|          -|    64|    no    |
        |- Accum1      |   77406|   77406|       194|          -|          -|   399|    no    |
        | + Accum2     |     192|     192|         3|          -|          -|    64|    no    |
        |- Result      |     128|     128|         2|          -|          -|    64|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	8  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_5)
	2  / (tmp_5)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	9  / (!tmp_s & tmp_149 == 0) | (!tmp_s & tmp_149 == 1) | (!tmp_s & tmp_149 == 2) | (!tmp_s & tmp_149 == 3) | (!tmp_s & tmp_149 == 4) | (!tmp_s & tmp_149 == 5) | (!tmp_s & tmp_149 == 6) | (!tmp_s & tmp_149 == 7) | (!tmp_s & tmp_149 == 8) | (!tmp_s & tmp_149 == 9) | (!tmp_s & tmp_149 == 10) | (!tmp_s & tmp_149 == 11) | (!tmp_s & tmp_149 == 12) | (!tmp_s & tmp_149 == 13) | (!tmp_s & tmp_149 == 14) | (!tmp_s & tmp_149 == 15) | (!tmp_s & tmp_149 == 16) | (!tmp_s & tmp_149 == 17) | (!tmp_s & tmp_149 == 18) | (!tmp_s & tmp_149 == 19) | (!tmp_s & tmp_149 == 20) | (!tmp_s & tmp_149 == 21) | (!tmp_s & tmp_149 == 22) | (!tmp_s & tmp_149 == 23) | (!tmp_s & tmp_149 == 24) | (!tmp_s & tmp_149 == 25) | (!tmp_s & tmp_149 == 26) | (!tmp_s & tmp_149 == 27) | (!tmp_s & tmp_149 == 28) | (!tmp_s & tmp_149 == 29) | (!tmp_s & tmp_149 == 30) | (!tmp_s & tmp_149 == 31) | (!tmp_s & tmp_149 == 32) | (!tmp_s & tmp_149 == 33) | (!tmp_s & tmp_149 == 34) | (!tmp_s & tmp_149 == 35) | (!tmp_s & tmp_149 == 36) | (!tmp_s & tmp_149 == 37) | (!tmp_s & tmp_149 == 38) | (!tmp_s & tmp_149 == 39) | (!tmp_s & tmp_149 == 40) | (!tmp_s & tmp_149 == 41) | (!tmp_s & tmp_149 == 42) | (!tmp_s & tmp_149 == 43) | (!tmp_s & tmp_149 == 44) | (!tmp_s & tmp_149 == 45) | (!tmp_s & tmp_149 == 46) | (!tmp_s & tmp_149 == 47) | (!tmp_s & tmp_149 == 48) | (!tmp_s & tmp_149 == 49) | (!tmp_s & tmp_149 == 50) | (!tmp_s & tmp_149 == 51) | (!tmp_s & tmp_149 == 52) | (!tmp_s & tmp_149 == 53) | (!tmp_s & tmp_149 == 54) | (!tmp_s & tmp_149 == 55) | (!tmp_s & tmp_149 == 56) | (!tmp_s & tmp_149 == 57) | (!tmp_s & tmp_149 == 58) | (!tmp_s & tmp_149 == 59) | (!tmp_s & tmp_149 == 60) | (!tmp_s & tmp_149 == 61) | (!tmp_s & tmp_149 == 62) | (!tmp_s & tmp_149 == 63)
	10  / (tmp_s)
9 --> 
	8  / true
10 --> 
	11  / (!tmp_8)
	14  / (tmp_8)
11 --> 
	12  / (!tmp_12)
	10  / (tmp_12)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / (!tmp_11 & tmp_150 == 0) | (!tmp_11 & tmp_150 == 1) | (!tmp_11 & tmp_150 == 2) | (!tmp_11 & tmp_150 == 3) | (!tmp_11 & tmp_150 == 4) | (!tmp_11 & tmp_150 == 5) | (!tmp_11 & tmp_150 == 6) | (!tmp_11 & tmp_150 == 7) | (!tmp_11 & tmp_150 == 8) | (!tmp_11 & tmp_150 == 9) | (!tmp_11 & tmp_150 == 10) | (!tmp_11 & tmp_150 == 11) | (!tmp_11 & tmp_150 == 12) | (!tmp_11 & tmp_150 == 13) | (!tmp_11 & tmp_150 == 14) | (!tmp_11 & tmp_150 == 15) | (!tmp_11 & tmp_150 == 16) | (!tmp_11 & tmp_150 == 17) | (!tmp_11 & tmp_150 == 18) | (!tmp_11 & tmp_150 == 19) | (!tmp_11 & tmp_150 == 20) | (!tmp_11 & tmp_150 == 21) | (!tmp_11 & tmp_150 == 22) | (!tmp_11 & tmp_150 == 23) | (!tmp_11 & tmp_150 == 24) | (!tmp_11 & tmp_150 == 25) | (!tmp_11 & tmp_150 == 26) | (!tmp_11 & tmp_150 == 27) | (!tmp_11 & tmp_150 == 28) | (!tmp_11 & tmp_150 == 29) | (!tmp_11 & tmp_150 == 30) | (!tmp_11 & tmp_150 == 31) | (!tmp_11 & tmp_150 == 32) | (!tmp_11 & tmp_150 == 33) | (!tmp_11 & tmp_150 == 34) | (!tmp_11 & tmp_150 == 35) | (!tmp_11 & tmp_150 == 36) | (!tmp_11 & tmp_150 == 37) | (!tmp_11 & tmp_150 == 38) | (!tmp_11 & tmp_150 == 39) | (!tmp_11 & tmp_150 == 40) | (!tmp_11 & tmp_150 == 41) | (!tmp_11 & tmp_150 == 42) | (!tmp_11 & tmp_150 == 43) | (!tmp_11 & tmp_150 == 44) | (!tmp_11 & tmp_150 == 45) | (!tmp_11 & tmp_150 == 46) | (!tmp_11 & tmp_150 == 47) | (!tmp_11 & tmp_150 == 48) | (!tmp_11 & tmp_150 == 49) | (!tmp_11 & tmp_150 == 50) | (!tmp_11 & tmp_150 == 51) | (!tmp_11 & tmp_150 == 52) | (!tmp_11 & tmp_150 == 53) | (!tmp_11 & tmp_150 == 54) | (!tmp_11 & tmp_150 == 55) | (!tmp_11 & tmp_150 == 56) | (!tmp_11 & tmp_150 == 57) | (!tmp_11 & tmp_150 == 58) | (!tmp_11 & tmp_150 == 59) | (!tmp_11 & tmp_150 == 60) | (!tmp_11 & tmp_150 == 61) | (!tmp_11 & tmp_150 == 62) | (!tmp_11 & tmp_150 == 63)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i6384 @_ssdm_op_Read.ap_auto.i6384(i6384 %data_V_read)"   --->   Operation 16 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mult_V = alloca [25536 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 17 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25536> <RAM>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ii = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %ii_2, %4 ]"   --->   Operation 19 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.34ns)   --->   "%tmp = icmp eq i9 %ii, -113" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 399, i64 399, i64 399)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%ii_2 = add i9 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 22 'add' 'ii_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %ii, i4 0)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 24 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = or i13 %tmp_2, 15" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 25 'or' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.70ns)   --->   "%tmp_134 = icmp ugt i13 %tmp_2, %tmp_3" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 26 'icmp' 'tmp_134' <Predicate = (!tmp)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_135 = call i6384 @llvm.part.select.i6384(i6384 %data_V_read_2, i32 6383, i32 0)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 27 'partselect' 'tmp_135' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.79ns)   --->   "%tmp_136 = sub i13 %tmp_2, %tmp_3" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 28 'sub' 'tmp_136' <Predicate = (!tmp)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.79ns)   --->   "%tmp_137 = sub i13 -1809, %tmp_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 29 'sub' 'tmp_137' <Predicate = (!tmp)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.79ns)   --->   "%tmp_138 = sub i13 %tmp_3, %tmp_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 30 'sub' 'tmp_138' <Predicate = (!tmp)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_139 = select i1 %tmp_134, i13 %tmp_136, i13 %tmp_138" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 31 'select' 'tmp_139' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_140 = select i1 %tmp_134, i6384 %tmp_135, i6384 %data_V_read_2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 32 'select' 'tmp_140' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_141 = select i1 %tmp_134, i13 %tmp_137, i13 %tmp_2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 33 'select' 'tmp_141' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp_142 = sub i13 -1809, %tmp_139" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 34 'sub' 'tmp_142' <Predicate = (!tmp)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_143 = zext i13 %tmp_141 to i6384" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 35 'zext' 'tmp_143' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (4.25ns) (out node of the LUT)   --->   "%tmp_145 = lshr i6384 %tmp_140, %tmp_143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 36 'lshr' 'tmp_145' <Predicate = (!tmp)> <Delay = 4.25> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_63_V_1 = alloca i16"   --->   Operation 37 'alloca' 'acc_63_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_63_V_3 = alloca i16"   --->   Operation 38 'alloca' 'acc_63_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_63_V_4 = alloca i16"   --->   Operation 39 'alloca' 'acc_63_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_63_V_5 = alloca i16"   --->   Operation 40 'alloca' 'acc_63_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_63_V_6 = alloca i16"   --->   Operation 41 'alloca' 'acc_63_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_63_V_7 = alloca i16"   --->   Operation 42 'alloca' 'acc_63_V_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%acc_63_V_8 = alloca i16"   --->   Operation 43 'alloca' 'acc_63_V_8' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%acc_63_V_9 = alloca i16"   --->   Operation 44 'alloca' 'acc_63_V_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_63_V_10 = alloca i16"   --->   Operation 45 'alloca' 'acc_63_V_10' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_63_V_11 = alloca i16"   --->   Operation 46 'alloca' 'acc_63_V_11' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%acc_63_V_12 = alloca i16"   --->   Operation 47 'alloca' 'acc_63_V_12' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%acc_63_V_13 = alloca i16"   --->   Operation 48 'alloca' 'acc_63_V_13' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_63_V_14 = alloca i16"   --->   Operation 49 'alloca' 'acc_63_V_14' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_63_V_15 = alloca i16"   --->   Operation 50 'alloca' 'acc_63_V_15' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_63_V_16 = alloca i16"   --->   Operation 51 'alloca' 'acc_63_V_16' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_63_V_17 = alloca i16"   --->   Operation 52 'alloca' 'acc_63_V_17' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_63_V_18 = alloca i16"   --->   Operation 53 'alloca' 'acc_63_V_18' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_63_V_19 = alloca i16"   --->   Operation 54 'alloca' 'acc_63_V_19' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%acc_63_V_20 = alloca i16"   --->   Operation 55 'alloca' 'acc_63_V_20' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%acc_63_V_21 = alloca i16"   --->   Operation 56 'alloca' 'acc_63_V_21' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_63_V_22 = alloca i16"   --->   Operation 57 'alloca' 'acc_63_V_22' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%acc_63_V_23 = alloca i16"   --->   Operation 58 'alloca' 'acc_63_V_23' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%acc_63_V_24 = alloca i16"   --->   Operation 59 'alloca' 'acc_63_V_24' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%acc_63_V_25 = alloca i16"   --->   Operation 60 'alloca' 'acc_63_V_25' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%acc_63_V_26 = alloca i16"   --->   Operation 61 'alloca' 'acc_63_V_26' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%acc_63_V_27 = alloca i16"   --->   Operation 62 'alloca' 'acc_63_V_27' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%acc_63_V_28 = alloca i16"   --->   Operation 63 'alloca' 'acc_63_V_28' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%acc_63_V_29 = alloca i16"   --->   Operation 64 'alloca' 'acc_63_V_29' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%acc_63_V_30 = alloca i16"   --->   Operation 65 'alloca' 'acc_63_V_30' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%acc_63_V_31 = alloca i16"   --->   Operation 66 'alloca' 'acc_63_V_31' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%acc_63_V_32 = alloca i16"   --->   Operation 67 'alloca' 'acc_63_V_32' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%acc_63_V_33 = alloca i16"   --->   Operation 68 'alloca' 'acc_63_V_33' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%acc_63_V_34 = alloca i16"   --->   Operation 69 'alloca' 'acc_63_V_34' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%acc_63_V_35 = alloca i16"   --->   Operation 70 'alloca' 'acc_63_V_35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%acc_63_V_36 = alloca i16"   --->   Operation 71 'alloca' 'acc_63_V_36' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%acc_63_V_37 = alloca i16"   --->   Operation 72 'alloca' 'acc_63_V_37' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%acc_63_V_38 = alloca i16"   --->   Operation 73 'alloca' 'acc_63_V_38' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_63_V_39 = alloca i16"   --->   Operation 74 'alloca' 'acc_63_V_39' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%acc_63_V_40 = alloca i16"   --->   Operation 75 'alloca' 'acc_63_V_40' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%acc_63_V_41 = alloca i16"   --->   Operation 76 'alloca' 'acc_63_V_41' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%acc_63_V_42 = alloca i16"   --->   Operation 77 'alloca' 'acc_63_V_42' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%acc_63_V_43 = alloca i16"   --->   Operation 78 'alloca' 'acc_63_V_43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%acc_63_V_44 = alloca i16"   --->   Operation 79 'alloca' 'acc_63_V_44' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%acc_63_V_45 = alloca i16"   --->   Operation 80 'alloca' 'acc_63_V_45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_63_V_46 = alloca i16"   --->   Operation 81 'alloca' 'acc_63_V_46' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%acc_63_V_47 = alloca i16"   --->   Operation 82 'alloca' 'acc_63_V_47' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%acc_63_V_48 = alloca i16"   --->   Operation 83 'alloca' 'acc_63_V_48' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%acc_63_V_49 = alloca i16"   --->   Operation 84 'alloca' 'acc_63_V_49' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%acc_63_V_50 = alloca i16"   --->   Operation 85 'alloca' 'acc_63_V_50' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%acc_63_V_51 = alloca i16"   --->   Operation 86 'alloca' 'acc_63_V_51' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%acc_63_V_52 = alloca i16"   --->   Operation 87 'alloca' 'acc_63_V_52' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%acc_63_V_53 = alloca i16"   --->   Operation 88 'alloca' 'acc_63_V_53' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%acc_63_V_54 = alloca i16"   --->   Operation 89 'alloca' 'acc_63_V_54' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%acc_63_V_55 = alloca i16"   --->   Operation 90 'alloca' 'acc_63_V_55' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%acc_63_V_56 = alloca i16"   --->   Operation 91 'alloca' 'acc_63_V_56' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%acc_63_V_57 = alloca i16"   --->   Operation 92 'alloca' 'acc_63_V_57' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%acc_63_V_58 = alloca i16"   --->   Operation 93 'alloca' 'acc_63_V_58' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%acc_63_V_59 = alloca i16"   --->   Operation 94 'alloca' 'acc_63_V_59' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%acc_63_V_60 = alloca i16"   --->   Operation 95 'alloca' 'acc_63_V_60' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%acc_63_V_61 = alloca i16"   --->   Operation 96 'alloca' 'acc_63_V_61' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%acc_63_V_62 = alloca i16"   --->   Operation 97 'alloca' 'acc_63_V_62' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%acc_63_V_63 = alloca i16"   --->   Operation 98 'alloca' 'acc_63_V_63' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%acc_63_V_64 = alloca i16"   --->   Operation 99 'alloca' 'acc_63_V_64' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%acc_63_V = alloca i16"   --->   Operation 100 'alloca' 'acc_63_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 101 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 102 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 103 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_147)   --->   "%tmp_144 = zext i13 %tmp_142 to i6384" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 104 'zext' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_147)   --->   "%tmp_146 = lshr i6384 -1, %tmp_144" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 105 'lshr' 'tmp_146' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.77ns) (out node of the LUT)   --->   "%tmp_147 = and i6384 %tmp_145, %tmp_146" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 106 'and' 'tmp_147' <Predicate = true> <Delay = 2.77> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%cache_V = trunc i6384 %tmp_147 to i16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 107 'trunc' 'cache_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %ii, i6 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 108 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 109 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.35ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%jj = phi i7 [ 0, %1 ], [ %jj_1, %3 ]"   --->   Operation 111 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%jj_cast6 = zext i7 %jj to i15" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 112 'zext' 'jj_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.23ns)   --->   "%tmp_5 = icmp eq i7 %jj, -64" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 113 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 114 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.66ns)   --->   "%jj_1 = add i7 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 115 'add' 'jj_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %3" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.82ns)   --->   "%index = add i15 %tmp_4, %jj_cast6" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 117 'add' 'index' <Predicate = (!tmp_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_6 = zext i15 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'zext' 'tmp_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [25536 x i14]* @w2_V, i64 0, i64 %tmp_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'getelementptr' 'w2_V_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.77ns)   --->   "%w2_V_load = load i14* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'load' 'w2_V_load' <Predicate = (!tmp_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 25536> <ROM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_1)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 121 'specregionend' 'empty_16' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 122 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 123 [1/2] (2.77ns)   --->   "%w2_V_load = load i14* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'load' 'w2_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 25536> <ROM>

State 6 <SV = 5> <Delay = 6.35>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i14 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (6.35ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [25536 x i16]* %mult_V, i64 0, i64 %tmp_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (2.77ns)   --->   "store i16 %tmp_7, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25536> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.53>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ 0, %.preheader38.preheader ], [ %iacc_1, %.preheader38.backedge ]"   --->   Operation 131 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%acc_63_V_1_load = load i16* %acc_63_V_1"   --->   Operation 132 'load' 'acc_63_V_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%acc_63_V_3_load = load i16* %acc_63_V_3"   --->   Operation 133 'load' 'acc_63_V_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%acc_63_V_4_load = load i16* %acc_63_V_4"   --->   Operation 134 'load' 'acc_63_V_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%acc_63_V_5_load = load i16* %acc_63_V_5"   --->   Operation 135 'load' 'acc_63_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%acc_63_V_6_load = load i16* %acc_63_V_6"   --->   Operation 136 'load' 'acc_63_V_6_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%acc_63_V_7_load = load i16* %acc_63_V_7"   --->   Operation 137 'load' 'acc_63_V_7_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%acc_63_V_8_load = load i16* %acc_63_V_8"   --->   Operation 138 'load' 'acc_63_V_8_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%acc_63_V_9_load = load i16* %acc_63_V_9"   --->   Operation 139 'load' 'acc_63_V_9_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%acc_63_V_10_load = load i16* %acc_63_V_10"   --->   Operation 140 'load' 'acc_63_V_10_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%acc_63_V_11_load = load i16* %acc_63_V_11"   --->   Operation 141 'load' 'acc_63_V_11_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%acc_63_V_12_load = load i16* %acc_63_V_12"   --->   Operation 142 'load' 'acc_63_V_12_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%acc_63_V_13_load = load i16* %acc_63_V_13"   --->   Operation 143 'load' 'acc_63_V_13_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%acc_63_V_14_load = load i16* %acc_63_V_14"   --->   Operation 144 'load' 'acc_63_V_14_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%acc_63_V_15_load = load i16* %acc_63_V_15"   --->   Operation 145 'load' 'acc_63_V_15_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%acc_63_V_16_load = load i16* %acc_63_V_16"   --->   Operation 146 'load' 'acc_63_V_16_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%acc_63_V_17_load = load i16* %acc_63_V_17"   --->   Operation 147 'load' 'acc_63_V_17_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%acc_63_V_18_load = load i16* %acc_63_V_18"   --->   Operation 148 'load' 'acc_63_V_18_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%acc_63_V_19_load = load i16* %acc_63_V_19"   --->   Operation 149 'load' 'acc_63_V_19_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%acc_63_V_20_load = load i16* %acc_63_V_20"   --->   Operation 150 'load' 'acc_63_V_20_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%acc_63_V_21_load = load i16* %acc_63_V_21"   --->   Operation 151 'load' 'acc_63_V_21_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%acc_63_V_22_load = load i16* %acc_63_V_22"   --->   Operation 152 'load' 'acc_63_V_22_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%acc_63_V_23_load = load i16* %acc_63_V_23"   --->   Operation 153 'load' 'acc_63_V_23_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%acc_63_V_24_load = load i16* %acc_63_V_24"   --->   Operation 154 'load' 'acc_63_V_24_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%acc_63_V_25_load = load i16* %acc_63_V_25"   --->   Operation 155 'load' 'acc_63_V_25_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%acc_63_V_26_load = load i16* %acc_63_V_26"   --->   Operation 156 'load' 'acc_63_V_26_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%acc_63_V_27_load = load i16* %acc_63_V_27"   --->   Operation 157 'load' 'acc_63_V_27_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%acc_63_V_28_load = load i16* %acc_63_V_28"   --->   Operation 158 'load' 'acc_63_V_28_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%acc_63_V_29_load = load i16* %acc_63_V_29"   --->   Operation 159 'load' 'acc_63_V_29_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%acc_63_V_30_load = load i16* %acc_63_V_30"   --->   Operation 160 'load' 'acc_63_V_30_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%acc_63_V_31_load = load i16* %acc_63_V_31"   --->   Operation 161 'load' 'acc_63_V_31_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%acc_63_V_32_load = load i16* %acc_63_V_32"   --->   Operation 162 'load' 'acc_63_V_32_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%acc_63_V_33_load = load i16* %acc_63_V_33"   --->   Operation 163 'load' 'acc_63_V_33_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%acc_63_V_34_load = load i16* %acc_63_V_34"   --->   Operation 164 'load' 'acc_63_V_34_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%acc_63_V_35_load = load i16* %acc_63_V_35"   --->   Operation 165 'load' 'acc_63_V_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%acc_63_V_36_load = load i16* %acc_63_V_36"   --->   Operation 166 'load' 'acc_63_V_36_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%acc_63_V_37_load = load i16* %acc_63_V_37"   --->   Operation 167 'load' 'acc_63_V_37_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%acc_63_V_38_load = load i16* %acc_63_V_38"   --->   Operation 168 'load' 'acc_63_V_38_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%acc_63_V_39_load = load i16* %acc_63_V_39"   --->   Operation 169 'load' 'acc_63_V_39_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%acc_63_V_40_load = load i16* %acc_63_V_40"   --->   Operation 170 'load' 'acc_63_V_40_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%acc_63_V_41_load = load i16* %acc_63_V_41"   --->   Operation 171 'load' 'acc_63_V_41_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%acc_63_V_42_load = load i16* %acc_63_V_42"   --->   Operation 172 'load' 'acc_63_V_42_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%acc_63_V_43_load = load i16* %acc_63_V_43"   --->   Operation 173 'load' 'acc_63_V_43_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%acc_63_V_44_load = load i16* %acc_63_V_44"   --->   Operation 174 'load' 'acc_63_V_44_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%acc_63_V_45_load = load i16* %acc_63_V_45"   --->   Operation 175 'load' 'acc_63_V_45_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%acc_63_V_46_load = load i16* %acc_63_V_46"   --->   Operation 176 'load' 'acc_63_V_46_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%acc_63_V_47_load = load i16* %acc_63_V_47"   --->   Operation 177 'load' 'acc_63_V_47_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%acc_63_V_48_load = load i16* %acc_63_V_48"   --->   Operation 178 'load' 'acc_63_V_48_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%acc_63_V_49_load = load i16* %acc_63_V_49"   --->   Operation 179 'load' 'acc_63_V_49_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%acc_63_V_50_load = load i16* %acc_63_V_50"   --->   Operation 180 'load' 'acc_63_V_50_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%acc_63_V_51_load = load i16* %acc_63_V_51"   --->   Operation 181 'load' 'acc_63_V_51_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%acc_63_V_52_load = load i16* %acc_63_V_52"   --->   Operation 182 'load' 'acc_63_V_52_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%acc_63_V_53_load = load i16* %acc_63_V_53"   --->   Operation 183 'load' 'acc_63_V_53_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%acc_63_V_54_load = load i16* %acc_63_V_54"   --->   Operation 184 'load' 'acc_63_V_54_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%acc_63_V_55_load = load i16* %acc_63_V_55"   --->   Operation 185 'load' 'acc_63_V_55_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%acc_63_V_56_load = load i16* %acc_63_V_56"   --->   Operation 186 'load' 'acc_63_V_56_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%acc_63_V_57_load = load i16* %acc_63_V_57"   --->   Operation 187 'load' 'acc_63_V_57_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%acc_63_V_58_load = load i16* %acc_63_V_58"   --->   Operation 188 'load' 'acc_63_V_58_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%acc_63_V_59_load = load i16* %acc_63_V_59"   --->   Operation 189 'load' 'acc_63_V_59_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%acc_63_V_60_load = load i16* %acc_63_V_60"   --->   Operation 190 'load' 'acc_63_V_60_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%acc_63_V_61_load = load i16* %acc_63_V_61"   --->   Operation 191 'load' 'acc_63_V_61_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%acc_63_V_62_load = load i16* %acc_63_V_62"   --->   Operation 192 'load' 'acc_63_V_62_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%acc_63_V_63_load = load i16* %acc_63_V_63"   --->   Operation 193 'load' 'acc_63_V_63_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%acc_63_V_64_load = load i16* %acc_63_V_64"   --->   Operation 194 'load' 'acc_63_V_64_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%acc_63_V_load = load i16* %acc_63_V"   --->   Operation 195 'load' 'acc_63_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (1.23ns)   --->   "%tmp_s = icmp eq i7 %iacc, -64" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 196 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 197 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.66ns)   --->   "%iacc_1 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 198 'add' 'iacc_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 200 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i7 %iacc to i6" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 201 'trunc' 'tmp_149' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (2.53ns)   --->   "%acc_0_V = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 -420, i16 -773, i16 -284, i16 -482, i16 -434, i16 -345, i16 -11, i16 -401, i16 -69, i16 -408, i16 -597, i16 -413, i16 -237, i16 -302, i16 -407, i16 -350, i16 -390, i16 -254, i16 -9, i16 32, i16 -627, i16 -556, i16 -432, i16 151, i16 6, i16 -473, i16 -455, i16 -190, i16 105, i16 -513, i16 -376, i16 140, i16 -128, i16 -312, i16 -293, i16 146, i16 -141, i16 -121, i16 -561, i16 -666, i16 -287, i16 -253, i16 -337, i16 -776, i16 -281, i16 -319, i16 -41, i16 -360, i16 -619, i16 -277, i16 -266, i16 -486, i16 -427, i16 -223, i16 -312, i16 -32, i16 -286, i16 -197, i16 -222, i16 -342, i16 94, i16 -167, i16 -258, i16 -186, i6 %tmp_149)" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 202 'mux' 'acc_0_V' <Predicate = (!tmp_s)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (1.24ns)   --->   "switch i6 %tmp_149, label %branch127 [
    i6 0, label %..preheader38.backedge_crit_edge
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 203 'switch' <Predicate = (!tmp_s)> <Delay = 1.24>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_64" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 204 'store' <Predicate = (!tmp_s & tmp_149 == 62)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 205 'br' <Predicate = (!tmp_s & tmp_149 == 62)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_63" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 206 'store' <Predicate = (!tmp_s & tmp_149 == 61)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 207 'br' <Predicate = (!tmp_s & tmp_149 == 61)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_62" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 208 'store' <Predicate = (!tmp_s & tmp_149 == 60)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 209 'br' <Predicate = (!tmp_s & tmp_149 == 60)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_61" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 210 'store' <Predicate = (!tmp_s & tmp_149 == 59)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 211 'br' <Predicate = (!tmp_s & tmp_149 == 59)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_60" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 212 'store' <Predicate = (!tmp_s & tmp_149 == 58)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 213 'br' <Predicate = (!tmp_s & tmp_149 == 58)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_59" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 214 'store' <Predicate = (!tmp_s & tmp_149 == 57)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 215 'br' <Predicate = (!tmp_s & tmp_149 == 57)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_58" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 216 'store' <Predicate = (!tmp_s & tmp_149 == 56)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 217 'br' <Predicate = (!tmp_s & tmp_149 == 56)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_57" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 218 'store' <Predicate = (!tmp_s & tmp_149 == 55)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 219 'br' <Predicate = (!tmp_s & tmp_149 == 55)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_56" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 220 'store' <Predicate = (!tmp_s & tmp_149 == 54)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 221 'br' <Predicate = (!tmp_s & tmp_149 == 54)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_55" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 222 'store' <Predicate = (!tmp_s & tmp_149 == 53)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 223 'br' <Predicate = (!tmp_s & tmp_149 == 53)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_54" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 224 'store' <Predicate = (!tmp_s & tmp_149 == 52)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 225 'br' <Predicate = (!tmp_s & tmp_149 == 52)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_53" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 226 'store' <Predicate = (!tmp_s & tmp_149 == 51)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 227 'br' <Predicate = (!tmp_s & tmp_149 == 51)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_52" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 228 'store' <Predicate = (!tmp_s & tmp_149 == 50)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 229 'br' <Predicate = (!tmp_s & tmp_149 == 50)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_51" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 230 'store' <Predicate = (!tmp_s & tmp_149 == 49)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 231 'br' <Predicate = (!tmp_s & tmp_149 == 49)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_50" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 232 'store' <Predicate = (!tmp_s & tmp_149 == 48)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 233 'br' <Predicate = (!tmp_s & tmp_149 == 48)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_49" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 234 'store' <Predicate = (!tmp_s & tmp_149 == 47)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 235 'br' <Predicate = (!tmp_s & tmp_149 == 47)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_48" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 236 'store' <Predicate = (!tmp_s & tmp_149 == 46)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 237 'br' <Predicate = (!tmp_s & tmp_149 == 46)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_47" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 238 'store' <Predicate = (!tmp_s & tmp_149 == 45)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 239 'br' <Predicate = (!tmp_s & tmp_149 == 45)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_46" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 240 'store' <Predicate = (!tmp_s & tmp_149 == 44)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 241 'br' <Predicate = (!tmp_s & tmp_149 == 44)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_45" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 242 'store' <Predicate = (!tmp_s & tmp_149 == 43)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 243 'br' <Predicate = (!tmp_s & tmp_149 == 43)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_44" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 244 'store' <Predicate = (!tmp_s & tmp_149 == 42)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 245 'br' <Predicate = (!tmp_s & tmp_149 == 42)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_43" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 246 'store' <Predicate = (!tmp_s & tmp_149 == 41)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 247 'br' <Predicate = (!tmp_s & tmp_149 == 41)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_42" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 248 'store' <Predicate = (!tmp_s & tmp_149 == 40)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 249 'br' <Predicate = (!tmp_s & tmp_149 == 40)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_41" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 250 'store' <Predicate = (!tmp_s & tmp_149 == 39)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 251 'br' <Predicate = (!tmp_s & tmp_149 == 39)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_40" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 252 'store' <Predicate = (!tmp_s & tmp_149 == 38)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 253 'br' <Predicate = (!tmp_s & tmp_149 == 38)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_39" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 254 'store' <Predicate = (!tmp_s & tmp_149 == 37)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 255 'br' <Predicate = (!tmp_s & tmp_149 == 37)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_38" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 256 'store' <Predicate = (!tmp_s & tmp_149 == 36)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 257 'br' <Predicate = (!tmp_s & tmp_149 == 36)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_37" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 258 'store' <Predicate = (!tmp_s & tmp_149 == 35)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 259 'br' <Predicate = (!tmp_s & tmp_149 == 35)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_36" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 260 'store' <Predicate = (!tmp_s & tmp_149 == 34)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 261 'br' <Predicate = (!tmp_s & tmp_149 == 34)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_35" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 262 'store' <Predicate = (!tmp_s & tmp_149 == 33)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 263 'br' <Predicate = (!tmp_s & tmp_149 == 33)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_34" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 264 'store' <Predicate = (!tmp_s & tmp_149 == 32)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 265 'br' <Predicate = (!tmp_s & tmp_149 == 32)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_33" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 266 'store' <Predicate = (!tmp_s & tmp_149 == 31)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 267 'br' <Predicate = (!tmp_s & tmp_149 == 31)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_32" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 268 'store' <Predicate = (!tmp_s & tmp_149 == 30)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 269 'br' <Predicate = (!tmp_s & tmp_149 == 30)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_31" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 270 'store' <Predicate = (!tmp_s & tmp_149 == 29)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 271 'br' <Predicate = (!tmp_s & tmp_149 == 29)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_30" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 272 'store' <Predicate = (!tmp_s & tmp_149 == 28)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 273 'br' <Predicate = (!tmp_s & tmp_149 == 28)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_29" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 274 'store' <Predicate = (!tmp_s & tmp_149 == 27)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 275 'br' <Predicate = (!tmp_s & tmp_149 == 27)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_28" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 276 'store' <Predicate = (!tmp_s & tmp_149 == 26)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 277 'br' <Predicate = (!tmp_s & tmp_149 == 26)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_27" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 278 'store' <Predicate = (!tmp_s & tmp_149 == 25)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 279 'br' <Predicate = (!tmp_s & tmp_149 == 25)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_26" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 280 'store' <Predicate = (!tmp_s & tmp_149 == 24)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 281 'br' <Predicate = (!tmp_s & tmp_149 == 24)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_25" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 282 'store' <Predicate = (!tmp_s & tmp_149 == 23)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 283 'br' <Predicate = (!tmp_s & tmp_149 == 23)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_24" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 284 'store' <Predicate = (!tmp_s & tmp_149 == 22)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 285 'br' <Predicate = (!tmp_s & tmp_149 == 22)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_23" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 286 'store' <Predicate = (!tmp_s & tmp_149 == 21)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 287 'br' <Predicate = (!tmp_s & tmp_149 == 21)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_22" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 288 'store' <Predicate = (!tmp_s & tmp_149 == 20)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 289 'br' <Predicate = (!tmp_s & tmp_149 == 20)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_21" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 290 'store' <Predicate = (!tmp_s & tmp_149 == 19)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 291 'br' <Predicate = (!tmp_s & tmp_149 == 19)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_20" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 292 'store' <Predicate = (!tmp_s & tmp_149 == 18)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 293 'br' <Predicate = (!tmp_s & tmp_149 == 18)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_19" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 294 'store' <Predicate = (!tmp_s & tmp_149 == 17)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 295 'br' <Predicate = (!tmp_s & tmp_149 == 17)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_18" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 296 'store' <Predicate = (!tmp_s & tmp_149 == 16)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 297 'br' <Predicate = (!tmp_s & tmp_149 == 16)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_17" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 298 'store' <Predicate = (!tmp_s & tmp_149 == 15)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 299 'br' <Predicate = (!tmp_s & tmp_149 == 15)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 300 'store' <Predicate = (!tmp_s & tmp_149 == 14)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 301 'br' <Predicate = (!tmp_s & tmp_149 == 14)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_15" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 302 'store' <Predicate = (!tmp_s & tmp_149 == 13)> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 303 'br' <Predicate = (!tmp_s & tmp_149 == 13)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_14" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 304 'store' <Predicate = (!tmp_s & tmp_149 == 12)> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 305 'br' <Predicate = (!tmp_s & tmp_149 == 12)> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_13" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 306 'store' <Predicate = (!tmp_s & tmp_149 == 11)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 307 'br' <Predicate = (!tmp_s & tmp_149 == 11)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_12" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 308 'store' <Predicate = (!tmp_s & tmp_149 == 10)> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 309 'br' <Predicate = (!tmp_s & tmp_149 == 10)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_11" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 310 'store' <Predicate = (!tmp_s & tmp_149 == 9)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 311 'br' <Predicate = (!tmp_s & tmp_149 == 9)> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_10" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 312 'store' <Predicate = (!tmp_s & tmp_149 == 8)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 313 'br' <Predicate = (!tmp_s & tmp_149 == 8)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_9" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 314 'store' <Predicate = (!tmp_s & tmp_149 == 7)> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 315 'br' <Predicate = (!tmp_s & tmp_149 == 7)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_8" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 316 'store' <Predicate = (!tmp_s & tmp_149 == 6)> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 317 'br' <Predicate = (!tmp_s & tmp_149 == 6)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_7" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 318 'store' <Predicate = (!tmp_s & tmp_149 == 5)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 319 'br' <Predicate = (!tmp_s & tmp_149 == 5)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_6" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 320 'store' <Predicate = (!tmp_s & tmp_149 == 4)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 321 'br' <Predicate = (!tmp_s & tmp_149 == 4)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_5" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 322 'store' <Predicate = (!tmp_s & tmp_149 == 3)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 323 'br' <Predicate = (!tmp_s & tmp_149 == 3)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_4" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 324 'store' <Predicate = (!tmp_s & tmp_149 == 2)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 325 'br' <Predicate = (!tmp_s & tmp_149 == 2)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_3" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 326 'store' <Predicate = (!tmp_s & tmp_149 == 1)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 327 'br' <Predicate = (!tmp_s & tmp_149 == 1)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_1" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 328 'store' <Predicate = (!tmp_s & tmp_149 == 0)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 329 'br' <Predicate = (!tmp_s & tmp_149 == 0)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 330 'store' <Predicate = (!tmp_s & tmp_149 == 63)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 331 'br' <Predicate = (!tmp_s & tmp_149 == 63)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%acc_63_V_65 = alloca i16"   --->   Operation 332 'alloca' 'acc_63_V_65' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%acc_63_V_66 = alloca i16"   --->   Operation 333 'alloca' 'acc_63_V_66' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%acc_63_V_67 = alloca i16"   --->   Operation 334 'alloca' 'acc_63_V_67' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%acc_63_V_68 = alloca i16"   --->   Operation 335 'alloca' 'acc_63_V_68' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%acc_63_V_69 = alloca i16"   --->   Operation 336 'alloca' 'acc_63_V_69' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%acc_63_V_70 = alloca i16"   --->   Operation 337 'alloca' 'acc_63_V_70' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%acc_63_V_71 = alloca i16"   --->   Operation 338 'alloca' 'acc_63_V_71' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%acc_63_V_72 = alloca i16"   --->   Operation 339 'alloca' 'acc_63_V_72' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%acc_63_V_73 = alloca i16"   --->   Operation 340 'alloca' 'acc_63_V_73' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%acc_63_V_74 = alloca i16"   --->   Operation 341 'alloca' 'acc_63_V_74' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%acc_63_V_75 = alloca i16"   --->   Operation 342 'alloca' 'acc_63_V_75' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%acc_63_V_76 = alloca i16"   --->   Operation 343 'alloca' 'acc_63_V_76' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%acc_63_V_77 = alloca i16"   --->   Operation 344 'alloca' 'acc_63_V_77' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%acc_63_V_78 = alloca i16"   --->   Operation 345 'alloca' 'acc_63_V_78' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%acc_63_V_79 = alloca i16"   --->   Operation 346 'alloca' 'acc_63_V_79' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%acc_63_V_80 = alloca i16"   --->   Operation 347 'alloca' 'acc_63_V_80' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%acc_63_V_81 = alloca i16"   --->   Operation 348 'alloca' 'acc_63_V_81' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%acc_63_V_82 = alloca i16"   --->   Operation 349 'alloca' 'acc_63_V_82' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%acc_63_V_83 = alloca i16"   --->   Operation 350 'alloca' 'acc_63_V_83' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%acc_63_V_84 = alloca i16"   --->   Operation 351 'alloca' 'acc_63_V_84' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%acc_63_V_85 = alloca i16"   --->   Operation 352 'alloca' 'acc_63_V_85' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%acc_63_V_86 = alloca i16"   --->   Operation 353 'alloca' 'acc_63_V_86' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%acc_63_V_87 = alloca i16"   --->   Operation 354 'alloca' 'acc_63_V_87' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%acc_63_V_88 = alloca i16"   --->   Operation 355 'alloca' 'acc_63_V_88' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%acc_63_V_89 = alloca i16"   --->   Operation 356 'alloca' 'acc_63_V_89' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%acc_63_V_90 = alloca i16"   --->   Operation 357 'alloca' 'acc_63_V_90' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%acc_63_V_91 = alloca i16"   --->   Operation 358 'alloca' 'acc_63_V_91' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%acc_63_V_92 = alloca i16"   --->   Operation 359 'alloca' 'acc_63_V_92' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%acc_63_V_93 = alloca i16"   --->   Operation 360 'alloca' 'acc_63_V_93' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%acc_63_V_94 = alloca i16"   --->   Operation 361 'alloca' 'acc_63_V_94' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%acc_63_V_95 = alloca i16"   --->   Operation 362 'alloca' 'acc_63_V_95' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%acc_63_V_96 = alloca i16"   --->   Operation 363 'alloca' 'acc_63_V_96' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%acc_63_V_97 = alloca i16"   --->   Operation 364 'alloca' 'acc_63_V_97' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%acc_63_V_98 = alloca i16"   --->   Operation 365 'alloca' 'acc_63_V_98' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%acc_63_V_99 = alloca i16"   --->   Operation 366 'alloca' 'acc_63_V_99' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%acc_63_V_100 = alloca i16"   --->   Operation 367 'alloca' 'acc_63_V_100' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%acc_63_V_101 = alloca i16"   --->   Operation 368 'alloca' 'acc_63_V_101' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%acc_63_V_102 = alloca i16"   --->   Operation 369 'alloca' 'acc_63_V_102' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%acc_63_V_103 = alloca i16"   --->   Operation 370 'alloca' 'acc_63_V_103' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%acc_63_V_104 = alloca i16"   --->   Operation 371 'alloca' 'acc_63_V_104' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%acc_63_V_105 = alloca i16"   --->   Operation 372 'alloca' 'acc_63_V_105' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%acc_63_V_106 = alloca i16"   --->   Operation 373 'alloca' 'acc_63_V_106' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%acc_63_V_107 = alloca i16"   --->   Operation 374 'alloca' 'acc_63_V_107' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%acc_63_V_108 = alloca i16"   --->   Operation 375 'alloca' 'acc_63_V_108' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%acc_63_V_109 = alloca i16"   --->   Operation 376 'alloca' 'acc_63_V_109' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%acc_63_V_110 = alloca i16"   --->   Operation 377 'alloca' 'acc_63_V_110' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 378 [1/1] (0.00ns)   --->   "%acc_63_V_111 = alloca i16"   --->   Operation 378 'alloca' 'acc_63_V_111' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%acc_63_V_112 = alloca i16"   --->   Operation 379 'alloca' 'acc_63_V_112' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%acc_63_V_113 = alloca i16"   --->   Operation 380 'alloca' 'acc_63_V_113' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (0.00ns)   --->   "%acc_63_V_114 = alloca i16"   --->   Operation 381 'alloca' 'acc_63_V_114' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%acc_63_V_115 = alloca i16"   --->   Operation 382 'alloca' 'acc_63_V_115' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%acc_63_V_116 = alloca i16"   --->   Operation 383 'alloca' 'acc_63_V_116' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%acc_63_V_117 = alloca i16"   --->   Operation 384 'alloca' 'acc_63_V_117' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%acc_63_V_118 = alloca i16"   --->   Operation 385 'alloca' 'acc_63_V_118' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%acc_63_V_119 = alloca i16"   --->   Operation 386 'alloca' 'acc_63_V_119' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%acc_63_V_120 = alloca i16"   --->   Operation 387 'alloca' 'acc_63_V_120' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%acc_63_V_121 = alloca i16"   --->   Operation 388 'alloca' 'acc_63_V_121' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%acc_63_V_122 = alloca i16"   --->   Operation 389 'alloca' 'acc_63_V_122' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%acc_63_V_123 = alloca i16"   --->   Operation 390 'alloca' 'acc_63_V_123' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%acc_63_V_124 = alloca i16"   --->   Operation 391 'alloca' 'acc_63_V_124' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%acc_63_V_125 = alloca i16"   --->   Operation 392 'alloca' 'acc_63_V_125' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%acc_63_V_126 = alloca i16"   --->   Operation 393 'alloca' 'acc_63_V_126' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%acc_63_V_127 = alloca i16"   --->   Operation 394 'alloca' 'acc_63_V_127' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%acc_63_V_2 = alloca i16"   --->   Operation 395 'alloca' 'acc_63_V_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_load, i16* %acc_63_V_2"   --->   Operation 396 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 397 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_64_load, i16* %acc_63_V_127"   --->   Operation 397 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 398 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_63_load, i16* %acc_63_V_126"   --->   Operation 398 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 399 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_62_load, i16* %acc_63_V_125"   --->   Operation 399 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 400 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_61_load, i16* %acc_63_V_124"   --->   Operation 400 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 401 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_60_load, i16* %acc_63_V_123"   --->   Operation 401 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 402 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_59_load, i16* %acc_63_V_122"   --->   Operation 402 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 403 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_58_load, i16* %acc_63_V_121"   --->   Operation 403 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 404 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_57_load, i16* %acc_63_V_120"   --->   Operation 404 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 405 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_56_load, i16* %acc_63_V_119"   --->   Operation 405 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 406 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_55_load, i16* %acc_63_V_118"   --->   Operation 406 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 407 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_54_load, i16* %acc_63_V_117"   --->   Operation 407 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 408 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_53_load, i16* %acc_63_V_116"   --->   Operation 408 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 409 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_52_load, i16* %acc_63_V_115"   --->   Operation 409 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 410 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_51_load, i16* %acc_63_V_114"   --->   Operation 410 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 411 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_50_load, i16* %acc_63_V_113"   --->   Operation 411 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 412 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_49_load, i16* %acc_63_V_112"   --->   Operation 412 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 413 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_48_load, i16* %acc_63_V_111"   --->   Operation 413 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 414 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_47_load, i16* %acc_63_V_110"   --->   Operation 414 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 415 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_46_load, i16* %acc_63_V_109"   --->   Operation 415 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 416 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_45_load, i16* %acc_63_V_108"   --->   Operation 416 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 417 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_44_load, i16* %acc_63_V_107"   --->   Operation 417 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 418 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_43_load, i16* %acc_63_V_106"   --->   Operation 418 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 419 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_42_load, i16* %acc_63_V_105"   --->   Operation 419 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 420 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_41_load, i16* %acc_63_V_104"   --->   Operation 420 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 421 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_40_load, i16* %acc_63_V_103"   --->   Operation 421 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 422 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_39_load, i16* %acc_63_V_102"   --->   Operation 422 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 423 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_38_load, i16* %acc_63_V_101"   --->   Operation 423 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 424 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_37_load, i16* %acc_63_V_100"   --->   Operation 424 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 425 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_36_load, i16* %acc_63_V_99"   --->   Operation 425 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 426 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_35_load, i16* %acc_63_V_98"   --->   Operation 426 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 427 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_34_load, i16* %acc_63_V_97"   --->   Operation 427 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 428 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_33_load, i16* %acc_63_V_96"   --->   Operation 428 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 429 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_32_load, i16* %acc_63_V_95"   --->   Operation 429 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 430 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_31_load, i16* %acc_63_V_94"   --->   Operation 430 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 431 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_30_load, i16* %acc_63_V_93"   --->   Operation 431 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 432 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_29_load, i16* %acc_63_V_92"   --->   Operation 432 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 433 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_28_load, i16* %acc_63_V_91"   --->   Operation 433 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 434 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_27_load, i16* %acc_63_V_90"   --->   Operation 434 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 435 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_26_load, i16* %acc_63_V_89"   --->   Operation 435 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 436 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_25_load, i16* %acc_63_V_88"   --->   Operation 436 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 437 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_24_load, i16* %acc_63_V_87"   --->   Operation 437 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 438 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_23_load, i16* %acc_63_V_86"   --->   Operation 438 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 439 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_22_load, i16* %acc_63_V_85"   --->   Operation 439 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 440 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_21_load, i16* %acc_63_V_84"   --->   Operation 440 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 441 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_20_load, i16* %acc_63_V_83"   --->   Operation 441 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 442 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_19_load, i16* %acc_63_V_82"   --->   Operation 442 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 443 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_18_load, i16* %acc_63_V_81"   --->   Operation 443 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 444 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_17_load, i16* %acc_63_V_80"   --->   Operation 444 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 445 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_16_load, i16* %acc_63_V_79"   --->   Operation 445 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 446 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_15_load, i16* %acc_63_V_78"   --->   Operation 446 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 447 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_14_load, i16* %acc_63_V_77"   --->   Operation 447 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 448 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_13_load, i16* %acc_63_V_76"   --->   Operation 448 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 449 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_12_load, i16* %acc_63_V_75"   --->   Operation 449 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 450 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_11_load, i16* %acc_63_V_74"   --->   Operation 450 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 451 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_10_load, i16* %acc_63_V_73"   --->   Operation 451 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 452 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_9_load, i16* %acc_63_V_72"   --->   Operation 452 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 453 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_8_load, i16* %acc_63_V_71"   --->   Operation 453 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 454 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_7_load, i16* %acc_63_V_70"   --->   Operation 454 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 455 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_6_load, i16* %acc_63_V_69"   --->   Operation 455 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 456 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_5_load, i16* %acc_63_V_68"   --->   Operation 456 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 457 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_4_load, i16* %acc_63_V_67"   --->   Operation 457 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 458 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_3_load, i16* %acc_63_V_66"   --->   Operation 458 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 459 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_1_load, i16* %acc_63_V_65"   --->   Operation 459 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_8 : Operation 460 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 460 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 1.73>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%ii2 = phi i9 [ %ii_3, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 462 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (1.34ns)   --->   "%tmp_8 = icmp eq i9 %ii2, -113" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 463 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 399, i64 399, i64 399)"   --->   Operation 464 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (1.73ns)   --->   "%ii_3 = add i9 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 465 'add' 'ii_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %6" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 467 'specloopname' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 468 'specregionbegin' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %ii2, i6 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 469 'bitconcatenate' 'tmp_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (1.35ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 470 'br' <Predicate = (!tmp_8)> <Delay = 1.35>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%res_63_V_write_assign = alloca i16"   --->   Operation 471 'alloca' 'res_63_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%res_30_V_write_assign = alloca i16"   --->   Operation 472 'alloca' 'res_30_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%res_62_V_write_assign = alloca i16"   --->   Operation 473 'alloca' 'res_62_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%res_61_V_write_assign = alloca i16"   --->   Operation 474 'alloca' 'res_61_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%res_31_V_write_assign = alloca i16"   --->   Operation 475 'alloca' 'res_31_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%res_60_V_write_assign = alloca i16"   --->   Operation 476 'alloca' 'res_60_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%res_59_V_write_assign = alloca i16"   --->   Operation 477 'alloca' 'res_59_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%res_32_V_write_assign = alloca i16"   --->   Operation 478 'alloca' 'res_32_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%res_58_V_write_assign = alloca i16"   --->   Operation 479 'alloca' 'res_58_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%res_57_V_write_assign = alloca i16"   --->   Operation 480 'alloca' 'res_57_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%res_33_V_write_assign = alloca i16"   --->   Operation 481 'alloca' 'res_33_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (0.00ns)   --->   "%res_56_V_write_assign = alloca i16"   --->   Operation 482 'alloca' 'res_56_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%res_55_V_write_assign = alloca i16"   --->   Operation 483 'alloca' 'res_55_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%res_34_V_write_assign = alloca i16"   --->   Operation 484 'alloca' 'res_34_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%res_54_V_write_assign = alloca i16"   --->   Operation 485 'alloca' 'res_54_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 486 [1/1] (0.00ns)   --->   "%res_53_V_write_assign = alloca i16"   --->   Operation 486 'alloca' 'res_53_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%res_35_V_write_assign = alloca i16"   --->   Operation 487 'alloca' 'res_35_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (0.00ns)   --->   "%res_52_V_write_assign = alloca i16"   --->   Operation 488 'alloca' 'res_52_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%res_51_V_write_assign = alloca i16"   --->   Operation 489 'alloca' 'res_51_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%res_36_V_write_assign = alloca i16"   --->   Operation 490 'alloca' 'res_36_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%res_50_V_write_assign = alloca i16"   --->   Operation 491 'alloca' 'res_50_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 492 [1/1] (0.00ns)   --->   "%res_49_V_write_assign = alloca i16"   --->   Operation 492 'alloca' 'res_49_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%res_37_V_write_assign = alloca i16"   --->   Operation 493 'alloca' 'res_37_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%res_48_V_write_assign = alloca i16"   --->   Operation 494 'alloca' 'res_48_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%res_47_V_write_assign = alloca i16"   --->   Operation 495 'alloca' 'res_47_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%res_38_V_write_assign = alloca i16"   --->   Operation 496 'alloca' 'res_38_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%res_46_V_write_assign = alloca i16"   --->   Operation 497 'alloca' 'res_46_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%res_45_V_write_assign = alloca i16"   --->   Operation 498 'alloca' 'res_45_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%res_39_V_write_assign = alloca i16"   --->   Operation 499 'alloca' 'res_39_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%res_44_V_write_assign = alloca i16"   --->   Operation 500 'alloca' 'res_44_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%res_43_V_write_assign = alloca i16"   --->   Operation 501 'alloca' 'res_43_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%res_40_V_write_assign = alloca i16"   --->   Operation 502 'alloca' 'res_40_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%res_42_V_write_assign = alloca i16"   --->   Operation 503 'alloca' 'res_42_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%res_41_V_write_assign = alloca i16"   --->   Operation 504 'alloca' 'res_41_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%res_29_V_write_assign = alloca i16"   --->   Operation 505 'alloca' 'res_29_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%res_28_V_write_assign = alloca i16"   --->   Operation 506 'alloca' 'res_28_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = alloca i16"   --->   Operation 507 'alloca' 'res_0_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%res_27_V_write_assign = alloca i16"   --->   Operation 508 'alloca' 'res_27_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%res_26_V_write_assign = alloca i16"   --->   Operation 509 'alloca' 'res_26_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = alloca i16"   --->   Operation 510 'alloca' 'res_1_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%res_25_V_write_assign = alloca i16"   --->   Operation 511 'alloca' 'res_25_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%res_24_V_write_assign = alloca i16"   --->   Operation 512 'alloca' 'res_24_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = alloca i16"   --->   Operation 513 'alloca' 'res_2_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%res_23_V_write_assign = alloca i16"   --->   Operation 514 'alloca' 'res_23_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%res_22_V_write_assign = alloca i16"   --->   Operation 515 'alloca' 'res_22_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = alloca i16"   --->   Operation 516 'alloca' 'res_3_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%res_21_V_write_assign = alloca i16"   --->   Operation 517 'alloca' 'res_21_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%res_20_V_write_assign = alloca i16"   --->   Operation 518 'alloca' 'res_20_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = alloca i16"   --->   Operation 519 'alloca' 'res_4_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%res_19_V_write_assign = alloca i16"   --->   Operation 520 'alloca' 'res_19_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%res_18_V_write_assign = alloca i16"   --->   Operation 521 'alloca' 'res_18_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = alloca i16"   --->   Operation 522 'alloca' 'res_5_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%res_17_V_write_assign = alloca i16"   --->   Operation 523 'alloca' 'res_17_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%res_16_V_write_assign = alloca i16"   --->   Operation 524 'alloca' 'res_16_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = alloca i16"   --->   Operation 525 'alloca' 'res_6_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "%res_15_V_write_assign = alloca i16"   --->   Operation 526 'alloca' 'res_15_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 527 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = alloca i16"   --->   Operation 527 'alloca' 'res_14_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = alloca i16"   --->   Operation 528 'alloca' 'res_7_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = alloca i16"   --->   Operation 529 'alloca' 'res_13_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = alloca i16"   --->   Operation 530 'alloca' 'res_12_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = alloca i16"   --->   Operation 531 'alloca' 'res_8_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = alloca i16"   --->   Operation 532 'alloca' 'res_11_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = alloca i16"   --->   Operation 533 'alloca' 'res_10_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = alloca i16"   --->   Operation 534 'alloca' 'res_9_V_write_assign' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 535 'br' <Predicate = (tmp_8)> <Delay = 1.35>

State 11 <SV = 4> <Delay = 4.59>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%jj3 = phi i7 [ 0, %6 ], [ %jj_2, %branch0.backedge ]"   --->   Operation 536 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%jj3_cast3 = zext i7 %jj3 to i15" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 537 'zext' 'jj3_cast3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (1.23ns)   --->   "%tmp_12 = icmp eq i7 %jj3, -64" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 538 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 539 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 539 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (1.66ns)   --->   "%jj_2 = add i7 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 540 'add' 'jj_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (1.82ns)   --->   "%index_2 = add i15 %tmp_10, %jj3_cast3" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 542 'add' 'index_2' <Predicate = (!tmp_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_14 = zext i15 %index_2 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'zext' 'tmp_14' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_151 = trunc i7 %jj3 to i6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 544 'trunc' 'tmp_151' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_addr_2 = getelementptr [25536 x i16]* %mult_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'getelementptr' 'mult_V_addr_2' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_11 : Operation 546 [2/2] (2.77ns)   --->   "%p_Val2_4 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'load' 'p_Val2_4' <Predicate = (!tmp_12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25536> <RAM>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_9)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 547 'specregionend' 'empty_20' <Predicate = (tmp_12)> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 548 'br' <Predicate = (tmp_12)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.96>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%acc_63_V_65_load_1 = load i16* %acc_63_V_65"   --->   Operation 549 'load' 'acc_63_V_65_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%acc_63_V_66_load_1 = load i16* %acc_63_V_66"   --->   Operation 550 'load' 'acc_63_V_66_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%acc_63_V_67_load_1 = load i16* %acc_63_V_67"   --->   Operation 551 'load' 'acc_63_V_67_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%acc_63_V_68_load_1 = load i16* %acc_63_V_68"   --->   Operation 552 'load' 'acc_63_V_68_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%acc_63_V_69_load_1 = load i16* %acc_63_V_69"   --->   Operation 553 'load' 'acc_63_V_69_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%acc_63_V_70_load_1 = load i16* %acc_63_V_70"   --->   Operation 554 'load' 'acc_63_V_70_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%acc_63_V_71_load_1 = load i16* %acc_63_V_71"   --->   Operation 555 'load' 'acc_63_V_71_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%acc_63_V_72_load_1 = load i16* %acc_63_V_72"   --->   Operation 556 'load' 'acc_63_V_72_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%acc_63_V_73_load_1 = load i16* %acc_63_V_73"   --->   Operation 557 'load' 'acc_63_V_73_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%acc_63_V_74_load_1 = load i16* %acc_63_V_74"   --->   Operation 558 'load' 'acc_63_V_74_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%acc_63_V_75_load_1 = load i16* %acc_63_V_75"   --->   Operation 559 'load' 'acc_63_V_75_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%acc_63_V_76_load_1 = load i16* %acc_63_V_76"   --->   Operation 560 'load' 'acc_63_V_76_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%acc_63_V_77_load_1 = load i16* %acc_63_V_77"   --->   Operation 561 'load' 'acc_63_V_77_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%acc_63_V_78_load_1 = load i16* %acc_63_V_78"   --->   Operation 562 'load' 'acc_63_V_78_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%acc_63_V_79_load_1 = load i16* %acc_63_V_79"   --->   Operation 563 'load' 'acc_63_V_79_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%acc_63_V_80_load_1 = load i16* %acc_63_V_80"   --->   Operation 564 'load' 'acc_63_V_80_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%acc_63_V_81_load_1 = load i16* %acc_63_V_81"   --->   Operation 565 'load' 'acc_63_V_81_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%acc_63_V_82_load_1 = load i16* %acc_63_V_82"   --->   Operation 566 'load' 'acc_63_V_82_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%acc_63_V_83_load_1 = load i16* %acc_63_V_83"   --->   Operation 567 'load' 'acc_63_V_83_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%acc_63_V_84_load_1 = load i16* %acc_63_V_84"   --->   Operation 568 'load' 'acc_63_V_84_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 569 [1/1] (0.00ns)   --->   "%acc_63_V_85_load_1 = load i16* %acc_63_V_85"   --->   Operation 569 'load' 'acc_63_V_85_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%acc_63_V_86_load_1 = load i16* %acc_63_V_86"   --->   Operation 570 'load' 'acc_63_V_86_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%acc_63_V_87_load_1 = load i16* %acc_63_V_87"   --->   Operation 571 'load' 'acc_63_V_87_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%acc_63_V_88_load_1 = load i16* %acc_63_V_88"   --->   Operation 572 'load' 'acc_63_V_88_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%acc_63_V_89_load_1 = load i16* %acc_63_V_89"   --->   Operation 573 'load' 'acc_63_V_89_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%acc_63_V_90_load_1 = load i16* %acc_63_V_90"   --->   Operation 574 'load' 'acc_63_V_90_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%acc_63_V_91_load_1 = load i16* %acc_63_V_91"   --->   Operation 575 'load' 'acc_63_V_91_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%acc_63_V_92_load_1 = load i16* %acc_63_V_92"   --->   Operation 576 'load' 'acc_63_V_92_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%acc_63_V_93_load_1 = load i16* %acc_63_V_93"   --->   Operation 577 'load' 'acc_63_V_93_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%acc_63_V_94_load_1 = load i16* %acc_63_V_94"   --->   Operation 578 'load' 'acc_63_V_94_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%acc_63_V_95_load_1 = load i16* %acc_63_V_95"   --->   Operation 579 'load' 'acc_63_V_95_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%acc_63_V_96_load_1 = load i16* %acc_63_V_96"   --->   Operation 580 'load' 'acc_63_V_96_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%acc_63_V_97_load_1 = load i16* %acc_63_V_97"   --->   Operation 581 'load' 'acc_63_V_97_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%acc_63_V_98_load_1 = load i16* %acc_63_V_98"   --->   Operation 582 'load' 'acc_63_V_98_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%acc_63_V_99_load_1 = load i16* %acc_63_V_99"   --->   Operation 583 'load' 'acc_63_V_99_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%acc_63_V_100_load_1 = load i16* %acc_63_V_100"   --->   Operation 584 'load' 'acc_63_V_100_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%acc_63_V_101_load_1 = load i16* %acc_63_V_101"   --->   Operation 585 'load' 'acc_63_V_101_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%acc_63_V_102_load_1 = load i16* %acc_63_V_102"   --->   Operation 586 'load' 'acc_63_V_102_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%acc_63_V_103_load_1 = load i16* %acc_63_V_103"   --->   Operation 587 'load' 'acc_63_V_103_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%acc_63_V_104_load_1 = load i16* %acc_63_V_104"   --->   Operation 588 'load' 'acc_63_V_104_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%acc_63_V_105_load_1 = load i16* %acc_63_V_105"   --->   Operation 589 'load' 'acc_63_V_105_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (0.00ns)   --->   "%acc_63_V_106_load_1 = load i16* %acc_63_V_106"   --->   Operation 590 'load' 'acc_63_V_106_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 591 [1/1] (0.00ns)   --->   "%acc_63_V_107_load_1 = load i16* %acc_63_V_107"   --->   Operation 591 'load' 'acc_63_V_107_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%acc_63_V_108_load_1 = load i16* %acc_63_V_108"   --->   Operation 592 'load' 'acc_63_V_108_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%acc_63_V_109_load_1 = load i16* %acc_63_V_109"   --->   Operation 593 'load' 'acc_63_V_109_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%acc_63_V_110_load_1 = load i16* %acc_63_V_110"   --->   Operation 594 'load' 'acc_63_V_110_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%acc_63_V_111_load_1 = load i16* %acc_63_V_111"   --->   Operation 595 'load' 'acc_63_V_111_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%acc_63_V_112_load_1 = load i16* %acc_63_V_112"   --->   Operation 596 'load' 'acc_63_V_112_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%acc_63_V_113_load_1 = load i16* %acc_63_V_113"   --->   Operation 597 'load' 'acc_63_V_113_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%acc_63_V_114_load_1 = load i16* %acc_63_V_114"   --->   Operation 598 'load' 'acc_63_V_114_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (0.00ns)   --->   "%acc_63_V_115_load_1 = load i16* %acc_63_V_115"   --->   Operation 599 'load' 'acc_63_V_115_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%acc_63_V_116_load_1 = load i16* %acc_63_V_116"   --->   Operation 600 'load' 'acc_63_V_116_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%acc_63_V_117_load_1 = load i16* %acc_63_V_117"   --->   Operation 601 'load' 'acc_63_V_117_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%acc_63_V_118_load_1 = load i16* %acc_63_V_118"   --->   Operation 602 'load' 'acc_63_V_118_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%acc_63_V_119_load_1 = load i16* %acc_63_V_119"   --->   Operation 603 'load' 'acc_63_V_119_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%acc_63_V_120_load_1 = load i16* %acc_63_V_120"   --->   Operation 604 'load' 'acc_63_V_120_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%acc_63_V_121_load_1 = load i16* %acc_63_V_121"   --->   Operation 605 'load' 'acc_63_V_121_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%acc_63_V_122_load_1 = load i16* %acc_63_V_122"   --->   Operation 606 'load' 'acc_63_V_122_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%acc_63_V_123_load_1 = load i16* %acc_63_V_123"   --->   Operation 607 'load' 'acc_63_V_123_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%acc_63_V_124_load_1 = load i16* %acc_63_V_124"   --->   Operation 608 'load' 'acc_63_V_124_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.00ns)   --->   "%acc_63_V_125_load_1 = load i16* %acc_63_V_125"   --->   Operation 609 'load' 'acc_63_V_125_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%acc_63_V_126_load_1 = load i16* %acc_63_V_126"   --->   Operation 610 'load' 'acc_63_V_126_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%acc_63_V_127_load_1 = load i16* %acc_63_V_127"   --->   Operation 611 'load' 'acc_63_V_127_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.00ns)   --->   "%acc_63_V_2_load_1 = load i16* %acc_63_V_2"   --->   Operation 612 'load' 'acc_63_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 613 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (2.53ns)   --->   "%p_Val2_3 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %acc_63_V_65_load_1, i16 %acc_63_V_66_load_1, i16 %acc_63_V_67_load_1, i16 %acc_63_V_68_load_1, i16 %acc_63_V_69_load_1, i16 %acc_63_V_70_load_1, i16 %acc_63_V_71_load_1, i16 %acc_63_V_72_load_1, i16 %acc_63_V_73_load_1, i16 %acc_63_V_74_load_1, i16 %acc_63_V_75_load_1, i16 %acc_63_V_76_load_1, i16 %acc_63_V_77_load_1, i16 %acc_63_V_78_load_1, i16 %acc_63_V_79_load_1, i16 %acc_63_V_80_load_1, i16 %acc_63_V_81_load_1, i16 %acc_63_V_82_load_1, i16 %acc_63_V_83_load_1, i16 %acc_63_V_84_load_1, i16 %acc_63_V_85_load_1, i16 %acc_63_V_86_load_1, i16 %acc_63_V_87_load_1, i16 %acc_63_V_88_load_1, i16 %acc_63_V_89_load_1, i16 %acc_63_V_90_load_1, i16 %acc_63_V_91_load_1, i16 %acc_63_V_92_load_1, i16 %acc_63_V_93_load_1, i16 %acc_63_V_94_load_1, i16 %acc_63_V_95_load_1, i16 %acc_63_V_96_load_1, i16 %acc_63_V_97_load_1, i16 %acc_63_V_98_load_1, i16 %acc_63_V_99_load_1, i16 %acc_63_V_100_load_1, i16 %acc_63_V_101_load_1, i16 %acc_63_V_102_load_1, i16 %acc_63_V_103_load_1, i16 %acc_63_V_104_load_1, i16 %acc_63_V_105_load_1, i16 %acc_63_V_106_load_1, i16 %acc_63_V_107_load_1, i16 %acc_63_V_108_load_1, i16 %acc_63_V_109_load_1, i16 %acc_63_V_110_load_1, i16 %acc_63_V_111_load_1, i16 %acc_63_V_112_load_1, i16 %acc_63_V_113_load_1, i16 %acc_63_V_114_load_1, i16 %acc_63_V_115_load_1, i16 %acc_63_V_116_load_1, i16 %acc_63_V_117_load_1, i16 %acc_63_V_118_load_1, i16 %acc_63_V_119_load_1, i16 %acc_63_V_120_load_1, i16 %acc_63_V_121_load_1, i16 %acc_63_V_122_load_1, i16 %acc_63_V_123_load_1, i16 %acc_63_V_124_load_1, i16 %acc_63_V_125_load_1, i16 %acc_63_V_126_load_1, i16 %acc_63_V_127_load_1, i16 %acc_63_V_2_load_1, i6 %tmp_151)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 614 'mux' 'p_Val2_3' <Predicate = true> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [1/2] (2.77ns)   --->   "%p_Val2_4 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'load' 'p_Val2_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25536> <RAM>
ST_12 : Operation 616 [1/1] (1.84ns)   --->   "%acc_0_V_1 = add i16 %p_Val2_4, %p_Val2_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'add' 'acc_0_V_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 617 [1/1] (1.24ns)   --->   "switch i6 %tmp_151, label %branch63 [
    i6 0, label %.branch0.backedge_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'switch' <Predicate = true> <Delay = 1.24>
ST_12 : Operation 618 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'store' <Predicate = (tmp_151 == 62)> <Delay = 1.35>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'br' <Predicate = (tmp_151 == 62)> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'store' <Predicate = (tmp_151 == 61)> <Delay = 1.35>
ST_12 : Operation 621 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'br' <Predicate = (tmp_151 == 61)> <Delay = 0.00>
ST_12 : Operation 622 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'store' <Predicate = (tmp_151 == 60)> <Delay = 1.35>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'br' <Predicate = (tmp_151 == 60)> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'store' <Predicate = (tmp_151 == 59)> <Delay = 1.35>
ST_12 : Operation 625 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'br' <Predicate = (tmp_151 == 59)> <Delay = 0.00>
ST_12 : Operation 626 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'store' <Predicate = (tmp_151 == 58)> <Delay = 1.35>
ST_12 : Operation 627 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'br' <Predicate = (tmp_151 == 58)> <Delay = 0.00>
ST_12 : Operation 628 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'store' <Predicate = (tmp_151 == 57)> <Delay = 1.35>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'br' <Predicate = (tmp_151 == 57)> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'store' <Predicate = (tmp_151 == 56)> <Delay = 1.35>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'br' <Predicate = (tmp_151 == 56)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'store' <Predicate = (tmp_151 == 55)> <Delay = 1.35>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'br' <Predicate = (tmp_151 == 55)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'store' <Predicate = (tmp_151 == 54)> <Delay = 1.35>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'br' <Predicate = (tmp_151 == 54)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'store' <Predicate = (tmp_151 == 53)> <Delay = 1.35>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'br' <Predicate = (tmp_151 == 53)> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'store' <Predicate = (tmp_151 == 52)> <Delay = 1.35>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'br' <Predicate = (tmp_151 == 52)> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'store' <Predicate = (tmp_151 == 51)> <Delay = 1.35>
ST_12 : Operation 641 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'br' <Predicate = (tmp_151 == 51)> <Delay = 0.00>
ST_12 : Operation 642 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'store' <Predicate = (tmp_151 == 50)> <Delay = 1.35>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'br' <Predicate = (tmp_151 == 50)> <Delay = 0.00>
ST_12 : Operation 644 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'store' <Predicate = (tmp_151 == 49)> <Delay = 1.35>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'br' <Predicate = (tmp_151 == 49)> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'store' <Predicate = (tmp_151 == 48)> <Delay = 1.35>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'br' <Predicate = (tmp_151 == 48)> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'store' <Predicate = (tmp_151 == 47)> <Delay = 1.35>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'br' <Predicate = (tmp_151 == 47)> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'store' <Predicate = (tmp_151 == 46)> <Delay = 1.35>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'br' <Predicate = (tmp_151 == 46)> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'store' <Predicate = (tmp_151 == 45)> <Delay = 1.35>
ST_12 : Operation 653 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'br' <Predicate = (tmp_151 == 45)> <Delay = 0.00>
ST_12 : Operation 654 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'store' <Predicate = (tmp_151 == 44)> <Delay = 1.35>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'br' <Predicate = (tmp_151 == 44)> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'store' <Predicate = (tmp_151 == 43)> <Delay = 1.35>
ST_12 : Operation 657 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'br' <Predicate = (tmp_151 == 43)> <Delay = 0.00>
ST_12 : Operation 658 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'store' <Predicate = (tmp_151 == 42)> <Delay = 1.35>
ST_12 : Operation 659 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'br' <Predicate = (tmp_151 == 42)> <Delay = 0.00>
ST_12 : Operation 660 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'store' <Predicate = (tmp_151 == 41)> <Delay = 1.35>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'br' <Predicate = (tmp_151 == 41)> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'store' <Predicate = (tmp_151 == 40)> <Delay = 1.35>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'br' <Predicate = (tmp_151 == 40)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'store' <Predicate = (tmp_151 == 39)> <Delay = 1.35>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'br' <Predicate = (tmp_151 == 39)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'store' <Predicate = (tmp_151 == 38)> <Delay = 1.35>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'br' <Predicate = (tmp_151 == 38)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'store' <Predicate = (tmp_151 == 37)> <Delay = 1.35>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'br' <Predicate = (tmp_151 == 37)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'store' <Predicate = (tmp_151 == 36)> <Delay = 1.35>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'br' <Predicate = (tmp_151 == 36)> <Delay = 0.00>
ST_12 : Operation 672 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'store' <Predicate = (tmp_151 == 35)> <Delay = 1.35>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'br' <Predicate = (tmp_151 == 35)> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'store' <Predicate = (tmp_151 == 34)> <Delay = 1.35>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'br' <Predicate = (tmp_151 == 34)> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'store' <Predicate = (tmp_151 == 33)> <Delay = 1.35>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'br' <Predicate = (tmp_151 == 33)> <Delay = 0.00>
ST_12 : Operation 678 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'store' <Predicate = (tmp_151 == 32)> <Delay = 1.35>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'br' <Predicate = (tmp_151 == 32)> <Delay = 0.00>
ST_12 : Operation 680 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'store' <Predicate = (tmp_151 == 31)> <Delay = 1.35>
ST_12 : Operation 681 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'br' <Predicate = (tmp_151 == 31)> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'store' <Predicate = (tmp_151 == 30)> <Delay = 1.35>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'br' <Predicate = (tmp_151 == 30)> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'store' <Predicate = (tmp_151 == 29)> <Delay = 1.35>
ST_12 : Operation 685 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'br' <Predicate = (tmp_151 == 29)> <Delay = 0.00>
ST_12 : Operation 686 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'store' <Predicate = (tmp_151 == 28)> <Delay = 1.35>
ST_12 : Operation 687 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'br' <Predicate = (tmp_151 == 28)> <Delay = 0.00>
ST_12 : Operation 688 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'store' <Predicate = (tmp_151 == 27)> <Delay = 1.35>
ST_12 : Operation 689 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'br' <Predicate = (tmp_151 == 27)> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'store' <Predicate = (tmp_151 == 26)> <Delay = 1.35>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'br' <Predicate = (tmp_151 == 26)> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'store' <Predicate = (tmp_151 == 25)> <Delay = 1.35>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'br' <Predicate = (tmp_151 == 25)> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'store' <Predicate = (tmp_151 == 24)> <Delay = 1.35>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'br' <Predicate = (tmp_151 == 24)> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'store' <Predicate = (tmp_151 == 23)> <Delay = 1.35>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'br' <Predicate = (tmp_151 == 23)> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'store' <Predicate = (tmp_151 == 22)> <Delay = 1.35>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'br' <Predicate = (tmp_151 == 22)> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'store' <Predicate = (tmp_151 == 21)> <Delay = 1.35>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'br' <Predicate = (tmp_151 == 21)> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'store' <Predicate = (tmp_151 == 20)> <Delay = 1.35>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'br' <Predicate = (tmp_151 == 20)> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'store' <Predicate = (tmp_151 == 19)> <Delay = 1.35>
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'br' <Predicate = (tmp_151 == 19)> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'store' <Predicate = (tmp_151 == 18)> <Delay = 1.35>
ST_12 : Operation 707 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'br' <Predicate = (tmp_151 == 18)> <Delay = 0.00>
ST_12 : Operation 708 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'store' <Predicate = (tmp_151 == 17)> <Delay = 1.35>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'br' <Predicate = (tmp_151 == 17)> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'store' <Predicate = (tmp_151 == 16)> <Delay = 1.35>
ST_12 : Operation 711 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'br' <Predicate = (tmp_151 == 16)> <Delay = 0.00>
ST_12 : Operation 712 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'store' <Predicate = (tmp_151 == 15)> <Delay = 1.35>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'br' <Predicate = (tmp_151 == 15)> <Delay = 0.00>
ST_12 : Operation 714 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'store' <Predicate = (tmp_151 == 14)> <Delay = 1.35>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'br' <Predicate = (tmp_151 == 14)> <Delay = 0.00>
ST_12 : Operation 716 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'store' <Predicate = (tmp_151 == 13)> <Delay = 1.35>
ST_12 : Operation 717 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'br' <Predicate = (tmp_151 == 13)> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'store' <Predicate = (tmp_151 == 12)> <Delay = 1.35>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'br' <Predicate = (tmp_151 == 12)> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'store' <Predicate = (tmp_151 == 11)> <Delay = 1.35>
ST_12 : Operation 721 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'br' <Predicate = (tmp_151 == 11)> <Delay = 0.00>
ST_12 : Operation 722 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'store' <Predicate = (tmp_151 == 10)> <Delay = 1.35>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'br' <Predicate = (tmp_151 == 10)> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'store' <Predicate = (tmp_151 == 9)> <Delay = 1.35>
ST_12 : Operation 725 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'br' <Predicate = (tmp_151 == 9)> <Delay = 0.00>
ST_12 : Operation 726 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'store' <Predicate = (tmp_151 == 8)> <Delay = 1.35>
ST_12 : Operation 727 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'br' <Predicate = (tmp_151 == 8)> <Delay = 0.00>
ST_12 : Operation 728 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'store' <Predicate = (tmp_151 == 7)> <Delay = 1.35>
ST_12 : Operation 729 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'br' <Predicate = (tmp_151 == 7)> <Delay = 0.00>
ST_12 : Operation 730 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'store' <Predicate = (tmp_151 == 6)> <Delay = 1.35>
ST_12 : Operation 731 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'br' <Predicate = (tmp_151 == 6)> <Delay = 0.00>
ST_12 : Operation 732 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'store' <Predicate = (tmp_151 == 5)> <Delay = 1.35>
ST_12 : Operation 733 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'br' <Predicate = (tmp_151 == 5)> <Delay = 0.00>
ST_12 : Operation 734 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'store' <Predicate = (tmp_151 == 4)> <Delay = 1.35>
ST_12 : Operation 735 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'br' <Predicate = (tmp_151 == 4)> <Delay = 0.00>
ST_12 : Operation 736 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'store' <Predicate = (tmp_151 == 3)> <Delay = 1.35>
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'br' <Predicate = (tmp_151 == 3)> <Delay = 0.00>
ST_12 : Operation 738 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'store' <Predicate = (tmp_151 == 2)> <Delay = 1.35>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'br' <Predicate = (tmp_151 == 2)> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'store' <Predicate = (tmp_151 == 1)> <Delay = 1.35>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'br' <Predicate = (tmp_151 == 1)> <Delay = 0.00>
ST_12 : Operation 742 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'store' <Predicate = (tmp_151 == 0)> <Delay = 1.35>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'br' <Predicate = (tmp_151 == 0)> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_1, i16* %acc_63_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'store' <Predicate = (tmp_151 == 63)> <Delay = 1.35>
ST_12 : Operation 745 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'br' <Predicate = (tmp_151 == 63)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 746 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 2.53>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%ires = phi i7 [ 0, %.preheader.preheader ], [ %ires_1, %.preheader.backedge ]"   --->   Operation 747 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 748 [1/1] (1.23ns)   --->   "%tmp_11 = icmp eq i7 %ires, -64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 748 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 749 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 749 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 750 [1/1] (1.66ns)   --->   "%ires_1 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 750 'add' 'ires_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 751 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 752 [1/1] (0.00ns)   --->   "%acc_63_V_65_load = load i16* %acc_63_V_65"   --->   Operation 752 'load' 'acc_63_V_65_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 753 [1/1] (0.00ns)   --->   "%acc_63_V_66_load = load i16* %acc_63_V_66"   --->   Operation 753 'load' 'acc_63_V_66_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 754 [1/1] (0.00ns)   --->   "%acc_63_V_67_load = load i16* %acc_63_V_67"   --->   Operation 754 'load' 'acc_63_V_67_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 755 [1/1] (0.00ns)   --->   "%acc_63_V_68_load = load i16* %acc_63_V_68"   --->   Operation 755 'load' 'acc_63_V_68_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 756 [1/1] (0.00ns)   --->   "%acc_63_V_69_load = load i16* %acc_63_V_69"   --->   Operation 756 'load' 'acc_63_V_69_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 757 [1/1] (0.00ns)   --->   "%acc_63_V_70_load = load i16* %acc_63_V_70"   --->   Operation 757 'load' 'acc_63_V_70_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 758 [1/1] (0.00ns)   --->   "%acc_63_V_71_load = load i16* %acc_63_V_71"   --->   Operation 758 'load' 'acc_63_V_71_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 759 [1/1] (0.00ns)   --->   "%acc_63_V_72_load = load i16* %acc_63_V_72"   --->   Operation 759 'load' 'acc_63_V_72_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 760 [1/1] (0.00ns)   --->   "%acc_63_V_73_load = load i16* %acc_63_V_73"   --->   Operation 760 'load' 'acc_63_V_73_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 761 [1/1] (0.00ns)   --->   "%acc_63_V_74_load = load i16* %acc_63_V_74"   --->   Operation 761 'load' 'acc_63_V_74_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 762 [1/1] (0.00ns)   --->   "%acc_63_V_75_load = load i16* %acc_63_V_75"   --->   Operation 762 'load' 'acc_63_V_75_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 763 [1/1] (0.00ns)   --->   "%acc_63_V_76_load = load i16* %acc_63_V_76"   --->   Operation 763 'load' 'acc_63_V_76_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 764 [1/1] (0.00ns)   --->   "%acc_63_V_77_load = load i16* %acc_63_V_77"   --->   Operation 764 'load' 'acc_63_V_77_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 765 [1/1] (0.00ns)   --->   "%acc_63_V_78_load = load i16* %acc_63_V_78"   --->   Operation 765 'load' 'acc_63_V_78_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%acc_63_V_79_load = load i16* %acc_63_V_79"   --->   Operation 766 'load' 'acc_63_V_79_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 767 [1/1] (0.00ns)   --->   "%acc_63_V_80_load = load i16* %acc_63_V_80"   --->   Operation 767 'load' 'acc_63_V_80_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 768 [1/1] (0.00ns)   --->   "%acc_63_V_81_load = load i16* %acc_63_V_81"   --->   Operation 768 'load' 'acc_63_V_81_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 769 [1/1] (0.00ns)   --->   "%acc_63_V_82_load = load i16* %acc_63_V_82"   --->   Operation 769 'load' 'acc_63_V_82_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 770 [1/1] (0.00ns)   --->   "%acc_63_V_83_load = load i16* %acc_63_V_83"   --->   Operation 770 'load' 'acc_63_V_83_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 771 [1/1] (0.00ns)   --->   "%acc_63_V_84_load = load i16* %acc_63_V_84"   --->   Operation 771 'load' 'acc_63_V_84_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 772 [1/1] (0.00ns)   --->   "%acc_63_V_85_load = load i16* %acc_63_V_85"   --->   Operation 772 'load' 'acc_63_V_85_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 773 [1/1] (0.00ns)   --->   "%acc_63_V_86_load = load i16* %acc_63_V_86"   --->   Operation 773 'load' 'acc_63_V_86_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 774 [1/1] (0.00ns)   --->   "%acc_63_V_87_load = load i16* %acc_63_V_87"   --->   Operation 774 'load' 'acc_63_V_87_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 775 [1/1] (0.00ns)   --->   "%acc_63_V_88_load = load i16* %acc_63_V_88"   --->   Operation 775 'load' 'acc_63_V_88_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 776 [1/1] (0.00ns)   --->   "%acc_63_V_89_load = load i16* %acc_63_V_89"   --->   Operation 776 'load' 'acc_63_V_89_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 777 [1/1] (0.00ns)   --->   "%acc_63_V_90_load = load i16* %acc_63_V_90"   --->   Operation 777 'load' 'acc_63_V_90_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 778 [1/1] (0.00ns)   --->   "%acc_63_V_91_load = load i16* %acc_63_V_91"   --->   Operation 778 'load' 'acc_63_V_91_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 779 [1/1] (0.00ns)   --->   "%acc_63_V_92_load = load i16* %acc_63_V_92"   --->   Operation 779 'load' 'acc_63_V_92_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 780 [1/1] (0.00ns)   --->   "%acc_63_V_93_load = load i16* %acc_63_V_93"   --->   Operation 780 'load' 'acc_63_V_93_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 781 [1/1] (0.00ns)   --->   "%acc_63_V_94_load = load i16* %acc_63_V_94"   --->   Operation 781 'load' 'acc_63_V_94_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 782 [1/1] (0.00ns)   --->   "%acc_63_V_95_load = load i16* %acc_63_V_95"   --->   Operation 782 'load' 'acc_63_V_95_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 783 [1/1] (0.00ns)   --->   "%acc_63_V_96_load = load i16* %acc_63_V_96"   --->   Operation 783 'load' 'acc_63_V_96_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 784 [1/1] (0.00ns)   --->   "%acc_63_V_97_load = load i16* %acc_63_V_97"   --->   Operation 784 'load' 'acc_63_V_97_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 785 [1/1] (0.00ns)   --->   "%acc_63_V_98_load = load i16* %acc_63_V_98"   --->   Operation 785 'load' 'acc_63_V_98_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 786 [1/1] (0.00ns)   --->   "%acc_63_V_99_load = load i16* %acc_63_V_99"   --->   Operation 786 'load' 'acc_63_V_99_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 787 [1/1] (0.00ns)   --->   "%acc_63_V_100_load = load i16* %acc_63_V_100"   --->   Operation 787 'load' 'acc_63_V_100_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 788 [1/1] (0.00ns)   --->   "%acc_63_V_101_load = load i16* %acc_63_V_101"   --->   Operation 788 'load' 'acc_63_V_101_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 789 [1/1] (0.00ns)   --->   "%acc_63_V_102_load = load i16* %acc_63_V_102"   --->   Operation 789 'load' 'acc_63_V_102_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 790 [1/1] (0.00ns)   --->   "%acc_63_V_103_load = load i16* %acc_63_V_103"   --->   Operation 790 'load' 'acc_63_V_103_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 791 [1/1] (0.00ns)   --->   "%acc_63_V_104_load = load i16* %acc_63_V_104"   --->   Operation 791 'load' 'acc_63_V_104_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 792 [1/1] (0.00ns)   --->   "%acc_63_V_105_load = load i16* %acc_63_V_105"   --->   Operation 792 'load' 'acc_63_V_105_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 793 [1/1] (0.00ns)   --->   "%acc_63_V_106_load = load i16* %acc_63_V_106"   --->   Operation 793 'load' 'acc_63_V_106_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 794 [1/1] (0.00ns)   --->   "%acc_63_V_107_load = load i16* %acc_63_V_107"   --->   Operation 794 'load' 'acc_63_V_107_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 795 [1/1] (0.00ns)   --->   "%acc_63_V_108_load = load i16* %acc_63_V_108"   --->   Operation 795 'load' 'acc_63_V_108_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 796 [1/1] (0.00ns)   --->   "%acc_63_V_109_load = load i16* %acc_63_V_109"   --->   Operation 796 'load' 'acc_63_V_109_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 797 [1/1] (0.00ns)   --->   "%acc_63_V_110_load = load i16* %acc_63_V_110"   --->   Operation 797 'load' 'acc_63_V_110_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 798 [1/1] (0.00ns)   --->   "%acc_63_V_111_load = load i16* %acc_63_V_111"   --->   Operation 798 'load' 'acc_63_V_111_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 799 [1/1] (0.00ns)   --->   "%acc_63_V_112_load = load i16* %acc_63_V_112"   --->   Operation 799 'load' 'acc_63_V_112_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 800 [1/1] (0.00ns)   --->   "%acc_63_V_113_load = load i16* %acc_63_V_113"   --->   Operation 800 'load' 'acc_63_V_113_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 801 [1/1] (0.00ns)   --->   "%acc_63_V_114_load = load i16* %acc_63_V_114"   --->   Operation 801 'load' 'acc_63_V_114_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 802 [1/1] (0.00ns)   --->   "%acc_63_V_115_load = load i16* %acc_63_V_115"   --->   Operation 802 'load' 'acc_63_V_115_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 803 [1/1] (0.00ns)   --->   "%acc_63_V_116_load = load i16* %acc_63_V_116"   --->   Operation 803 'load' 'acc_63_V_116_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 804 [1/1] (0.00ns)   --->   "%acc_63_V_117_load = load i16* %acc_63_V_117"   --->   Operation 804 'load' 'acc_63_V_117_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 805 [1/1] (0.00ns)   --->   "%acc_63_V_118_load = load i16* %acc_63_V_118"   --->   Operation 805 'load' 'acc_63_V_118_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 806 [1/1] (0.00ns)   --->   "%acc_63_V_119_load = load i16* %acc_63_V_119"   --->   Operation 806 'load' 'acc_63_V_119_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 807 [1/1] (0.00ns)   --->   "%acc_63_V_120_load = load i16* %acc_63_V_120"   --->   Operation 807 'load' 'acc_63_V_120_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 808 [1/1] (0.00ns)   --->   "%acc_63_V_121_load = load i16* %acc_63_V_121"   --->   Operation 808 'load' 'acc_63_V_121_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 809 [1/1] (0.00ns)   --->   "%acc_63_V_122_load = load i16* %acc_63_V_122"   --->   Operation 809 'load' 'acc_63_V_122_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 810 [1/1] (0.00ns)   --->   "%acc_63_V_123_load = load i16* %acc_63_V_123"   --->   Operation 810 'load' 'acc_63_V_123_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 811 [1/1] (0.00ns)   --->   "%acc_63_V_124_load = load i16* %acc_63_V_124"   --->   Operation 811 'load' 'acc_63_V_124_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 812 [1/1] (0.00ns)   --->   "%acc_63_V_125_load = load i16* %acc_63_V_125"   --->   Operation 812 'load' 'acc_63_V_125_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 813 [1/1] (0.00ns)   --->   "%acc_63_V_126_load = load i16* %acc_63_V_126"   --->   Operation 813 'load' 'acc_63_V_126_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 814 [1/1] (0.00ns)   --->   "%acc_63_V_127_load = load i16* %acc_63_V_127"   --->   Operation 814 'load' 'acc_63_V_127_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 815 [1/1] (0.00ns)   --->   "%acc_63_V_2_load = load i16* %acc_63_V_2"   --->   Operation 815 'load' 'acc_63_V_2_load' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 816 'specloopname' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i7 %ires to i6" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 817 'trunc' 'tmp_150' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 818 [1/1] (2.53ns)   --->   "%tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %acc_63_V_65_load, i16 %acc_63_V_66_load, i16 %acc_63_V_67_load, i16 %acc_63_V_68_load, i16 %acc_63_V_69_load, i16 %acc_63_V_70_load, i16 %acc_63_V_71_load, i16 %acc_63_V_72_load, i16 %acc_63_V_73_load, i16 %acc_63_V_74_load, i16 %acc_63_V_75_load, i16 %acc_63_V_76_load, i16 %acc_63_V_77_load, i16 %acc_63_V_78_load, i16 %acc_63_V_79_load, i16 %acc_63_V_80_load, i16 %acc_63_V_81_load, i16 %acc_63_V_82_load, i16 %acc_63_V_83_load, i16 %acc_63_V_84_load, i16 %acc_63_V_85_load, i16 %acc_63_V_86_load, i16 %acc_63_V_87_load, i16 %acc_63_V_88_load, i16 %acc_63_V_89_load, i16 %acc_63_V_90_load, i16 %acc_63_V_91_load, i16 %acc_63_V_92_load, i16 %acc_63_V_93_load, i16 %acc_63_V_94_load, i16 %acc_63_V_95_load, i16 %acc_63_V_96_load, i16 %acc_63_V_97_load, i16 %acc_63_V_98_load, i16 %acc_63_V_99_load, i16 %acc_63_V_100_load, i16 %acc_63_V_101_load, i16 %acc_63_V_102_load, i16 %acc_63_V_103_load, i16 %acc_63_V_104_load, i16 %acc_63_V_105_load, i16 %acc_63_V_106_load, i16 %acc_63_V_107_load, i16 %acc_63_V_108_load, i16 %acc_63_V_109_load, i16 %acc_63_V_110_load, i16 %acc_63_V_111_load, i16 %acc_63_V_112_load, i16 %acc_63_V_113_load, i16 %acc_63_V_114_load, i16 %acc_63_V_115_load, i16 %acc_63_V_116_load, i16 %acc_63_V_117_load, i16 %acc_63_V_118_load, i16 %acc_63_V_119_load, i16 %acc_63_V_120_load, i16 %acc_63_V_121_load, i16 %acc_63_V_122_load, i16 %acc_63_V_123_load, i16 %acc_63_V_124_load, i16 %acc_63_V_125_load, i16 %acc_63_V_126_load, i16 %acc_63_V_127_load, i16 %acc_63_V_2_load, i6 %tmp_150)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 818 'mux' 'tmp_13' <Predicate = (!tmp_11)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 819 [1/1] (1.24ns)   --->   "switch i6 %tmp_150, label %branch63319 [
    i6 0, label %..preheader.backedge_crit_edge
    i6 1, label %branch1257
    i6 2, label %branch2258
    i6 3, label %branch3259
    i6 4, label %branch4260
    i6 5, label %branch5261
    i6 6, label %branch6262
    i6 7, label %branch7263
    i6 8, label %branch8264
    i6 9, label %branch9265
    i6 10, label %branch10266
    i6 11, label %branch11267
    i6 12, label %branch12268
    i6 13, label %branch13269
    i6 14, label %branch14270
    i6 15, label %branch15271
    i6 16, label %branch16272
    i6 17, label %branch17273
    i6 18, label %branch18274
    i6 19, label %branch19275
    i6 20, label %branch20276
    i6 21, label %branch21277
    i6 22, label %branch22278
    i6 23, label %branch23279
    i6 24, label %branch24280
    i6 25, label %branch25281
    i6 26, label %branch26282
    i6 27, label %branch27283
    i6 28, label %branch28284
    i6 29, label %branch29285
    i6 30, label %branch30286
    i6 31, label %branch31287
    i6 -32, label %branch32288
    i6 -31, label %branch33289
    i6 -30, label %branch34290
    i6 -29, label %branch35291
    i6 -28, label %branch36292
    i6 -27, label %branch37293
    i6 -26, label %branch38294
    i6 -25, label %branch39295
    i6 -24, label %branch40296
    i6 -23, label %branch41297
    i6 -22, label %branch42298
    i6 -21, label %branch43299
    i6 -20, label %branch44300
    i6 -19, label %branch45301
    i6 -18, label %branch46302
    i6 -17, label %branch47303
    i6 -16, label %branch48304
    i6 -15, label %branch49305
    i6 -14, label %branch50306
    i6 -13, label %branch51307
    i6 -12, label %branch52308
    i6 -11, label %branch53309
    i6 -10, label %branch54310
    i6 -9, label %branch55311
    i6 -8, label %branch56312
    i6 -7, label %branch57313
    i6 -6, label %branch58314
    i6 -5, label %branch59315
    i6 -4, label %branch60316
    i6 -3, label %branch61317
    i6 -2, label %branch62318
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 819 'switch' <Predicate = (!tmp_11)> <Delay = 1.24>
ST_14 : Operation 820 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_62_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 820 'store' <Predicate = (!tmp_11 & tmp_150 == 62)> <Delay = 0.00>
ST_14 : Operation 821 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 821 'br' <Predicate = (!tmp_11 & tmp_150 == 62)> <Delay = 0.00>
ST_14 : Operation 822 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_61_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 822 'store' <Predicate = (!tmp_11 & tmp_150 == 61)> <Delay = 0.00>
ST_14 : Operation 823 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 823 'br' <Predicate = (!tmp_11 & tmp_150 == 61)> <Delay = 0.00>
ST_14 : Operation 824 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_60_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 824 'store' <Predicate = (!tmp_11 & tmp_150 == 60)> <Delay = 0.00>
ST_14 : Operation 825 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 825 'br' <Predicate = (!tmp_11 & tmp_150 == 60)> <Delay = 0.00>
ST_14 : Operation 826 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_59_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 826 'store' <Predicate = (!tmp_11 & tmp_150 == 59)> <Delay = 0.00>
ST_14 : Operation 827 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 827 'br' <Predicate = (!tmp_11 & tmp_150 == 59)> <Delay = 0.00>
ST_14 : Operation 828 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_58_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 828 'store' <Predicate = (!tmp_11 & tmp_150 == 58)> <Delay = 0.00>
ST_14 : Operation 829 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 829 'br' <Predicate = (!tmp_11 & tmp_150 == 58)> <Delay = 0.00>
ST_14 : Operation 830 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_57_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 830 'store' <Predicate = (!tmp_11 & tmp_150 == 57)> <Delay = 0.00>
ST_14 : Operation 831 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 831 'br' <Predicate = (!tmp_11 & tmp_150 == 57)> <Delay = 0.00>
ST_14 : Operation 832 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_56_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 832 'store' <Predicate = (!tmp_11 & tmp_150 == 56)> <Delay = 0.00>
ST_14 : Operation 833 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 833 'br' <Predicate = (!tmp_11 & tmp_150 == 56)> <Delay = 0.00>
ST_14 : Operation 834 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_55_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 834 'store' <Predicate = (!tmp_11 & tmp_150 == 55)> <Delay = 0.00>
ST_14 : Operation 835 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 835 'br' <Predicate = (!tmp_11 & tmp_150 == 55)> <Delay = 0.00>
ST_14 : Operation 836 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_54_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 836 'store' <Predicate = (!tmp_11 & tmp_150 == 54)> <Delay = 0.00>
ST_14 : Operation 837 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 837 'br' <Predicate = (!tmp_11 & tmp_150 == 54)> <Delay = 0.00>
ST_14 : Operation 838 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_53_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 838 'store' <Predicate = (!tmp_11 & tmp_150 == 53)> <Delay = 0.00>
ST_14 : Operation 839 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 839 'br' <Predicate = (!tmp_11 & tmp_150 == 53)> <Delay = 0.00>
ST_14 : Operation 840 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_52_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 840 'store' <Predicate = (!tmp_11 & tmp_150 == 52)> <Delay = 0.00>
ST_14 : Operation 841 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 841 'br' <Predicate = (!tmp_11 & tmp_150 == 52)> <Delay = 0.00>
ST_14 : Operation 842 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_51_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 842 'store' <Predicate = (!tmp_11 & tmp_150 == 51)> <Delay = 0.00>
ST_14 : Operation 843 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 843 'br' <Predicate = (!tmp_11 & tmp_150 == 51)> <Delay = 0.00>
ST_14 : Operation 844 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_50_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 844 'store' <Predicate = (!tmp_11 & tmp_150 == 50)> <Delay = 0.00>
ST_14 : Operation 845 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 845 'br' <Predicate = (!tmp_11 & tmp_150 == 50)> <Delay = 0.00>
ST_14 : Operation 846 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 846 'store' <Predicate = (!tmp_11 & tmp_150 == 49)> <Delay = 0.00>
ST_14 : Operation 847 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 847 'br' <Predicate = (!tmp_11 & tmp_150 == 49)> <Delay = 0.00>
ST_14 : Operation 848 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 848 'store' <Predicate = (!tmp_11 & tmp_150 == 48)> <Delay = 0.00>
ST_14 : Operation 849 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 849 'br' <Predicate = (!tmp_11 & tmp_150 == 48)> <Delay = 0.00>
ST_14 : Operation 850 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 850 'store' <Predicate = (!tmp_11 & tmp_150 == 47)> <Delay = 0.00>
ST_14 : Operation 851 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 851 'br' <Predicate = (!tmp_11 & tmp_150 == 47)> <Delay = 0.00>
ST_14 : Operation 852 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 852 'store' <Predicate = (!tmp_11 & tmp_150 == 46)> <Delay = 0.00>
ST_14 : Operation 853 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 853 'br' <Predicate = (!tmp_11 & tmp_150 == 46)> <Delay = 0.00>
ST_14 : Operation 854 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 854 'store' <Predicate = (!tmp_11 & tmp_150 == 45)> <Delay = 0.00>
ST_14 : Operation 855 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 855 'br' <Predicate = (!tmp_11 & tmp_150 == 45)> <Delay = 0.00>
ST_14 : Operation 856 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 856 'store' <Predicate = (!tmp_11 & tmp_150 == 44)> <Delay = 0.00>
ST_14 : Operation 857 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 857 'br' <Predicate = (!tmp_11 & tmp_150 == 44)> <Delay = 0.00>
ST_14 : Operation 858 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 858 'store' <Predicate = (!tmp_11 & tmp_150 == 43)> <Delay = 0.00>
ST_14 : Operation 859 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 859 'br' <Predicate = (!tmp_11 & tmp_150 == 43)> <Delay = 0.00>
ST_14 : Operation 860 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 860 'store' <Predicate = (!tmp_11 & tmp_150 == 42)> <Delay = 0.00>
ST_14 : Operation 861 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 861 'br' <Predicate = (!tmp_11 & tmp_150 == 42)> <Delay = 0.00>
ST_14 : Operation 862 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 862 'store' <Predicate = (!tmp_11 & tmp_150 == 41)> <Delay = 0.00>
ST_14 : Operation 863 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 863 'br' <Predicate = (!tmp_11 & tmp_150 == 41)> <Delay = 0.00>
ST_14 : Operation 864 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 864 'store' <Predicate = (!tmp_11 & tmp_150 == 40)> <Delay = 0.00>
ST_14 : Operation 865 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 865 'br' <Predicate = (!tmp_11 & tmp_150 == 40)> <Delay = 0.00>
ST_14 : Operation 866 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 866 'store' <Predicate = (!tmp_11 & tmp_150 == 39)> <Delay = 0.00>
ST_14 : Operation 867 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 867 'br' <Predicate = (!tmp_11 & tmp_150 == 39)> <Delay = 0.00>
ST_14 : Operation 868 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 868 'store' <Predicate = (!tmp_11 & tmp_150 == 38)> <Delay = 0.00>
ST_14 : Operation 869 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 869 'br' <Predicate = (!tmp_11 & tmp_150 == 38)> <Delay = 0.00>
ST_14 : Operation 870 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 870 'store' <Predicate = (!tmp_11 & tmp_150 == 37)> <Delay = 0.00>
ST_14 : Operation 871 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 871 'br' <Predicate = (!tmp_11 & tmp_150 == 37)> <Delay = 0.00>
ST_14 : Operation 872 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 872 'store' <Predicate = (!tmp_11 & tmp_150 == 36)> <Delay = 0.00>
ST_14 : Operation 873 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 873 'br' <Predicate = (!tmp_11 & tmp_150 == 36)> <Delay = 0.00>
ST_14 : Operation 874 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 874 'store' <Predicate = (!tmp_11 & tmp_150 == 35)> <Delay = 0.00>
ST_14 : Operation 875 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 875 'br' <Predicate = (!tmp_11 & tmp_150 == 35)> <Delay = 0.00>
ST_14 : Operation 876 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 876 'store' <Predicate = (!tmp_11 & tmp_150 == 34)> <Delay = 0.00>
ST_14 : Operation 877 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 877 'br' <Predicate = (!tmp_11 & tmp_150 == 34)> <Delay = 0.00>
ST_14 : Operation 878 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 878 'store' <Predicate = (!tmp_11 & tmp_150 == 33)> <Delay = 0.00>
ST_14 : Operation 879 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 879 'br' <Predicate = (!tmp_11 & tmp_150 == 33)> <Delay = 0.00>
ST_14 : Operation 880 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 880 'store' <Predicate = (!tmp_11 & tmp_150 == 32)> <Delay = 0.00>
ST_14 : Operation 881 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 881 'br' <Predicate = (!tmp_11 & tmp_150 == 32)> <Delay = 0.00>
ST_14 : Operation 882 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 882 'store' <Predicate = (!tmp_11 & tmp_150 == 31)> <Delay = 0.00>
ST_14 : Operation 883 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 883 'br' <Predicate = (!tmp_11 & tmp_150 == 31)> <Delay = 0.00>
ST_14 : Operation 884 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 884 'store' <Predicate = (!tmp_11 & tmp_150 == 30)> <Delay = 0.00>
ST_14 : Operation 885 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 885 'br' <Predicate = (!tmp_11 & tmp_150 == 30)> <Delay = 0.00>
ST_14 : Operation 886 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 886 'store' <Predicate = (!tmp_11 & tmp_150 == 29)> <Delay = 0.00>
ST_14 : Operation 887 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 887 'br' <Predicate = (!tmp_11 & tmp_150 == 29)> <Delay = 0.00>
ST_14 : Operation 888 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 888 'store' <Predicate = (!tmp_11 & tmp_150 == 28)> <Delay = 0.00>
ST_14 : Operation 889 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 889 'br' <Predicate = (!tmp_11 & tmp_150 == 28)> <Delay = 0.00>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 890 'store' <Predicate = (!tmp_11 & tmp_150 == 27)> <Delay = 0.00>
ST_14 : Operation 891 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 891 'br' <Predicate = (!tmp_11 & tmp_150 == 27)> <Delay = 0.00>
ST_14 : Operation 892 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 892 'store' <Predicate = (!tmp_11 & tmp_150 == 26)> <Delay = 0.00>
ST_14 : Operation 893 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 893 'br' <Predicate = (!tmp_11 & tmp_150 == 26)> <Delay = 0.00>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 894 'store' <Predicate = (!tmp_11 & tmp_150 == 25)> <Delay = 0.00>
ST_14 : Operation 895 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 895 'br' <Predicate = (!tmp_11 & tmp_150 == 25)> <Delay = 0.00>
ST_14 : Operation 896 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 896 'store' <Predicate = (!tmp_11 & tmp_150 == 24)> <Delay = 0.00>
ST_14 : Operation 897 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 897 'br' <Predicate = (!tmp_11 & tmp_150 == 24)> <Delay = 0.00>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 898 'store' <Predicate = (!tmp_11 & tmp_150 == 23)> <Delay = 0.00>
ST_14 : Operation 899 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 899 'br' <Predicate = (!tmp_11 & tmp_150 == 23)> <Delay = 0.00>
ST_14 : Operation 900 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 900 'store' <Predicate = (!tmp_11 & tmp_150 == 22)> <Delay = 0.00>
ST_14 : Operation 901 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 901 'br' <Predicate = (!tmp_11 & tmp_150 == 22)> <Delay = 0.00>
ST_14 : Operation 902 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 902 'store' <Predicate = (!tmp_11 & tmp_150 == 21)> <Delay = 0.00>
ST_14 : Operation 903 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 903 'br' <Predicate = (!tmp_11 & tmp_150 == 21)> <Delay = 0.00>
ST_14 : Operation 904 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 904 'store' <Predicate = (!tmp_11 & tmp_150 == 20)> <Delay = 0.00>
ST_14 : Operation 905 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 905 'br' <Predicate = (!tmp_11 & tmp_150 == 20)> <Delay = 0.00>
ST_14 : Operation 906 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 906 'store' <Predicate = (!tmp_11 & tmp_150 == 19)> <Delay = 0.00>
ST_14 : Operation 907 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 907 'br' <Predicate = (!tmp_11 & tmp_150 == 19)> <Delay = 0.00>
ST_14 : Operation 908 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 908 'store' <Predicate = (!tmp_11 & tmp_150 == 18)> <Delay = 0.00>
ST_14 : Operation 909 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 909 'br' <Predicate = (!tmp_11 & tmp_150 == 18)> <Delay = 0.00>
ST_14 : Operation 910 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 910 'store' <Predicate = (!tmp_11 & tmp_150 == 17)> <Delay = 0.00>
ST_14 : Operation 911 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 911 'br' <Predicate = (!tmp_11 & tmp_150 == 17)> <Delay = 0.00>
ST_14 : Operation 912 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 912 'store' <Predicate = (!tmp_11 & tmp_150 == 16)> <Delay = 0.00>
ST_14 : Operation 913 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 913 'br' <Predicate = (!tmp_11 & tmp_150 == 16)> <Delay = 0.00>
ST_14 : Operation 914 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 914 'store' <Predicate = (!tmp_11 & tmp_150 == 15)> <Delay = 0.00>
ST_14 : Operation 915 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 915 'br' <Predicate = (!tmp_11 & tmp_150 == 15)> <Delay = 0.00>
ST_14 : Operation 916 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 916 'store' <Predicate = (!tmp_11 & tmp_150 == 14)> <Delay = 0.00>
ST_14 : Operation 917 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 917 'br' <Predicate = (!tmp_11 & tmp_150 == 14)> <Delay = 0.00>
ST_14 : Operation 918 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 918 'store' <Predicate = (!tmp_11 & tmp_150 == 13)> <Delay = 0.00>
ST_14 : Operation 919 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 919 'br' <Predicate = (!tmp_11 & tmp_150 == 13)> <Delay = 0.00>
ST_14 : Operation 920 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 920 'store' <Predicate = (!tmp_11 & tmp_150 == 12)> <Delay = 0.00>
ST_14 : Operation 921 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 921 'br' <Predicate = (!tmp_11 & tmp_150 == 12)> <Delay = 0.00>
ST_14 : Operation 922 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 922 'store' <Predicate = (!tmp_11 & tmp_150 == 11)> <Delay = 0.00>
ST_14 : Operation 923 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 923 'br' <Predicate = (!tmp_11 & tmp_150 == 11)> <Delay = 0.00>
ST_14 : Operation 924 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 924 'store' <Predicate = (!tmp_11 & tmp_150 == 10)> <Delay = 0.00>
ST_14 : Operation 925 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 925 'br' <Predicate = (!tmp_11 & tmp_150 == 10)> <Delay = 0.00>
ST_14 : Operation 926 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 926 'store' <Predicate = (!tmp_11 & tmp_150 == 9)> <Delay = 0.00>
ST_14 : Operation 927 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 927 'br' <Predicate = (!tmp_11 & tmp_150 == 9)> <Delay = 0.00>
ST_14 : Operation 928 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 928 'store' <Predicate = (!tmp_11 & tmp_150 == 8)> <Delay = 0.00>
ST_14 : Operation 929 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 929 'br' <Predicate = (!tmp_11 & tmp_150 == 8)> <Delay = 0.00>
ST_14 : Operation 930 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 930 'store' <Predicate = (!tmp_11 & tmp_150 == 7)> <Delay = 0.00>
ST_14 : Operation 931 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 931 'br' <Predicate = (!tmp_11 & tmp_150 == 7)> <Delay = 0.00>
ST_14 : Operation 932 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 932 'store' <Predicate = (!tmp_11 & tmp_150 == 6)> <Delay = 0.00>
ST_14 : Operation 933 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 933 'br' <Predicate = (!tmp_11 & tmp_150 == 6)> <Delay = 0.00>
ST_14 : Operation 934 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 934 'store' <Predicate = (!tmp_11 & tmp_150 == 5)> <Delay = 0.00>
ST_14 : Operation 935 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 935 'br' <Predicate = (!tmp_11 & tmp_150 == 5)> <Delay = 0.00>
ST_14 : Operation 936 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 936 'store' <Predicate = (!tmp_11 & tmp_150 == 4)> <Delay = 0.00>
ST_14 : Operation 937 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 937 'br' <Predicate = (!tmp_11 & tmp_150 == 4)> <Delay = 0.00>
ST_14 : Operation 938 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 938 'store' <Predicate = (!tmp_11 & tmp_150 == 3)> <Delay = 0.00>
ST_14 : Operation 939 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 939 'br' <Predicate = (!tmp_11 & tmp_150 == 3)> <Delay = 0.00>
ST_14 : Operation 940 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 940 'store' <Predicate = (!tmp_11 & tmp_150 == 2)> <Delay = 0.00>
ST_14 : Operation 941 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 941 'br' <Predicate = (!tmp_11 & tmp_150 == 2)> <Delay = 0.00>
ST_14 : Operation 942 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 942 'store' <Predicate = (!tmp_11 & tmp_150 == 1)> <Delay = 0.00>
ST_14 : Operation 943 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 943 'br' <Predicate = (!tmp_11 & tmp_150 == 1)> <Delay = 0.00>
ST_14 : Operation 944 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 944 'store' <Predicate = (!tmp_11 & tmp_150 == 0)> <Delay = 0.00>
ST_14 : Operation 945 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 945 'br' <Predicate = (!tmp_11 & tmp_150 == 0)> <Delay = 0.00>
ST_14 : Operation 946 [1/1] (0.00ns)   --->   "store i16 %tmp_13, i16* %res_63_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 946 'store' <Predicate = (!tmp_11 & tmp_150 == 63)> <Delay = 0.00>
ST_14 : Operation 947 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 947 'br' <Predicate = (!tmp_11 & tmp_150 == 63)> <Delay = 0.00>
ST_14 : Operation 948 [1/1] (0.00ns)   --->   "%res_63_V_write_assign_load = load i16* %res_63_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 948 'load' 'res_63_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 949 [1/1] (0.00ns)   --->   "%res_30_V_write_assign_load = load i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 949 'load' 'res_30_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 950 [1/1] (0.00ns)   --->   "%res_62_V_write_assign_load = load i16* %res_62_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 950 'load' 'res_62_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 951 [1/1] (0.00ns)   --->   "%res_61_V_write_assign_load = load i16* %res_61_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 951 'load' 'res_61_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 952 [1/1] (0.00ns)   --->   "%res_31_V_write_assign_load = load i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 952 'load' 'res_31_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 953 [1/1] (0.00ns)   --->   "%res_60_V_write_assign_load = load i16* %res_60_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 953 'load' 'res_60_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 954 [1/1] (0.00ns)   --->   "%res_59_V_write_assign_load = load i16* %res_59_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 954 'load' 'res_59_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 955 [1/1] (0.00ns)   --->   "%res_32_V_write_assign_load = load i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 955 'load' 'res_32_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 956 [1/1] (0.00ns)   --->   "%res_58_V_write_assign_load = load i16* %res_58_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 956 'load' 'res_58_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 957 [1/1] (0.00ns)   --->   "%res_57_V_write_assign_load = load i16* %res_57_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 957 'load' 'res_57_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 958 [1/1] (0.00ns)   --->   "%res_33_V_write_assign_load = load i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 958 'load' 'res_33_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 959 [1/1] (0.00ns)   --->   "%res_56_V_write_assign_load = load i16* %res_56_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 959 'load' 'res_56_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 960 [1/1] (0.00ns)   --->   "%res_55_V_write_assign_load = load i16* %res_55_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 960 'load' 'res_55_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 961 [1/1] (0.00ns)   --->   "%res_34_V_write_assign_load = load i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 961 'load' 'res_34_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 962 [1/1] (0.00ns)   --->   "%res_54_V_write_assign_load = load i16* %res_54_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 962 'load' 'res_54_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 963 [1/1] (0.00ns)   --->   "%res_53_V_write_assign_load = load i16* %res_53_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 963 'load' 'res_53_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 964 [1/1] (0.00ns)   --->   "%res_35_V_write_assign_load = load i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 964 'load' 'res_35_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 965 [1/1] (0.00ns)   --->   "%res_52_V_write_assign_load = load i16* %res_52_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 965 'load' 'res_52_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 966 [1/1] (0.00ns)   --->   "%res_51_V_write_assign_load = load i16* %res_51_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 966 'load' 'res_51_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 967 [1/1] (0.00ns)   --->   "%res_36_V_write_assign_load = load i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 967 'load' 'res_36_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 968 [1/1] (0.00ns)   --->   "%res_50_V_write_assign_load = load i16* %res_50_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 968 'load' 'res_50_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 969 [1/1] (0.00ns)   --->   "%res_49_V_write_assign_load = load i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 969 'load' 'res_49_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 970 [1/1] (0.00ns)   --->   "%res_37_V_write_assign_load = load i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 970 'load' 'res_37_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 971 [1/1] (0.00ns)   --->   "%res_48_V_write_assign_load = load i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 971 'load' 'res_48_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 972 [1/1] (0.00ns)   --->   "%res_47_V_write_assign_load = load i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 972 'load' 'res_47_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 973 [1/1] (0.00ns)   --->   "%res_38_V_write_assign_load = load i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 973 'load' 'res_38_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 974 [1/1] (0.00ns)   --->   "%res_46_V_write_assign_load = load i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 974 'load' 'res_46_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 975 [1/1] (0.00ns)   --->   "%res_45_V_write_assign_load = load i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 975 'load' 'res_45_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 976 [1/1] (0.00ns)   --->   "%res_39_V_write_assign_load = load i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 976 'load' 'res_39_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 977 [1/1] (0.00ns)   --->   "%res_44_V_write_assign_load = load i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 977 'load' 'res_44_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 978 [1/1] (0.00ns)   --->   "%res_43_V_write_assign_load = load i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 978 'load' 'res_43_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 979 [1/1] (0.00ns)   --->   "%res_40_V_write_assign_load = load i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 979 'load' 'res_40_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 980 [1/1] (0.00ns)   --->   "%res_42_V_write_assign_load = load i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 980 'load' 'res_42_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 981 [1/1] (0.00ns)   --->   "%res_41_V_write_assign_load = load i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 981 'load' 'res_41_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 982 [1/1] (0.00ns)   --->   "%res_29_V_write_assign_load = load i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 982 'load' 'res_29_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 983 [1/1] (0.00ns)   --->   "%res_28_V_write_assign_load = load i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 983 'load' 'res_28_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 984 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_load = load i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 984 'load' 'res_0_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 985 [1/1] (0.00ns)   --->   "%res_27_V_write_assign_load = load i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 985 'load' 'res_27_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 986 [1/1] (0.00ns)   --->   "%res_26_V_write_assign_load = load i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 986 'load' 'res_26_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 987 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_load = load i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 987 'load' 'res_1_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 988 [1/1] (0.00ns)   --->   "%res_25_V_write_assign_load = load i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 988 'load' 'res_25_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 989 [1/1] (0.00ns)   --->   "%res_24_V_write_assign_load = load i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 989 'load' 'res_24_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 990 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_load = load i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 990 'load' 'res_2_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 991 [1/1] (0.00ns)   --->   "%res_23_V_write_assign_load = load i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 991 'load' 'res_23_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 992 [1/1] (0.00ns)   --->   "%res_22_V_write_assign_load = load i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 992 'load' 'res_22_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 993 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_load = load i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 993 'load' 'res_3_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 994 [1/1] (0.00ns)   --->   "%res_21_V_write_assign_load = load i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 994 'load' 'res_21_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 995 [1/1] (0.00ns)   --->   "%res_20_V_write_assign_load = load i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 995 'load' 'res_20_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 996 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_load = load i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 996 'load' 'res_4_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 997 [1/1] (0.00ns)   --->   "%res_19_V_write_assign_load = load i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 997 'load' 'res_19_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 998 [1/1] (0.00ns)   --->   "%res_18_V_write_assign_load = load i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 998 'load' 'res_18_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_load = load i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 999 'load' 'res_5_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1000 [1/1] (0.00ns)   --->   "%res_17_V_write_assign_load = load i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1000 'load' 'res_17_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1001 [1/1] (0.00ns)   --->   "%res_16_V_write_assign_load = load i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1001 'load' 'res_16_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1002 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_load = load i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1002 'load' 'res_6_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1003 [1/1] (0.00ns)   --->   "%res_15_V_write_assign_load = load i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1003 'load' 'res_15_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1004 [1/1] (0.00ns)   --->   "%res_14_V_write_assign_load = load i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1004 'load' 'res_14_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1005 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_load = load i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1005 'load' 'res_7_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1006 [1/1] (0.00ns)   --->   "%res_13_V_write_assign_load = load i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1006 'load' 'res_13_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (0.00ns)   --->   "%res_12_V_write_assign_load = load i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1007 'load' 'res_12_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1008 [1/1] (0.00ns)   --->   "%res_8_V_write_assign_load = load i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1008 'load' 'res_8_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1009 [1/1] (0.00ns)   --->   "%res_11_V_write_assign_load = load i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1009 'load' 'res_11_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1010 [1/1] (0.00ns)   --->   "%res_10_V_write_assign_load = load i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1010 'load' 'res_10_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%res_9_V_write_assign_load = load i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1011 'load' 'res_9_V_write_assign_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1012 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign_load, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1012 'insertvalue' 'mrv' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1013 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign_load, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1013 'insertvalue' 'mrv_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1014 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign_load, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1014 'insertvalue' 'mrv_2' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign_load, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1015 'insertvalue' 'mrv_3' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign_load, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1016 'insertvalue' 'mrv_4' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign_load, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1017 'insertvalue' 'mrv_5' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1018 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign_load, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1018 'insertvalue' 'mrv_6' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1019 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign_load, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1019 'insertvalue' 'mrv_7' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1020 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign_load, 8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1020 'insertvalue' 'mrv_8' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign_load, 9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1021 'insertvalue' 'mrv_9' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1022 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %res_10_V_write_assign_load, 10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1022 'insertvalue' 'mrv_10' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1023 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %res_11_V_write_assign_load, 11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1023 'insertvalue' 'mrv_11' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1024 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %res_12_V_write_assign_load, 12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1024 'insertvalue' 'mrv_12' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1025 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %res_13_V_write_assign_load, 13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1025 'insertvalue' 'mrv_13' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1026 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %res_14_V_write_assign_load, 14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1026 'insertvalue' 'mrv_14' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1027 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %res_15_V_write_assign_load, 15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1027 'insertvalue' 'mrv_15' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1028 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %res_16_V_write_assign_load, 16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1028 'insertvalue' 'mrv_16' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1029 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %res_17_V_write_assign_load, 17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1029 'insertvalue' 'mrv_17' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %res_18_V_write_assign_load, 18" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1030 'insertvalue' 'mrv_18' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1031 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %res_19_V_write_assign_load, 19" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1031 'insertvalue' 'mrv_19' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1032 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %res_20_V_write_assign_load, 20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1032 'insertvalue' 'mrv_20' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %res_21_V_write_assign_load, 21" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1033 'insertvalue' 'mrv_21' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %res_22_V_write_assign_load, 22" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1034 'insertvalue' 'mrv_22' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1035 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %res_23_V_write_assign_load, 23" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1035 'insertvalue' 'mrv_23' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1036 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %res_24_V_write_assign_load, 24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1036 'insertvalue' 'mrv_24' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %res_25_V_write_assign_load, 25" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1037 'insertvalue' 'mrv_25' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %res_26_V_write_assign_load, 26" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1038 'insertvalue' 'mrv_26' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1039 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %res_27_V_write_assign_load, 27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1039 'insertvalue' 'mrv_27' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %res_28_V_write_assign_load, 28" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1040 'insertvalue' 'mrv_28' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1041 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %res_29_V_write_assign_load, 29" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1041 'insertvalue' 'mrv_29' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %res_30_V_write_assign_load, 30" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1042 'insertvalue' 'mrv_30' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1043 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %res_31_V_write_assign_load, 31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1043 'insertvalue' 'mrv_31' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31, i16 %res_32_V_write_assign_load, 32" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1044 'insertvalue' 'mrv_32' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1045 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_32, i16 %res_33_V_write_assign_load, 33" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1045 'insertvalue' 'mrv_33' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1046 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_33, i16 %res_34_V_write_assign_load, 34" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1046 'insertvalue' 'mrv_34' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1047 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_34, i16 %res_35_V_write_assign_load, 35" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1047 'insertvalue' 'mrv_35' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1048 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_35, i16 %res_36_V_write_assign_load, 36" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1048 'insertvalue' 'mrv_36' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_36, i16 %res_37_V_write_assign_load, 37" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1049 'insertvalue' 'mrv_37' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_37, i16 %res_38_V_write_assign_load, 38" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1050 'insertvalue' 'mrv_38' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_38, i16 %res_39_V_write_assign_load, 39" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1051 'insertvalue' 'mrv_39' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_39, i16 %res_40_V_write_assign_load, 40" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1052 'insertvalue' 'mrv_40' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_40, i16 %res_41_V_write_assign_load, 41" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1053 'insertvalue' 'mrv_41' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1054 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_41, i16 %res_42_V_write_assign_load, 42" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1054 'insertvalue' 'mrv_42' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1055 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_42, i16 %res_43_V_write_assign_load, 43" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1055 'insertvalue' 'mrv_43' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1056 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_43, i16 %res_44_V_write_assign_load, 44" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1056 'insertvalue' 'mrv_44' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1057 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_44, i16 %res_45_V_write_assign_load, 45" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1057 'insertvalue' 'mrv_45' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1058 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_45, i16 %res_46_V_write_assign_load, 46" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1058 'insertvalue' 'mrv_46' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1059 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_46, i16 %res_47_V_write_assign_load, 47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1059 'insertvalue' 'mrv_47' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1060 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_47, i16 %res_48_V_write_assign_load, 48" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1060 'insertvalue' 'mrv_48' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1061 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_48, i16 %res_49_V_write_assign_load, 49" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1061 'insertvalue' 'mrv_49' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1062 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_49, i16 %res_50_V_write_assign_load, 50" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1062 'insertvalue' 'mrv_50' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1063 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_50, i16 %res_51_V_write_assign_load, 51" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1063 'insertvalue' 'mrv_51' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1064 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_51, i16 %res_52_V_write_assign_load, 52" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1064 'insertvalue' 'mrv_52' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1065 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_52, i16 %res_53_V_write_assign_load, 53" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1065 'insertvalue' 'mrv_53' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1066 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_53, i16 %res_54_V_write_assign_load, 54" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1066 'insertvalue' 'mrv_54' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1067 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_54, i16 %res_55_V_write_assign_load, 55" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1067 'insertvalue' 'mrv_55' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1068 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_55, i16 %res_56_V_write_assign_load, 56" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1068 'insertvalue' 'mrv_56' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1069 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_56, i16 %res_57_V_write_assign_load, 57" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1069 'insertvalue' 'mrv_57' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_57, i16 %res_58_V_write_assign_load, 58" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1070 'insertvalue' 'mrv_58' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_58, i16 %res_59_V_write_assign_load, 59" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1071 'insertvalue' 'mrv_59' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_59, i16 %res_60_V_write_assign_load, 60" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1072 'insertvalue' 'mrv_60' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1073 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_60, i16 %res_61_V_write_assign_load, 61" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1073 'insertvalue' 'mrv_61' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1074 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_61, i16 %res_62_V_write_assign_load, 62" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1074 'insertvalue' 'mrv_62' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1075 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_62, i16 %res_63_V_write_assign_load, 63" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1075 'insertvalue' 'mrv_s' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 1076 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1076 'ret' <Predicate = (tmp_11)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 1077 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 1077 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [7]  (1.35 ns)

 <State 2>: 6.05ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [7]  (0 ns)
	'sub' operation ('tmp_137', firmware/nnet_utils/nnet_dense_latency.h:38) [20]  (1.79 ns)
	'select' operation ('tmp_141', firmware/nnet_utils/nnet_dense_latency.h:37) [24]  (0 ns)
	'lshr' operation ('tmp_145', firmware/nnet_utils/nnet_dense_latency.h:38) [28]  (4.25 ns)

 <State 3>: 2.78ns
The critical path consists of the following:
	'lshr' operation ('tmp_146', firmware/nnet_utils/nnet_dense_latency.h:38) [29]  (0 ns)
	'and' operation ('tmp_147', firmware/nnet_utils/nnet_dense_latency.h:38) [30]  (2.78 ns)

 <State 4>: 4.6ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [36]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [44]  (1.82 ns)
	'getelementptr' operation ('w2_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [46]  (0 ns)
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w2_V' [47]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w2_V' [47]  (2.77 ns)

 <State 6>: 6.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [49]  (6.35 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [51]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_7', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [52]  (2.77 ns)

 <State 8>: 2.53ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [124]  (0 ns)
	'mux' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48) [196]  (2.53 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48 on local variable 'acc[63].V' [358]  (0 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.73ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [523]  (0 ns)
	'add' operation ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [526]  (1.73 ns)

 <State 11>: 4.6ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [534]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [606]  (1.82 ns)
	'getelementptr' operation ('mult_V_addr_2', firmware/nnet_utils/nnet_dense_latency.h:58) [610]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [611]  (2.77 ns)

 <State 12>: 5.96ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [611]  (2.77 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [612]  (1.84 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58 on local variable 'acc[63].V' [762]  (1.35 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.53ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [878]  (0 ns)
	'mux' operation ('tmp_13', firmware/nnet_utils/nnet_dense_latency.h:64) [950]  (2.53 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
