Analysis & Synthesis report for DECA_Gsensor
Sun May 31 22:52:10 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Source assignments for led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|altsyncram_ifa1:altsyncram2
 22. Parameter Settings for User Entity Instance: SPI_CTL:spi
 23. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_dual_boot:dual_boot_0
 24. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller
 25. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: led_driver:u_led_driver|altshift_taps:dig_2_rtl_0
 29. altshift_taps Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 31. Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller"
 32. Port Connectivity Checks: "dual_boot:dual_boot|altera_dual_boot:dual_boot_0"
 33. Port Connectivity Checks: "led_driver:u_led_driver"
 34. Port Connectivity Checks: "TP:tp"
 35. Port Connectivity Checks: "SPI_CTL:spi"
 36. SignalTap II Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 31 22:52:10 2015       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DECA_Gsensor                                ;
; Top-level Entity Name              ; DECA_Gsensor                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,402                                       ;
;     Total combinational functions  ; 1,142                                       ;
;     Dedicated logic registers      ; 1,918                                       ;
; Total registers                    ; 1918                                        ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 426,124                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; DECA_Gsensor       ; DECA_Gsensor       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; dual_boot/synthesis/dual_boot.v                                    ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/dual_boot.v                                    ; dual_boot   ;
; dual_boot/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/submodules/altera_reset_controller.v           ; dual_boot   ;
; dual_boot/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/submodules/altera_reset_synchronizer.v         ; dual_boot   ;
; dual_boot/synthesis/submodules/altera_dual_boot.v                  ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/submodules/altera_dual_boot.v                  ; dual_boot   ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v            ; yes             ; Encrypted User Verilog HDL File              ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v            ; dual_boot   ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot.v                 ; yes             ; Encrypted User Verilog HDL File              ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v                 ; dual_boot   ;
; V/TP.v                                                             ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/V/TP.v                                                             ;             ;
; V/SPI_CTL.v                                                        ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/V/SPI_CTL.v                                                        ;             ;
; V/led_driver.v                                                     ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/V/led_driver.v                                                     ;             ;
; DECA_Gsensor.v                                                     ; yes             ; User Verilog HDL File                        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/DECA_Gsensor.v                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                      ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                         ;             ;
; db/cntr_d7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_d7i.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;             ;
; db/altsyncram_oe14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/altsyncram_oe14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;             ;
; db/mux_j7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                                      ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/decode_3af.tdf                                                  ;             ;
; db/cntr_msh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_msh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_6rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_6rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld  ;
; db/ip/slde77400bf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                               ;             ;
; db/shift_taps_vhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/shift_taps_vhm.tdf                                              ;             ;
; db/altsyncram_ifa1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/altsyncram_ifa1.tdf                                             ;             ;
; db/cntr_g5f.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_g5f.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_6lg.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/OneDrive/Zippleback/DECA/Workshop_Logistics/deca_lab_files/factory_recovery/DECA_Gsensor/db/cntr_6lg.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 2,402               ;
;                                             ;                     ;
; Total combinational functions               ; 1142                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 505                 ;
;     -- 3 input functions                    ; 331                 ;
;     -- <=2 input functions                  ; 306                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 921                 ;
;     -- arithmetic mode                      ; 221                 ;
;                                             ;                     ;
; Total registers                             ; 1918                ;
;     -- Dedicated logic registers            ; 1918                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 21                  ;
; Total memory bits                           ; 426124              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; SPI_CTL:spi|SYS_CLK ;
; Maximum fan-out                             ; 1185                ;
; Total fan-out                               ; 12323               ;
; Average fan-out                             ; 3.82                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DECA_Gsensor                                                                                           ; 1142 (1)          ; 1918 (0)     ; 426124      ; 0          ; 0            ; 0       ; 0         ; 21   ; 0            ; 0          ; |DECA_Gsensor                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |SPI_CTL:spi|                                                                                        ; 160 (160)         ; 98 (98)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|SPI_CTL:spi                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |dual_boot:dual_boot|                                                                                ; 22 (0)            ; 14 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot                                                                                                                                                                                                                                                                                                                   ; dual_boot    ;
;       |altera_dual_boot:dual_boot_0|                                                                    ; 22 (0)            ; 11 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0                                                                                                                                                                                                                                                                                      ; dual_boot    ;
;          |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                                   ; 22 (1)            ; 11 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                                                                                                                                           ; dual_boot    ;
;             |alt_dual_boot:alt_dual_boot|                                                               ; 21 (21)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                                                                                                                                               ; dual_boot    ;
;       |altera_reset_controller:rst_controller|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; dual_boot    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; dual_boot    ;
;    |led_driver:u_led_driver|                                                                            ; 122 (106)         ; 94 (85)      ; 140         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altshift_taps:dig_2_rtl_0|                                                                       ; 16 (0)            ; 9 (0)        ; 140         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0                                                                                                                                                                                                                                                                                     ; work         ;
;          |shift_taps_vhm:auto_generated|                                                                ; 16 (0)            ; 9 (1)        ; 140         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_ifa1:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 140         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|altsyncram_ifa1:altsyncram2                                                                                                                                                                                                                           ; work         ;
;             |cntr_6lg:cntr3|                                                                            ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|cntr_6lg:cntr3                                                                                                                                                                                                                                        ; work         ;
;             |cntr_g5f:cntr1|                                                                            ; 10 (9)            ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|cntr_g5f:cntr1                                                                                                                                                                                                                                        ; work         ;
;                |cmpr_grb:cmpr6|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr6                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 121 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 121 (1)           ; 90 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 120 (0)           ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                          ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 120 (81)          ; 85 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                             ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                     ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 715 (2)           ; 1622 (209)   ; 425984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 713 (0)           ; 1413 (0)     ; 425984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 713 (88)          ; 1413 (500)   ; 425984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_3af:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_j7c:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 425984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_oe14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 425984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oe14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 249 (3)           ; 539 (2)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 208 (0)           ; 520 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 312 (312)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 208 (0)           ; 208 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (36)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 195 (10)          ; 179 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_msh:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_msh:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_cki:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_6rh:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_odi:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 104 (104)         ; 104 (104)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DECA_Gsensor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|altsyncram_ifa1:altsyncram2|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 14           ; 10           ; 14           ; 10           ; 140    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oe14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 104          ; 4096         ; 104          ; 425984 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                   ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                            ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                    ; 15.0    ; N/A          ; N/A          ; |DECA_Gsensor|dual_boot:dual_boot                                                                                                                                                                          ; dual_boot.qsys  ;
; Altera ; altera_dual_boot        ; 15.0    ; N/A          ; N/A          ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0                                                                                                                                             ; dual_boot.qsys  ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                  ;                 ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                      ;                 ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DECA_Gsensor|dual_boot:dual_boot|altera_reset_controller:rst_controller                                                                                                                                   ; dual_boot.qsys  ;
+--------+-------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; Name                             ; current_state.STATE_CLR_BUSY ; current_state.STATE_CLR_END ; current_state.STATE_CLR_WR_INREG ; current_state.STATE_CLR_RD_INREG ; current_state.STATE_CLR_RD_APP2 ; current_state.STATE_CLR_RD_APP1 ; current_state.STATE_CLR_RD_WD ; current_state.STATE_CLR ; current_state.STATE_WRITE_UPDATE ; current_state.STATE_WRITE ; current_state.STATE_WRITE_SETUP ; current_state.STATE_READ_UPDATE ; current_state.STATE_READ_EXTRA ; current_state.STATE_READ ; current_state.STATE_READ_CAPTURE ; current_state.STATE_READ_DUMMY ; current_state.STATE_READ_WRITE ; current_state.STATE_READ_SETUP ; current_state.STATE_SAME ; current_state.STATE_INIT ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; current_state.STATE_INIT         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 0                        ;
; current_state.STATE_SAME         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 1                        ; 1                        ;
; current_state.STATE_READ_SETUP   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 1                              ; 0                        ; 1                        ;
; current_state.STATE_READ_WRITE   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 1                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_DUMMY   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 1                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_CAPTURE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 1                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 1                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_EXTRA   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 1                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_UPDATE  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 1                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_SETUP  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 1                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE        ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 1                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_UPDATE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 1                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR          ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 1                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_WD    ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 1                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP1  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 1                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP2  ; 0                            ; 0                           ; 0                                ; 0                                ; 1                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_INREG ; 0                            ; 0                           ; 0                                ; 1                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_WR_INREG ; 0                            ; 0                           ; 1                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_END      ; 0                            ; 1                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_BUSY     ; 1                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                        ;
; SPI_CTL:spi|ST[5..7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[0..37]                                             ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0..4]                                              ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[39]                                                ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; SPI_CTL:spi|CREG[0..7]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~5                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~6                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~7                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~8                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~9                                                   ; Lost fanout                                                                                                                                                        ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME                                          ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                     ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                         ; Merged with dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0..40]                                ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock                                                                                                                               ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                    ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                            ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                   ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                           ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                       ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                      ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                          ; Lost fanout                                                                                                                                                        ;
; Total Number of Removed Registers = 133                                                                                                                                                   ;                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]        ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy,                                                           ;
;                                                                                                                                                  ; due to stuck port data_in ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[40],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[39],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[38],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[37],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[36],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[35],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[34],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[33],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[32],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[31],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[30],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[29],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[28],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[27],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[26],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[25],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[24],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[23],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[22],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[21],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[20],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[19],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[18],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[17],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[16],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[15],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[14],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[13],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[12],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[11],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[10],                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[9],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[8],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[7],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[6],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[5],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[4],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[3],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[2],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[1],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0],                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]  ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE,                                 ;
;                                                                                                                                                  ; due to stuck port data_in ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY,                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ,                                       ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA,                                 ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk,                                                         ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE,                                ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR,                                        ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG,                               ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END,                                    ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY,                                   ;
;                                                                                                                                                  ;                           ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                        ;
; SPI_CTL:spi|CREG[0]                                                                                                                              ; Stuck at GND              ; SPI_CTL:spi|CREG[1], SPI_CTL:spi|CREG[2], SPI_CTL:spi|CREG[3], SPI_CTL:spi|CREG[4],                                                                                                     ;
;                                                                                                                                                  ; due to stuck port data_in ; SPI_CTL:spi|CREG[5], SPI_CTL:spi|CREG[6], SPI_CTL:spi|CREG[7]                                                                                                                           ;
; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]        ; Stuck at GND              ; dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                              ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1918  ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 732   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 820   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; led_driver:u_led_driver|dig_offset_dcnt[7]                                                                                                                                                                                                               ; 2       ;
; led_driver:u_led_driver|dig_offset_dcnt[6]                                                                                                                                                                                                               ; 2       ;
; led_driver:u_led_driver|dig_offset_dcnt[5]                                                                                                                                                                                                               ; 2       ;
; led_driver:u_led_driver|dig_offset_dcnt[2]                                                                                                                                                                                                               ; 2       ;
; led_driver:u_led_driver|dig_offset_dcnt[10]                                                                                                                                                                                                              ; 2       ;
; SPI_CTL:spi|CS                                                                                                                                                                                                                                           ; 5       ;
; SPI_CTL:spi|SCLK                                                                                                                                                                                                                                         ; 4       ;
; SPI_CTL:spi|WORD_CNT[0]                                                                                                                                                                                                                                  ; 10      ;
; led_driver:u_led_driver|det_dig_offset                                                                                                                                                                                                                   ; 12      ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; 11      ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                             ; 1       ;
; led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|dffe4                                                                                                                                                                    ; 10      ;
; dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+--------------------------------------+-------------------------------------+------------+
; Register Name                        ; Megafunction                        ; Type       ;
+--------------------------------------+-------------------------------------+------------+
; led_driver:u_led_driver|dig_17[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_16[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_15[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_14[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_13[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_12[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_11[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_10[0..9] ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_9[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_8[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_7[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_6[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_5[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_4[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_3[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
; led_driver:u_led_driver|dig_2[0..9]  ; led_driver:u_led_driver|dig_2_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------+-------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DECA_Gsensor|led_driver:u_led_driver|oLED[1]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DECA_Gsensor|led_driver:u_led_driver|oLED[2]                                                                                                       ;
; 32:1               ; 8 bits    ; 168 LEs       ; 16 LEs               ; 152 LEs                ; Yes        ; |DECA_Gsensor|SPI_CTL:spi|BIT_CNT[7]                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DECA_Gsensor|led_driver:u_led_driver|oLED[3]                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |DECA_Gsensor|led_driver:u_led_driver|oLED[7]                                                                                                       ;
; 34:1               ; 7 bits    ; 154 LEs       ; 14 LEs               ; 140 LEs                ; Yes        ; |DECA_Gsensor|SPI_CTL:spi|WORD_CNT[2]                                                                                                               ;
; 20:1               ; 15 bits   ; 195 LEs       ; 30 LEs               ; 165 LEs                ; Yes        ; |DECA_Gsensor|SPI_CTL:spi|RDATA[4]                                                                                                                  ;
; 21:1               ; 14 bits   ; 196 LEs       ; 28 LEs               ; 168 LEs                ; Yes        ; |DECA_Gsensor|SPI_CTL:spi|CREG[11]                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DECA_Gsensor|dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_driver:u_led_driver|altshift_taps:dig_2_rtl_0|shift_taps_vhm:auto_generated|altsyncram_ifa1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_CTL:spi ;
+----------------+------------------+----------------------+
; Parameter Name ; Value            ; Type                 ;
+----------------+------------------+----------------------+
; INT2_CFG       ; 0010010100111111 ; Unsigned Binary      ;
; CTRL_REG1      ; 0010000010000111 ; Unsigned Binary      ;
; R_WHO_AM_I     ; 0000111100000000 ; Unsigned Binary      ;
; R_OUT_X_L      ; 0010100000000000 ; Unsigned Binary      ;
; R_OUT_X_H      ; 0010100100000000 ; Unsigned Binary      ;
+----------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_dual_boot:dual_boot_0 ;
+------------------------+------------------+---------------------------------------------------+
; Parameter Name         ; Value            ; Type                                              ;
+------------------------+------------------+---------------------------------------------------+
; LPM_TYPE               ; ALTERA_DUAL_BOOT ; String                                            ;
; INTENDED_DEVICE_FAMILY ; MAX 10           ; String                                            ;
; A_WIDTH                ; 3                ; Signed Integer                                    ;
; WD_WIDTH               ; 4                ; Signed Integer                                    ;
; RD_WIDTH               ; 17               ; Signed Integer                                    ;
; MAX_DATA_WIDTH         ; 32               ; Signed Integer                                    ;
; CONFIG_CYCLE           ; 29               ; Signed Integer                                    ;
; RESET_TIMER_CYCLE      ; 41               ; Signed Integer                                    ;
+------------------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 104                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 104                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 338                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 104                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_driver:u_led_driver|altshift_taps:dig_2_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 16             ; Untyped                                                          ;
; WIDTH          ; 10             ; Untyped                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_vhm ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                            ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 1                                                 ;
; Entity Instance            ; led_driver:u_led_driver|altshift_taps:dig_2_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                 ;
;     -- TAP_DISTANCE        ; 16                                                ;
;     -- WIDTH               ; 10                                                ;
+----------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dual_boot|altera_dual_boot:dual_boot_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; avmm_rcv_address   ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_read      ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_writedata ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_write     ; Input  ; Info     ; Explicitly unconnected              ;
; avmm_rcv_readdata  ; Output ; Info     ; Explicitly unconnected              ;
+--------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_driver:u_led_driver"                                                                                                                                                                   ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fine_tune     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fine_tune[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TP:tp"                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_CTL:spi"                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DIN_ ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; CREG ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 104                 ; 104              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 206                         ;
;     CLR               ; 17                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 1                           ;
;     SCLR              ; 8                           ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 313                         ;
;     arith             ; 124                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 39                          ;
;     normal            ; 189                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 91                          ;
; cycloneiii_ram_block  ; 10                          ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; TP:tp|BIT_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[0]              ; N/A     ;
; TP:tp|BIT_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[0]              ; N/A     ;
; TP:tp|BIT_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[1]              ; N/A     ;
; TP:tp|BIT_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[1]              ; N/A     ;
; TP:tp|BIT_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[2]              ; N/A     ;
; TP:tp|BIT_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[2]              ; N/A     ;
; TP:tp|BIT_CNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[3]              ; N/A     ;
; TP:tp|BIT_CNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[3]              ; N/A     ;
; TP:tp|BIT_CNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[4]              ; N/A     ;
; TP:tp|BIT_CNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[4]              ; N/A     ;
; TP:tp|BIT_CNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[5]              ; N/A     ;
; TP:tp|BIT_CNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[5]              ; N/A     ;
; TP:tp|BIT_CNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[6]              ; N/A     ;
; TP:tp|BIT_CNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[6]              ; N/A     ;
; TP:tp|BIT_CNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[7]              ; N/A     ;
; TP:tp|BIT_CNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|BIT_CNT[7]              ; N/A     ;
; TP:tp|CS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|CS~_wirecell            ; N/A     ;
; TP:tp|CS             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|CS~_wirecell            ; N/A     ;
; TP:tp|DIN            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|DIN                     ; N/A     ;
; TP:tp|DIN            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|DIN                     ; N/A     ;
; TP:tp|DO             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_SDO                        ; N/A     ;
; TP:tp|DO             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_SDO                        ; N/A     ;
; TP:tp|INT1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_INT1                       ; N/A     ;
; TP:tp|INT1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_INT1                       ; N/A     ;
; TP:tp|INT2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_INT2                       ; N/A     ;
; TP:tp|INT2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_INT2                       ; N/A     ;
; TP:tp|INT2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; G_SENSOR_INT2                       ; N/A     ;
; TP:tp|OUT_X[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[0]                ; N/A     ;
; TP:tp|OUT_X[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[0]                ; N/A     ;
; TP:tp|OUT_X[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[10]               ; N/A     ;
; TP:tp|OUT_X[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[10]               ; N/A     ;
; TP:tp|OUT_X[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[11]               ; N/A     ;
; TP:tp|OUT_X[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[11]               ; N/A     ;
; TP:tp|OUT_X[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[12]               ; N/A     ;
; TP:tp|OUT_X[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[12]               ; N/A     ;
; TP:tp|OUT_X[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[13]               ; N/A     ;
; TP:tp|OUT_X[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[13]               ; N/A     ;
; TP:tp|OUT_X[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[14]               ; N/A     ;
; TP:tp|OUT_X[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[14]               ; N/A     ;
; TP:tp|OUT_X[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[15]               ; N/A     ;
; TP:tp|OUT_X[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[15]               ; N/A     ;
; TP:tp|OUT_X[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[1]                ; N/A     ;
; TP:tp|OUT_X[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[1]                ; N/A     ;
; TP:tp|OUT_X[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[2]                ; N/A     ;
; TP:tp|OUT_X[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[2]                ; N/A     ;
; TP:tp|OUT_X[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[3]                ; N/A     ;
; TP:tp|OUT_X[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[3]                ; N/A     ;
; TP:tp|OUT_X[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[4]                ; N/A     ;
; TP:tp|OUT_X[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[4]                ; N/A     ;
; TP:tp|OUT_X[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[5]                ; N/A     ;
; TP:tp|OUT_X[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[5]                ; N/A     ;
; TP:tp|OUT_X[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[6]                ; N/A     ;
; TP:tp|OUT_X[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[6]                ; N/A     ;
; TP:tp|OUT_X[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[7]                ; N/A     ;
; TP:tp|OUT_X[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[7]                ; N/A     ;
; TP:tp|OUT_X[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[8]                ; N/A     ;
; TP:tp|OUT_X[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[8]                ; N/A     ;
; TP:tp|OUT_X[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[9]                ; N/A     ;
; TP:tp|OUT_X[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[9]                ; N/A     ;
; TP:tp|OUT_X_H[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[0]              ; N/A     ;
; TP:tp|OUT_X_H[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[0]              ; N/A     ;
; TP:tp|OUT_X_H[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[1]              ; N/A     ;
; TP:tp|OUT_X_H[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[1]              ; N/A     ;
; TP:tp|OUT_X_H[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[2]              ; N/A     ;
; TP:tp|OUT_X_H[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[2]              ; N/A     ;
; TP:tp|OUT_X_H[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[3]              ; N/A     ;
; TP:tp|OUT_X_H[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[3]              ; N/A     ;
; TP:tp|OUT_X_H[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[4]              ; N/A     ;
; TP:tp|OUT_X_H[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[4]              ; N/A     ;
; TP:tp|OUT_X_H[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[5]              ; N/A     ;
; TP:tp|OUT_X_H[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[5]              ; N/A     ;
; TP:tp|OUT_X_H[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[6]              ; N/A     ;
; TP:tp|OUT_X_H[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[6]              ; N/A     ;
; TP:tp|OUT_X_H[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[7]              ; N/A     ;
; TP:tp|OUT_X_H[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_H[7]              ; N/A     ;
; TP:tp|OUT_X_L[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[0]              ; N/A     ;
; TP:tp|OUT_X_L[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[0]              ; N/A     ;
; TP:tp|OUT_X_L[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[1]              ; N/A     ;
; TP:tp|OUT_X_L[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[1]              ; N/A     ;
; TP:tp|OUT_X_L[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[2]              ; N/A     ;
; TP:tp|OUT_X_L[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[2]              ; N/A     ;
; TP:tp|OUT_X_L[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[3]              ; N/A     ;
; TP:tp|OUT_X_L[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[3]              ; N/A     ;
; TP:tp|OUT_X_L[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[4]              ; N/A     ;
; TP:tp|OUT_X_L[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[4]              ; N/A     ;
; TP:tp|OUT_X_L[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[5]              ; N/A     ;
; TP:tp|OUT_X_L[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[5]              ; N/A     ;
; TP:tp|OUT_X_L[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[6]              ; N/A     ;
; TP:tp|OUT_X_L[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[6]              ; N/A     ;
; TP:tp|OUT_X_L[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[7]              ; N/A     ;
; TP:tp|OUT_X_L[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X_L[7]              ; N/A     ;
; TP:tp|RDATA[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[0]                ; N/A     ;
; TP:tp|RDATA[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[0]                ; N/A     ;
; TP:tp|RDATA[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[10]               ; N/A     ;
; TP:tp|RDATA[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[10]               ; N/A     ;
; TP:tp|RDATA[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[11]               ; N/A     ;
; TP:tp|RDATA[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[11]               ; N/A     ;
; TP:tp|RDATA[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[12]               ; N/A     ;
; TP:tp|RDATA[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[12]               ; N/A     ;
; TP:tp|RDATA[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[13]               ; N/A     ;
; TP:tp|RDATA[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[13]               ; N/A     ;
; TP:tp|RDATA[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[14]               ; N/A     ;
; TP:tp|RDATA[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[14]               ; N/A     ;
; TP:tp|RDATA[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[15]               ; N/A     ;
; TP:tp|RDATA[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[15]               ; N/A     ;
; TP:tp|RDATA[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[1]                ; N/A     ;
; TP:tp|RDATA[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[1]                ; N/A     ;
; TP:tp|RDATA[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[2]                ; N/A     ;
; TP:tp|RDATA[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[2]                ; N/A     ;
; TP:tp|RDATA[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[3]                ; N/A     ;
; TP:tp|RDATA[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[3]                ; N/A     ;
; TP:tp|RDATA[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[4]                ; N/A     ;
; TP:tp|RDATA[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[4]                ; N/A     ;
; TP:tp|RDATA[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[5]                ; N/A     ;
; TP:tp|RDATA[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[5]                ; N/A     ;
; TP:tp|RDATA[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[6]                ; N/A     ;
; TP:tp|RDATA[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[6]                ; N/A     ;
; TP:tp|RDATA[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[7]                ; N/A     ;
; TP:tp|RDATA[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[7]                ; N/A     ;
; TP:tp|RDATA[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[8]                ; N/A     ;
; TP:tp|RDATA[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[8]                ; N/A     ;
; TP:tp|RDATA[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[9]                ; N/A     ;
; TP:tp|RDATA[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|RDATA[9]                ; N/A     ;
; TP:tp|RESET_N        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; TP:tp|RESET_N        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A     ;
; TP:tp|SCLK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|SCLK~_wirecell          ; N/A     ;
; TP:tp|SCLK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|SCLK~_wirecell          ; N/A     ;
; TP:tp|ST[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[0]                   ; N/A     ;
; TP:tp|ST[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[0]                   ; N/A     ;
; TP:tp|ST[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[1]                   ; N/A     ;
; TP:tp|ST[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[1]                   ; N/A     ;
; TP:tp|ST[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[2]                   ; N/A     ;
; TP:tp|ST[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[2]                   ; N/A     ;
; TP:tp|ST[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[3]                   ; N/A     ;
; TP:tp|ST[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[3]                   ; N/A     ;
; TP:tp|ST[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[4]                   ; N/A     ;
; TP:tp|ST[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|ST[4]                   ; N/A     ;
; TP:tp|ST[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|ST[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|ST[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|ST[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|ST[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|ST[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|SYS_CLK        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|SYS_CLK                 ; N/A     ;
; TP:tp|WHO_AM_I[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[0]             ; N/A     ;
; TP:tp|WHO_AM_I[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[0]             ; N/A     ;
; TP:tp|WHO_AM_I[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[1]             ; N/A     ;
; TP:tp|WHO_AM_I[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[1]             ; N/A     ;
; TP:tp|WHO_AM_I[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[2]             ; N/A     ;
; TP:tp|WHO_AM_I[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[2]             ; N/A     ;
; TP:tp|WHO_AM_I[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[3]             ; N/A     ;
; TP:tp|WHO_AM_I[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[3]             ; N/A     ;
; TP:tp|WHO_AM_I[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[4]             ; N/A     ;
; TP:tp|WHO_AM_I[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[4]             ; N/A     ;
; TP:tp|WHO_AM_I[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[5]             ; N/A     ;
; TP:tp|WHO_AM_I[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[5]             ; N/A     ;
; TP:tp|WHO_AM_I[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[6]             ; N/A     ;
; TP:tp|WHO_AM_I[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[6]             ; N/A     ;
; TP:tp|WHO_AM_I[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[7]             ; N/A     ;
; TP:tp|WHO_AM_I[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WHO_AM_I[7]             ; N/A     ;
; TP:tp|WORD_CNT[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[0]~_wirecell   ; N/A     ;
; TP:tp|WORD_CNT[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[0]~_wirecell   ; N/A     ;
; TP:tp|WORD_CNT[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[1]             ; N/A     ;
; TP:tp|WORD_CNT[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[1]             ; N/A     ;
; TP:tp|WORD_CNT[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[2]             ; N/A     ;
; TP:tp|WORD_CNT[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[2]             ; N/A     ;
; TP:tp|WORD_CNT[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[3]             ; N/A     ;
; TP:tp|WORD_CNT[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[3]             ; N/A     ;
; TP:tp|WORD_CNT[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[4]             ; N/A     ;
; TP:tp|WORD_CNT[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[4]             ; N/A     ;
; TP:tp|WORD_CNT[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[5]             ; N/A     ;
; TP:tp|WORD_CNT[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[5]             ; N/A     ;
; TP:tp|WORD_CNT[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[6]             ; N/A     ;
; TP:tp|WORD_CNT[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[6]             ; N/A     ;
; TP:tp|WORD_CNT[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[7]             ; N/A     ;
; TP:tp|WORD_CNT[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|WORD_CNT[7]             ; N/A     ;
; TP:tp|data_x[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[4]                ; N/A     ;
; TP:tp|data_x[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[4]                ; N/A     ;
; TP:tp|data_x[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[14]               ; N/A     ;
; TP:tp|data_x[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[14]               ; N/A     ;
; TP:tp|data_x[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[15]~_wirecell     ; N/A     ;
; TP:tp|data_x[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[15]~_wirecell     ; N/A     ;
; TP:tp|data_x[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; TP:tp|data_x[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[5]                ; N/A     ;
; TP:tp|data_x[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[5]                ; N/A     ;
; TP:tp|data_x[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[6]                ; N/A     ;
; TP:tp|data_x[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[6]                ; N/A     ;
; TP:tp|data_x[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[7]                ; N/A     ;
; TP:tp|data_x[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[7]                ; N/A     ;
; TP:tp|data_x[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[8]                ; N/A     ;
; TP:tp|data_x[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[8]                ; N/A     ;
; TP:tp|data_x[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[9]                ; N/A     ;
; TP:tp|data_x[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[9]                ; N/A     ;
; TP:tp|data_x[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[10]               ; N/A     ;
; TP:tp|data_x[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[10]               ; N/A     ;
; TP:tp|data_x[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[11]               ; N/A     ;
; TP:tp|data_x[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[11]               ; N/A     ;
; TP:tp|data_x[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[12]               ; N/A     ;
; TP:tp|data_x[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[12]               ; N/A     ;
; TP:tp|data_x[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[13]               ; N/A     ;
; TP:tp|data_x[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_CTL:spi|OUT_X[13]               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun May 31 22:51:17 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DECA_Gsensor -c DECA_Gsensor
Warning (125092): Tcl Script File adc_qsys/synthesis/adc_qsys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE adc_qsys/synthesis/adc_qsys.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.v
    Info (12023): Found entity 1: dual_boot
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot
Info (12021): Found 1 design units, including 1 entities, in source file v/tp.v
    Info (12023): Found entity 1: TP
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ctl.v
    Info (12023): Found entity 1: SPI_CTL
Info (12021): Found 1 design units, including 1 entities, in source file v/led_driver.v
    Info (12023): Found entity 1: led_driver
Info (12021): Found 1 design units, including 1 entities, in source file deca_gsensor.v
    Info (12023): Found entity 1: DECA_Gsensor
Info (12127): Elaborating entity "DECA_Gsensor" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DECA_Gsensor.v(84): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "SPI_CTL" for hierarchy "SPI_CTL:spi"
Warning (10230): Verilog HDL assignment warning at SPI_CTL.v(29): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at SPI_CTL.v(77): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at SPI_CTL.v(95): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at SPI_CTL.v(129): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at SPI_CTL.v(143): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "TP" for hierarchy "TP:tp"
Warning (12158): Entity "TP" contains only dangling pins
Info (12128): Elaborating entity "led_driver" for hierarchy "led_driver:u_led_driver"
Warning (10230): Verilog HDL assignment warning at led_driver.v(127): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "dual_boot" for hierarchy "dual_boot:dual_boot"
Info (12128): Elaborating entity "altera_dual_boot" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0"
Info (12128): Elaborating entity "alt_dual_boot_avmm" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp"
Info (12128): Elaborating entity "alt_dual_boot" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter"
Info (12130): Elaborated megafunction instantiation "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter"
Info (12133): Instantiated megafunction "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dual_boot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oe14.tdf
    Info (12023): Found entity 1: altsyncram_oe14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_msh.tdf
    Info (12023): Found entity 1: cntr_msh
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.05.31.22:51:55 Progress: Loading slde77400bf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde77400bf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde77400bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "led_driver:u_led_driver|dig_2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "led_driver:u_led_driver|altshift_taps:dig_2_rtl_0"
Info (12133): Instantiated megafunction "led_driver:u_led_driver|altshift_taps:dig_2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vhm.tdf
    Info (12023): Found entity 1: shift_taps_vhm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifa1.tdf
    Info (12023): Found entity 1: altsyncram_ifa1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf
    Info (12023): Found entity 1: cntr_g5f
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf
    Info (12023): Found entity 1: cntr_6lg
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "G_SENSOR_SDI" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "G_SENSOR_SCLK" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "G_SENSOR_SDO" has no driver
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "G_SENSOR_SDI" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "G_SENSOR_SCLK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "G_SENSOR_SCLK~synth"
    Warning (13010): Node "G_SENSOR_SDI~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.tp_DO" driven by bidirectional pin "G_SENSOR_SDO" cannot be tri-stated
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dual_boot:dual_boot|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 242 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10"
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
Info (21057): Implemented 2567 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 2426 logic cells
    Info (21064): Implemented 114 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 780 megabytes
    Info: Processing ended: Sun May 31 22:52:10 2015
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:11


