

================================================================
== Vitis HLS Report for 'split_tx_meta'
================================================================
* Date:           Tue Aug 15 18:30:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.645 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      84|      69|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tempLen_V_fu_108_p2               |         +|   0|  0|  23|          16|           4|
    |tmp_i_nbreadreq_fu_50_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          21|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipMetaFifo_blk_n  |   9|          2|    1|          2|
    |tx_udpMetaFifo_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    4|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |meta_length_V_2_reg_143  |  16|   0|   16|          0|
    |tmp_14_i_reg_153         |  32|   0|   32|          0|
    |tmp_i_147_reg_148        |  32|   0|   32|          0|
    |tmp_i_reg_139            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  84|   0|   84|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|      split_tx_meta|  return value|
|tx_ipUdpMetaFifo_dout             |   in|  256|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_num_data_valid   |   in|    2|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_fifo_cap         |   in|    2|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_empty_n          |   in|    1|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_ipUdpMetaFifo_read             |  out|    1|     ap_fifo|   tx_ipUdpMetaFifo|       pointer|
|tx_udp2ipMetaFifo_din             |  out|   64|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_full_n          |   in|    1|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udp2ipMetaFifo_write           |  out|    1|     ap_fifo|  tx_udp2ipMetaFifo|       pointer|
|tx_udpMetaFifo_din                |  out|   64|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_num_data_valid     |   in|    2|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_fifo_cap           |   in|    2|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_full_n             |   in|    1|     ap_fifo|     tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_write              |  out|    1|     ap_fifo|     tx_udpMetaFifo|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_ipUdpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:159]   --->   Operation 15 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %tx_ipUdpMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:167]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i, void %split_tx_meta.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:167]   --->   Operation 17 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%tx_ipUdpMetaFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %tx_ipUdpMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:169]   --->   Operation 18 'read' 'tx_ipUdpMetaFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%meta_length_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %tx_ipUdpMetaFifo_read, i32 160, i32 175" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:169]   --->   Operation 19 'partselect' 'meta_length_V_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_147 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tx_ipUdpMetaFifo_read, i32 96, i32 127"   --->   Operation 20 'partselect' 'tmp_i_147' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_14_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tx_ipUdpMetaFifo_read, i32 128, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:173]   --->   Operation 21 'partselect' 'tmp_14_i' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%tempLen_V = add i16 %meta_length_V_2, i16 8"   --->   Operation 22 'add' 'tempLen_V' <Predicate = (tmp_i)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13_i = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tempLen_V, i32 %tmp_i_147" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:172]   --->   Operation 23 'bitconcatenate' 'tmp_13_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i48 %tmp_13_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.33ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %tx_udp2ipMetaFifo, i64 %zext_ln172" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:172]   --->   Operation 25 'write' 'write_ln172' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln173_cast = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i16.i32, i1 1, i16 %tempLen_V, i32 %tmp_14_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:173]   --->   Operation 26 'bitconcatenate' 'zext_ln173_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i49 %zext_ln173_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:173]   --->   Operation 27 'zext' 'zext_ln173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.33ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo, i64 %zext_ln173" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:173]   --->   Operation 28 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln174 = br void %split_tx_meta.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:174]   --->   Operation 29 'br' 'br_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tx_ipUdpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_udp2ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specpipeline_ln159    (specpipeline  ) [ 000]
tmp_i                 (nbreadreq     ) [ 011]
br_ln167              (br            ) [ 000]
tx_ipUdpMetaFifo_read (read          ) [ 000]
meta_length_V_2       (partselect    ) [ 011]
tmp_i_147             (partselect    ) [ 011]
tmp_14_i              (partselect    ) [ 011]
tempLen_V             (add           ) [ 000]
tmp_13_i              (bitconcatenate) [ 000]
zext_ln172            (zext          ) [ 000]
write_ln172           (write         ) [ 000]
zext_ln173_cast       (bitconcatenate) [ 000]
zext_ln173            (zext          ) [ 000]
write_ln173           (write         ) [ 000]
br_ln174              (br            ) [ 000]
ret_ln0               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tx_ipUdpMetaFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_udp2ipMetaFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udp2ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_udpMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_i_nbreadreq_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="256" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tx_ipUdpMetaFifo_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="256" slack="0"/>
<pin id="60" dir="0" index="1" bw="256" slack="0"/>
<pin id="61" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ipUdpMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln172_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="48" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln172/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln173_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="0"/>
<pin id="74" dir="0" index="2" bw="49" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="meta_length_V_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="0"/>
<pin id="82" dir="0" index="3" bw="9" slack="0"/>
<pin id="83" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_i_147_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="8" slack="0"/>
<pin id="93" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_147/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_14_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="0" index="3" bw="9" slack="0"/>
<pin id="103" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tempLen_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempLen_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_13_i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="48" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln172_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="48" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln173_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="49" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="0" index="3" bw="32" slack="1"/>
<pin id="130" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln173_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln173_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="49" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="143" class="1005" name="meta_length_V_2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="meta_length_V_2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_i_147_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_147 "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_14_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="108" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="125" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="142"><net_src comp="50" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="78" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="151"><net_src comp="88" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="156"><net_src comp="98" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="125" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_ipUdpMetaFifo | {}
	Port: tx_udp2ipMetaFifo | {2 }
	Port: tx_udpMetaFifo | {2 }
 - Input state : 
	Port: split_tx_meta : tx_ipUdpMetaFifo | {1 }
	Port: split_tx_meta : tx_udp2ipMetaFifo | {}
	Port: split_tx_meta : tx_udpMetaFifo | {}
  - Chain level:
	State 1
	State 2
		tmp_13_i : 1
		zext_ln172 : 2
		write_ln172 : 3
		zext_ln173_cast : 1
		zext_ln173 : 2
		write_ln173 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |         tempLen_V_fu_108         |    0    |    23   |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_50      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   read   | tx_ipUdpMetaFifo_read_read_fu_58 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln172_write_fu_64     |    0    |    0    |
|          |      write_ln173_write_fu_71     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       meta_length_V_2_fu_78      |    0    |    0    |
|partselect|          tmp_i_147_fu_88         |    0    |    0    |
|          |          tmp_14_i_fu_98          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|          tmp_13_i_fu_113         |    0    |    0    |
|          |      zext_ln173_cast_fu_125      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln172_fu_120        |    0    |    0    |
|          |         zext_ln173_fu_134        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    23   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|meta_length_V_2_reg_143|   16   |
|    tmp_14_i_reg_153   |   32   |
|   tmp_i_147_reg_148   |   32   |
|     tmp_i_reg_139     |    1   |
+-----------------------+--------+
|         Total         |   81   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   81   |    -   |
+-----------+--------+--------+
|   Total   |   81   |   23   |
+-----------+--------+--------+
