{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1392675481887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1392675481887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 15:18:01 2014 " "Processing started: Mon Feb 17 15:18:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1392675481887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1392675481887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UAN -c UAN " "Command: quartus_map --read_settings_files=on --write_settings_files=off UAN -c UAN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1392675481887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1392675482229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffunit.v 1 1 " "Found 1 design units, including 1 entities, in source file tffunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TffUnit " "Found entity 1: TffUnit" {  } { { "TffUnit.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/TffUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482286 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TffCounter.v(2) " "Verilog HDL syntax warning at TffCounter.v(2): extra block comment delimiter characters /* within block comment" {  } { { "TffCounter.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/TffCounter.v" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1 1392675482292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file tffcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TffCounter " "Found entity 1: TffCounter" {  } { { "TffCounter.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/TffCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven " "Found entity 1: hex2seven" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock100and1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock100and1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock100And1 " "Found entity 1: Clock100And1" {  } { { "Clock100And1.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/Clock100And1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr2.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR2 " "Found entity 1: LFSR2" {  } { { "lfsr2.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/lfsr2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482320 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand uncoverANumber.v(84) " "Verilog HDL Declaration warning at uncoverANumber.v(84): \"rand\" is SystemVerilog-2005 keyword" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 84 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1392675482325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uncoveranumber.v 1 1 " "Found 1 design units, including 1 entities, in source file uncoveranumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 uncoverANumber " "Found entity 1: uncoverANumber" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1392675482327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1392675482327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uncoverANumber " "Elaborating entity \"uncoverANumber\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1392675482376 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uncoverANumber.v(197) " "Verilog HDL Case Statement warning at uncoverANumber.v(197): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 197 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uncoverANumber.v(142) " "Verilog HDL assignment warning at uncoverANumber.v(142): truncated value with size 32 to match size of target (4)" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uncoverANumber.v(146) " "Verilog HDL assignment warning at uncoverANumber.v(146): truncated value with size 32 to match size of target (4)" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uncoverANumber.v(152) " "Verilog HDL assignment warning at uncoverANumber.v(152): truncated value with size 32 to match size of target (4)" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lastCount lastCount uncoverANumber.v(132) " "Verilog HDL warning at uncoverANumber.v(132): variable lastCount in static task or function lastCount may have unintended latch behavior" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 132 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "lastCount uncoverANumber.v(132) " "Verilog HDL Function Declaration warning at uncoverANumber.v(132): function \"lastCount\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 132 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uncoverANumber.v(240) " "Verilog HDL Case Statement warning at uncoverANumber.v(240): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 240 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uncoverANumber.v(116) " "Verilog HDL assignment warning at uncoverANumber.v(116): truncated value with size 32 to match size of target (4)" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "nextCount nextCount uncoverANumber.v(102) " "Verilog HDL warning at uncoverANumber.v(102): variable nextCount in static task or function nextCount may have unintended latch behavior" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 102 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1 1392675482401 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "nextCount uncoverANumber.v(102) " "Verilog HDL Function Declaration warning at uncoverANumber.v(102): function \"nextCount\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 102 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "" 0 -1 1392675482402 "|uncoverANumber"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uncoverANumber.v(315) " "Verilog HDL Case Statement warning at uncoverANumber.v(315): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 315 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1392675482402 "|uncoverANumber"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nextCount 0 uncoverANumber.v(102) " "Net \"nextCount\" at uncoverANumber.v(102) has no driver or initial value, using a default initial value '0'" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1392675482402 "|uncoverANumber"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lastCount 0 uncoverANumber.v(132) " "Net \"lastCount\" at uncoverANumber.v(132) has no driver or initial value, using a default initial value '0'" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1392675482402 "|uncoverANumber"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock100And1 Clock100And1:m1 " "Elaborating entity \"Clock100And1\" for hierarchy \"Clock100And1:m1\"" {  } { { "uncoverANumber.v" "m1" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TffCounter Clock100And1:m1\|TffCounter:div32 " "Elaborating entity \"TffCounter\" for hierarchy \"Clock100And1:m1\|TffCounter:div32\"" {  } { { "Clock100And1.v" "div32" { Text "C:/Users/Josh/Documents/uncoverANumber/Clock100And1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TffUnit Clock100And1:m1\|TffCounter:div32\|TffUnit:unit\[0\].FF " "Elaborating entity \"TffUnit\" for hierarchy \"Clock100And1:m1\|TffCounter:div32\|TffUnit:unit\[0\].FF\"" {  } { { "TffCounter.v" "unit\[0\].FF" { Text "C:/Users/Josh/Documents/uncoverANumber/TffCounter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TffCounter Clock100And1:m1\|TffCounter:div15625 " "Elaborating entity \"TffCounter\" for hierarchy \"Clock100And1:m1\|TffCounter:div15625\"" {  } { { "Clock100And1.v" "div15625" { Text "C:/Users/Josh/Documents/uncoverANumber/Clock100And1.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TffCounter Clock100And1:m1\|TffCounter:div100 " "Elaborating entity \"TffCounter\" for hierarchy \"Clock100And1:m1\|TffCounter:div100\"" {  } { { "Clock100And1.v" "div100" { Text "C:/Users/Josh/Documents/uncoverANumber/Clock100And1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR2 LFSR2:rand " "Elaborating entity \"LFSR2\" for hierarchy \"LFSR2:rand\"" {  } { { "uncoverANumber.v" "rand" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD binary_to_BCD:converter " "Elaborating entity \"binary_to_BCD\" for hierarchy \"binary_to_BCD:converter\"" {  } { { "uncoverANumber.v" "converter" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary_to_BCD:converter\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary_to_BCD:converter\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "C:/Users/Josh/Documents/uncoverANumber/binary_to_BCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven hex2seven:ones " "Elaborating entity \"hex2seven\" for hierarchy \"hex2seven:ones\"" {  } { { "uncoverANumber.v" "ones" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1392675482874 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SevenS hex2seven.v(12) " "Verilog HDL Always Construct warning at hex2seven.v(12): inferring latch(es) for variable \"SevenS\", which holds its previous value in one or more paths through the always construct" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[0\] hex2seven.v(49) " "Inferred latch for \"SevenS\[0\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[1\] hex2seven.v(49) " "Inferred latch for \"SevenS\[1\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[2\] hex2seven.v(49) " "Inferred latch for \"SevenS\[2\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[3\] hex2seven.v(49) " "Inferred latch for \"SevenS\[3\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[4\] hex2seven.v(49) " "Inferred latch for \"SevenS\[4\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[5\] hex2seven.v(49) " "Inferred latch for \"SevenS\[5\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenS\[6\] hex2seven.v(49) " "Inferred latch for \"SevenS\[6\]\" at hex2seven.v(49)" {  } { { "hex2seven.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/hex2seven.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1392675482882 "|uncoverANumber|hex2seven:ones"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[11\] " "Net \"Binary2Decimal\[11\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[11\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[10\] " "Net \"Binary2Decimal\[10\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[10\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[9\] " "Net \"Binary2Decimal\[9\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[9\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[8\] " "Net \"Binary2Decimal\[8\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[8\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[7\] " "Net \"Binary2Decimal\[7\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[7\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[6\] " "Net \"Binary2Decimal\[6\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[6\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[5\] " "Net \"Binary2Decimal\[5\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[5\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[4\] " "Net \"Binary2Decimal\[4\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[4\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[11\] " "Net \"Binary2Decimal\[11\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[11\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[10\] " "Net \"Binary2Decimal\[10\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[10\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[9\] " "Net \"Binary2Decimal\[9\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[9\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[8\] " "Net \"Binary2Decimal\[8\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[8\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[7\] " "Net \"Binary2Decimal\[7\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[7\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[6\] " "Net \"Binary2Decimal\[6\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[6\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[5\] " "Net \"Binary2Decimal\[5\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[5\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[4\] " "Net \"Binary2Decimal\[4\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[4\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1392675482985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[11\] " "Net \"Binary2Decimal\[11\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[11\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[10\] " "Net \"Binary2Decimal\[10\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[10\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[9\] " "Net \"Binary2Decimal\[9\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[9\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[8\] " "Net \"Binary2Decimal\[8\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[8\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[7\] " "Net \"Binary2Decimal\[7\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[7\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[6\] " "Net \"Binary2Decimal\[6\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[6\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[5\] " "Net \"Binary2Decimal\[5\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[5\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Binary2Decimal\[4\] " "Net \"Binary2Decimal\[4\]\" is missing source, defaulting to GND" {  } { { "uncoverANumber.v" "Binary2Decimal\[4\]" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1392675483001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1392675485490 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[0\] VCC " "Pin \"SevenS3\[0\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[1\] VCC " "Pin \"SevenS3\[1\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[2\] VCC " "Pin \"SevenS3\[2\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[3\] VCC " "Pin \"SevenS3\[3\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[4\] VCC " "Pin \"SevenS3\[4\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[5\] VCC " "Pin \"SevenS3\[5\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SevenS3\[6\] VCC " "Pin \"SevenS3\[6\]\" is stuck at VCC" {  } { { "uncoverANumber.v" "" { Text "C:/Users/Josh/Documents/uncoverANumber/uncoverANumber.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1392675490884 "|uncoverANumber|SevenS3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1392675490884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1392675491093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1392675494359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1392675494604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1392675494604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "666 " "Implemented 666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1392675494768 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1392675494768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "623 " "Implemented 623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1392675494768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1392675494768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1392675494807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 15:18:14 2014 " "Processing ended: Mon Feb 17 15:18:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1392675494807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1392675494807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1392675494807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1392675494807 ""}
