Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 06:54:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No7_instance/Y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.295ns (8.240%)  route 3.285ns (91.760%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 6.599 - 4.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.955ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.868ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=12349, routed)       2.238     3.189    ModCount641_instance/clk
    SLICE_X131Y434       FDCE                                         r  ModCount641_instance/count_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y434       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.268 r  ModCount641_instance/count_reg[4]_rep/Q
                         net (fo=137, routed)         3.237     6.505    MUX_Sum1_0_impl_1_instance/count_reg[4]_rep
    SLICE_X118Y422       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     6.654 r  MUX_Sum1_0_impl_1_instance/Y[18]_i_2/O
                         net (fo=1, routed)           0.017     6.671    MUX_Sum1_0_impl_1_instance/Y[18]_i_2_n_0
    SLICE_X118Y422       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.738 r  MUX_Sum1_0_impl_1_instance/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.031     6.769    Delay1No7_instance/count_reg[5]_rep[18]
    SLICE_X118Y422       FDCE                                         r  Delay1No7_instance/Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=12349, routed)       1.939     6.599    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X118Y422       FDCE                                         r  Delay1No7_instance/Y_reg[18]/C
                         clock pessimism              0.443     7.041    
                         clock uncertainty           -0.035     7.006    
    SLICE_X118Y422       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.031    Delay1No7_instance/Y_reg[18]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.262    




