#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec 30 18:44:16 2023
# Process ID: 16216
# Current directory: G:/学习资料/DL-Kit/HDL_Framework
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9268 G:\学习资料\DL-Kit\HDL_Framework\GenshinKitchen.xpr
# Log file: G:/学习资料/DL-Kit/HDL_Framework/vivado.log
# Journal file: G:/学习资料/DL-Kit/HDL_Framework\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.xpr
update_compile_order -fileset sources_1
open_project F:/CS207Lab/VGA/VGA.xpr
update_compile_order -fileset sources_1
current_project GenshinKitchen
add_files -norecurse {G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/new/vga.v G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/new/vga_top.v G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/new/vga_test.v}
update_compile_order -fileset sources_1
current_project VGA
close_project
create_bd_design "pll108MHz"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {108} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {54} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} CONFIG.CLKOUT1_JITTER {221.150} CONFIG.CLKOUT1_PHASE_ERROR {300.991}] [get_bd_cells clk_wiz_0]
update_compile_order -fileset sources_1
startgroup
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins clk_wiz_0/reset]] [get_bd_ports reset]
connect_bd_net [get_bd_pins /clk_wiz_0/reset] [get_bd_ports reset]
endgroup
startgroup
create_bd_port -dir I -type clk clk_in1
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk_in1]
endgroup
startgroup
create_bd_port -dir O -type clk clk_out1
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out1] [get_bd_ports clk_out1]
endgroup
startgroup
create_bd_port -dir O locked
connect_bd_net [get_bd_pins /clk_wiz_0/locked] [get_bd_ports locked]
endgroup
generate_target all [get_files  G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/bd/pll108MHz/pll108MHz.bd]
catch { config_ip_cache -export [get_ips -all pll108MHz_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/bd/pll108MHz/pll108MHz.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/bd/pll108MHz/pll108MHz.bd]
launch_runs -jobs 16 pll108MHz_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.srcs/sources_1/bd/pll108MHz/pll108MHz.bd] -directory G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.ip_user_files/sim_scripts -ip_user_files_dir G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.ip_user_files -ipstatic_source_dir G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.cache/compile_simlib/modelsim} {questa=G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.cache/compile_simlib/questa} {riviera=G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.cache/compile_simlib/riviera} {activehdl=G:/学习资料/DL-Kit/HDL_Framework/GenshinKitchen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "ROM"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
