# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Softwares/Xilinx_Vivado/2025.1/Vivado/data/rsb/busdef" \
"../../../../RAM_8_8.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
