Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1fd3cc0ac0a9494983cb269155a24cff --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v10_0_1 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_10 -L blk_mem_gen_v8_3_5 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_9 -L mdm_v3_2_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_15 -L lib_bmg_v1_0_7 -L fifo_generator_v13_1_3 -L lib_fifo_v1_0_7 -L axi_ethernetlite_v3_0_9 -L axi_timer_v2_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_11 -L axi_data_fifo_v2_1_10 -L axi_crossbar_v2_1_12 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_13 -L axi_protocol_converter_v2_1_11 -L axi_clock_converter_v2_1_10 -L axi_dwidth_converter_v2_1_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_behav xil_defaultlib.system_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s_axi_awready [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/hdl/system.v:3902]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port s_axi_bresp [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/hdl/system.v:3906]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s_axi_bvalid [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/hdl/system.v:3907]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port s_axi_wready [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/hdl/system.v:3915]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [E:/datafiles/emilia/kitchen/modification/rev1/rev1.ip_user_files/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package axi_ethernetlite_v3_0_9.mac_pkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_timer_v2_0_13.tc_types
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_8.mdm_funcs
Compiling package microblaze_v10_0_1.microblaze_types
Compiling package microblaze_v10_0_1.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package microblaze_v10_0_1.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_funcs
Compiling module unisims_ver.IOBUF
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.mdio_if [mdio_if_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.rx_statemachine [rx_statemachine_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_COMMON_...
Compiling architecture implementation of entity lib_fifo_v1_0_7.async_fifo_fg [\async_fifo_fg(c_family="artix7"...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.rx_intrfce [\rx_intrfce(c_family="artix7")(1...]
Compiling architecture arch1 of entity axi_ethernetlite_v3_0_9.crcgenrx [crcgenrx_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.receive [\receive(c_family="artix7")(1,6)...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.crcnibshiftreg [crcnibshiftreg_default]
Compiling architecture arch1 of entity axi_ethernetlite_v3_0_9.crcgentx [crcgentx_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.tx_intrfce [\tx_intrfce(c_family="artix7")(1...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.mux_onehot_f [\mux_onehot_f(c_dw=4,c_nb=6,c_fa...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.ld_arith_reg [\ld_arith_reg(c_reg_width=12,c_r...]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.cntr5bit [cntr5bit_default]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.tx_statemachine [tx_statemachine_default]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.defer_state [defer_state_default]
Compiling architecture implementation of entity axi_ethernetlite_v3_0_9.deferral [deferral_default]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.ld_arith_reg [\ld_arith_reg(c_add_sub_not=true...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.ld_arith_reg [\ld_arith_reg(c_reg_width=4,c_re...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.transmit [\transmit(c_family="artix7")(1,6...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S(init="0000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S(init="0000001000100000...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S(init="0000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S(init="0000011100010000...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S(init="0000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S(init="0000111000110000...]
Compiling architecture ram32x1s_v of entity unisim.RAM32X1S [\RAM32X1S(init="0000000000000000...]
Compiling architecture ram16x1s_v of entity unisim.RAM16X1S [\RAM16X1S(init="0000111100010000...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.ram16x4 [\ram16x4(init_01="11100101000000...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.MacAddrRAM [\MacAddrRAM(macaddr="00000000000...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.emac [\emac(c_family="artix7")(0,47,1,...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.emac_dpram [\emac_dpram(c_family="artix7")(1...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.xemac [\xemac(c_family="artix7",c_s_axi...]
Compiling architecture rtl of entity axi_ethernetlite_v3_0_9.axi_interface [\axi_interface(c_family="artix7"...]
Compiling architecture imp of entity axi_ethernetlite_v3_0_9.axi_ethernetlite [\axi_ethernetlite(c_family="arti...]
Compiling architecture system_axi_ethernetlite_0_0_arch of entity xil_defaultlib.system_axi_ethernetlite_0_0 [system_axi_ethernetlite_0_0_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_13.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_13.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_axi_gpio_0_0_arch of entity xil_defaultlib.system_axi_gpio_0_0 [system_axi_gpio_0_0_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_13.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_13.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_axi_gpio_1_0_arch of entity xil_defaultlib.system_axi_gpio_1_0 [system_axi_gpio_1_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1TEAG88
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_a_u...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_w_u...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_a_u...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_axi...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_top...
Compiling module xil_defaultlib.system_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1P403ZT
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_axi...
Compiling module axi_dwidth_converter_v2_1_11.axi_dwidth_converter_v2_1_11_top...
Compiling module xil_defaultlib.system_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_VQ497S
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_route...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_si_transact...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axi_r...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_reg_s...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_10.axi_data_fifo_v2_1_10_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_arbite...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_decerr_slav...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_crossbar(C_...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_axi_mem_intercon_0
Compiling architecture imp of entity axi_timer_v2_0_13.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_13.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_13.count_module [\count_module(c_family="artix7")...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_13.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_13.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_13.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture system_axi_timer_0_0_arch of entity xil_defaultlib.system_axi_timer_0_0 [system_axi_timer_0_0_default]
Compiling architecture system_axi_timer_1_0_arch of entity xil_defaultlib.system_axi_timer_1_0 [system_axi_timer_1_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_15.baudrate [\baudrate(c_ratio=543)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_15.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_15.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_15.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_15.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_15.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_15.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture system_axi_uartlite_0_0_arch of entity xil_defaultlib.system_axi_uartlite_0_0 [system_axi_uartlite_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_8.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture imp of entity mdm_v3_2_8.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_8.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_8.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_8.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_8.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_8.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_8.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture imp of entity mdm_v3_2_8.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_8.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_8.MDM [\MDM(c_family="artix7",c_interco...]
Compiling architecture system_mdm_1_0_arch of entity xil_defaultlib.system_mdm_1_0 [system_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v10_0_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v10_0_1.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_1.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v10_0_1.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_1.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_1.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_1.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v10_0_1.DCache_gti [\DCache_gti(c_target=artix7,c_al...]
Compiling architecture imp of entity microblaze_v10_0_1.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v10_0_1.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture imp of entity microblaze_v10_0_1.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v10_0_1.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v10_0_1.Icache [\Icache(c_target=artix7,c_allow_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_1.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_1.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v10_0_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v10_0_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v10_0_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v10_0_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v10_0_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v10_0_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v10_0_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v10_0_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v10_0_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v10_0_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=83333333...]
Compiling architecture imp of entity microblaze_v10_0_1.MicroBlaze [\MicroBlaze(c_freq=83333333,c_en...]
Compiling architecture system_microblaze_0_0_arch of entity xil_defaultlib.system_microblaze_0_0 [system_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_9.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_9.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_9.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture system_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.system_microblaze_0_axi_intc_0 [system_microblaze_0_axi_intc_0_d...]
Compiling module xil_defaultlib.m00_couplers_imp_1RZ0IW6
Compiling module xil_defaultlib.m01_couplers_imp_K87I2F
Compiling module xil_defaultlib.m02_couplers_imp_QYRHL1
Compiling module xil_defaultlib.m03_couplers_imp_1LIFQL0
Compiling module xil_defaultlib.m04_couplers_imp_E2VWV5
Compiling module xil_defaultlib.m05_couplers_imp_17ILSXC
Compiling module xil_defaultlib.m06_couplers_imp_1E95TTU
Compiling module xil_defaultlib.s00_couplers_imp_1LZPV07
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_decerr_slav...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_crossbar_sa...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_axi_crossba...
Compiling module xil_defaultlib.system_xbar_1
Compiling module xil_defaultlib.system_microblaze_0_axi_periph_0
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture system_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.system_dlmb_bram_if_cntlr_0 [system_dlmb_bram_if_cntlr_0_defa...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture system_dlmb_v10_0_arch of entity xil_defaultlib.system_dlmb_v10_0 [system_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_10.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture system_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.system_ilmb_bram_if_cntlr_0 [system_ilmb_bram_if_cntlr_0_defa...]
Compiling architecture system_ilmb_v10_0_arch of entity xil_defaultlib.system_ilmb_v10_0 [system_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.system_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_OG...
Compiling module xil_defaultlib.xlconcat(dout_width=3,NUM_PORTS=...
Compiling module xil_defaultlib.system_microblaze_0_xlconcat_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(BURS...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(BURST...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(BA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(TCQ=100...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(TCQ=1...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(TCQ=10...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(TCQ=100,ADDR...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(TCQ=1...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_axi...
Compiling module xil_defaultlib.system_mig_7series_0_0_mig_defau...
Compiling module xil_defaultlib.system_mig_7series_0_0
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.pwmTop(CLOCK_RATE='b010011110111...
Compiling module xil_defaultlib.system_pwmKitchen_0_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_10.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture system_rst_mig_7series_0_83m_0_arch of entity xil_defaultlib.system_rst_mig_7series_0_83M_0 [system_rst_mig_7series_0_83m_0_d...]
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_behav
