# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_lvds_rx_data_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_lvds_rx_data xil_defaultlib.glbl 
# Start time: 16:03:08 on Mar 04,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "lvds_rx_data(fast)".
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2685) [TFMPC] - Too few port connections for 'mmcm_i'.  Expected 33, found 28.
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT3B'.
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT2B'.
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT1B'.
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT0B'.
# ** Warning: ../../../../lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKFBOUTB'.
# Loading work.tb_lvds_rx_data(fast)
# Loading work.lvds_rx_data(fast)
# Loading work.get_clk(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do E:/my_work/Horizon_lvds/lvds_rx_sim/wave.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_lvds_rx_data(fast)
# Loading work.lvds_rx_data(fast)
# Loading work.get_clk(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.glbl(fast)
run -all
# ** Note: $stop    : ../../../../lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v(392)
#    Time: 249987692 ps  Iteration: 0  Instance: /tb_lvds_rx_data
# Break in Module tb_lvds_rx_data at ../../../../lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v line 392
add wave -position insertpoint  \
sim:/tb_lvds_rx_data/DUT/HEAD_SYNC \
sim:/tb_lvds_rx_data/DUT/DATA_SYNC \
sim:/tb_lvds_rx_data/DUT/IDLE_SYNC
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_lvds_rx_data(fast)
# Loading work.lvds_rx_data(fast)
# Loading work.get_clk(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.glbl(fast)
run -all
# ** Note: $stop    : ../../../../lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v(392)
#    Time: 249987692 ps  Iteration: 0  Instance: /tb_lvds_rx_data
# Break in Module tb_lvds_rx_data at ../../../../lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v line 392
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:38 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v 
# -- Compiling module clk_wiz_0
# 
# Top level modules:
# 	clk_wiz_0
# End time: 16:04:38 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:38 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v 
# -- Compiling module clk_wiz_0_clk_wiz
# 
# Top level modules:
# 	clk_wiz_0_clk_wiz
# End time: 16:04:38 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:38 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v 
# -- Compiling module expand_flag
# 
# Top level modules:
# 	expand_flag
# End time: 16:04:39 on Mar 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:39 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v 
# -- Compiling module get_clk
# 
# Top level modules:
# 	get_clk
# End time: 16:04:39 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:39 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:04:39 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:39 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v 
# -- Compiling module lvds_rx_data
# 
# Top level modules:
# 	lvds_rx_data
# End time: 16:04:39 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:04:39 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v 
# -- Compiling module tb_lvds_rx_data
# 
# Top level modules:
# 	tb_lvds_rx_data
# End time: 16:04:39 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "lvds_rx_data(fast)".
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2685) [TFMPC] - Too few port connections for 'mmcm_i'.  Expected 33, found 28.
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT3B'.
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT2B'.
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT1B'.
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKOUT0B'.
# ** Warning: E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'CLKFBOUTB'.
# Loading work.tb_lvds_rx_data(fast)
# Loading work.lvds_rx_data(fast)
# Loading work.get_clk(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.glbl(fast)
run -all
# ** Note: $stop    : E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v(392)
#    Time: 249987692 ps  Iteration: 0  Instance: /tb_lvds_rx_data
# Break in Module tb_lvds_rx_data at E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v line 392
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:08 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v 
# -- Compiling module clk_wiz_0
# 
# Top level modules:
# 	clk_wiz_0
# End time: 16:05:08 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:08 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v 
# -- Compiling module clk_wiz_0_clk_wiz
# 
# Top level modules:
# 	clk_wiz_0_clk_wiz
# End time: 16:05:08 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:08 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v 
# -- Compiling module expand_flag
# 
# Top level modules:
# 	expand_flag
# End time: 16:05:09 on Mar 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:09 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v 
# -- Compiling module get_clk
# 
# Top level modules:
# 	get_clk
# End time: 16:05:09 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:09 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:05:09 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:09 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v 
# -- Compiling module lvds_rx_data
# 
# Top level modules:
# 	lvds_rx_data
# End time: 16:05:09 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:05:09 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v 
# -- Compiling module tb_lvds_rx_data
# 
# Top level modules:
# 	tb_lvds_rx_data
# End time: 16:05:09 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:07 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v 
# -- Compiling module clk_wiz_0
# 
# Top level modules:
# 	clk_wiz_0
# End time: 16:07:07 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:07 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v 
# -- Compiling module clk_wiz_0_clk_wiz
# 
# Top level modules:
# 	clk_wiz_0_clk_wiz
# End time: 16:07:07 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:07 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/expand_flag.v 
# -- Compiling module expand_flag
# 
# Top level modules:
# 	expand_flag
# End time: 16:07:07 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:07 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/get_clk.v 
# -- Compiling module get_clk
# 
# Top level modules:
# 	get_clk
# End time: 16:07:07 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:07 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.sim/sim_1/behav/modelsim/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:07:07 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:08 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sources_1/new/lvds_rx_data.v 
# -- Compiling module lvds_rx_data
# 
# Top level modules:
# 	lvds_rx_data
# End time: 16:07:08 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib +incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:07:08 on Mar 04,2024
# vlog -reportprogress 300 -work xil_defaultlib "+incdir+../../../../lvds_rx.srcs/sources_1/ip/clk_wiz_0" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v 
# -- Compiling module tb_lvds_rx_data
# 
# Top level modules:
# 	tb_lvds_rx_data
# End time: 16:07:08 on Mar 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "lvds_rx_data(fast)".
# Loading work.tb_lvds_rx_data(fast)
# Loading work.lvds_rx_data(fast)
# Loading work.get_clk(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.glbl(fast)
run -all
# ** Note: $stop    : E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v(392)
#    Time: 249987692 ps  Iteration: 0  Instance: /tb_lvds_rx_data
# Break in Module tb_lvds_rx_data at E:/my_work/Horizon_lvds/lvds_rx_sim/lvds_rx.srcs/sim_1/new/tb_lvds_rx_data.v line 392
