// Seed: 3130798370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_5;
  assign id_5 = 1'b0 - 1'b0;
  uwire id_6;
  reg   id_7;
  always @(posedge id_5) id_5 <= id_7;
  tri1 id_8;
  assign id_6 = 1 == id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
