TimeQuest Timing Analyzer report for ADC
Tue May 19 01:23:02 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 17. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 18. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 19. Slow Model Hold: 'counter'
 20. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 43. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 46. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 47. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 48. Fast Model Hold: 'counter'
 49. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 164.47 MHz ; 164.47 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;                                                       ;
; 234.96 MHz ; 234.96 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 388.8 MHz  ; 388.8 MHz       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;                                                       ;
; 441.89 MHz ; 441.89 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;                                                       ;
; 600.96 MHz ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -5.080 ; -4289.505     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.437 ; -2.437        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.756 ; -73.225       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.263 ; -24.107       ;
; counter                                 ; -0.664 ; -2.634        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.438 ; -16.440       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.310 ; -7.612        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.900 ; -5.904        ;
; counter                                 ; -0.138 ; -0.690        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.210        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 0.798 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.681 ; -15.129       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.080 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.094     ; 6.022      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -5.015 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.084     ; 5.967      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.973 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.077     ; 5.932      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.970 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 5.913      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.925 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.097     ; 5.864      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.885 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.102     ; 5.819      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.824 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[15] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 5.795      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.820 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 5.798      ;
; -4.817 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.767      ;
; -4.817 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.767      ;
; -4.817 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.767      ;
; -4.817 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.086     ; 5.767      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.437 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.349     ; 1.124      ;
; -2.269 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.349     ; 0.956      ;
; 0.308  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.308  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.808  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.808  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.744 ; counter_burst[5]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.287      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.775 ; counter_burst[6]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.256      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.800 ; counter_burst[2]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.232      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.833 ; counter_burst[3]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.199      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.918 ; counter_burst[4]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 4.113      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.942 ; counter_burst[16]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.094      ;
; 20.967 ; counter_burst[5]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.062      ;
; 20.967 ; counter_burst[5]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.062      ;
; 20.967 ; counter_burst[5]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.062      ;
; 20.967 ; counter_burst[5]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.062      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.969 ; counter_burst[1]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 4.063      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.987 ; counter_burst[5]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.048      ;
; 20.997 ; counter_burst[5]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.039      ;
; 20.997 ; counter_burst[5]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.039      ;
; 20.997 ; counter_burst[5]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.039      ;
; 20.997 ; counter_burst[5]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.039      ;
; 20.998 ; counter_burst[6]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.031      ;
; 20.998 ; counter_burst[6]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.031      ;
; 20.998 ; counter_burst[6]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.031      ;
; 20.998 ; counter_burst[6]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 4.031      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.018 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 4.017      ;
; 21.023 ; counter_burst[2]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 4.007      ;
; 21.023 ; counter_burst[2]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 4.007      ;
; 21.023 ; counter_burst[2]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 4.007      ;
; 21.023 ; counter_burst[2]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 4.007      ;
; 21.028 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.008      ;
; 21.028 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.008      ;
; 21.028 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.008      ;
; 21.028 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 4.008      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.043 ; counter_burst[2]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 3.993      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.050 ; counter_burst[7]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 3.981      ;
; 21.053 ; counter_burst[2]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.984      ;
; 21.053 ; counter_burst[2]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.984      ;
; 21.053 ; counter_burst[2]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.984      ;
; 21.053 ; counter_burst[2]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.984      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.756 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.795      ;
; -1.750 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 2.808      ;
; -1.750 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 2.808      ;
; -1.750 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.810      ;
; -1.750 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.810      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.743 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.790      ;
; -1.742 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.783      ;
; -1.737 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.783      ;
; -1.737 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.783      ;
; -1.732 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.795      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.730 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 2.793      ;
; -1.726 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.788      ;
; -1.726 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.788      ;
; -1.711 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.776      ;
; -1.655 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.708      ;
; -1.648 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 2.705      ;
; -1.648 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 2.705      ;
; -1.648 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 2.705      ;
; -1.648 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 2.705      ;
; -1.641 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.682      ;
; -1.635 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.695      ;
; -1.635 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.695      ;
; -1.635 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.697      ;
; -1.635 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.697      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.628 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 2.677      ;
; -1.627 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.670      ;
; -1.622 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.670      ;
; -1.622 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.670      ;
; -1.617 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.682      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.615 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 2.680      ;
; -1.611 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.028      ; 2.675      ;
; -1.611 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.028      ; 2.675      ;
; -1.596 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 2.663      ;
; -1.572 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.589      ;
; -1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.602      ;
; -1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.602      ;
; -1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.604      ;
; -1.566 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.604      ;
; -1.561 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.620      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.559 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.584      ;
; -1.558 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.577      ;
; -1.553 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 2.577      ;
; -1.553 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 2.577      ;
; -1.548 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.589      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.546 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.542 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 2.582      ;
; -1.542 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 2.582      ;
; -1.540 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 2.595      ;
; -1.536 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.596      ;
; -1.533 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.592      ;
; -1.533 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.592      ;
; -1.533 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.592      ;
; -1.533 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.592      ;
; -1.527 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.570      ;
; -1.521 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 2.580      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.263 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.290      ;
; -1.260 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.287      ;
; -1.259 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.286      ;
; -1.231 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.258      ;
; -1.228 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.255      ;
; -1.227 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.244      ;
; -1.227 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.254      ;
; -1.223 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.240      ;
; -1.223 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.240      ;
; -1.216 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.249      ;
; -1.216 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.249      ;
; -1.209 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.245      ;
; -1.195 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.212      ;
; -1.194 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.230      ;
; -1.192 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.228      ;
; -1.192 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.228      ;
; -1.191 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.208      ;
; -1.191 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.019     ; 2.208      ;
; -1.184 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.217      ;
; -1.184 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.217      ;
; -1.162 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.198      ;
; -1.160 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.196      ;
; -1.160 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.196      ;
; -1.157 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.200      ;
; -1.138 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.174      ;
; -1.126 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.162      ;
; -1.126 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.162      ;
; -1.126 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.162      ;
; -1.126 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.162      ;
; -1.125 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.168      ;
; -1.102 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.129      ;
; -1.101 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.128      ;
; -1.095 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.131      ;
; -1.094 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.130      ;
; -1.094 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.130      ;
; -1.093 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.129      ;
; -1.070 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.097      ;
; -1.069 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 2.096      ;
; -1.061 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.097      ;
; -1.024 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.060      ;
; -1.009 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.045      ;
; -0.998 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.034      ;
; -0.955 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.991      ;
; -0.948 ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.974      ;
; -0.947 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.983      ;
; -0.938 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.974      ;
; -0.884 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.920      ;
; -0.884 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.920      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.847      ;
; -0.807 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.843      ;
; -0.776 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.019      ; 1.831      ;
; -0.708 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 1.734      ;
; -0.703 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.746      ;
; -0.642 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.678      ;
; -0.617 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.653      ;
; -0.559 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.589      ;
; -0.549 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.585      ;
; -0.474 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.519      ;
; -0.458 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.494      ;
; -0.432 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.468      ;
; -0.428 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.464      ;
; -0.419 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.458      ;
; -0.247 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.280      ;
; -0.215 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.251      ;
; -0.082 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.118      ;
; -0.065 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.101      ;
; -0.064 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.100      ;
; -0.061 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.097      ;
; -0.055 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.091      ;
; -0.054 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.090      ;
; -0.040 ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.102      ;
; -0.014 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.050      ;
; -0.010 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.046      ;
; 0.093  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.029      ; 0.972      ;
; 0.113  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.923      ;
; 0.133  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.929      ;
; 0.265  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.797      ;
; 0.265  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.797      ;
; 0.266  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.796      ;
; 0.267  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.795      ;
; 0.269  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.793      ;
; 0.269  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.793      ;
; 0.270  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.792      ;
; 0.270  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.792      ;
; 0.271  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.791      ;
; 0.272  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.790      ;
; 0.272  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.790      ;
; 0.273  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.026      ; 0.789      ;
; 0.808  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.568      ;
; 0.811  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.565      ;
; 0.811  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.565      ;
; 0.815  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.330      ; 2.551      ;
; 0.816  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.349      ; 2.569      ;
; 0.817  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.330      ; 2.549      ;
; 0.817  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.349      ; 2.568      ;
; 0.818  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.349      ; 2.567      ;
; 0.820  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.556      ;
; 0.820  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 2.340      ; 2.556      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                                  ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.664 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.700      ;
; -0.593 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.629      ;
; -0.549 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.585      ;
; -0.522 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.558      ;
; -0.522 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.558      ;
; -0.479 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.515      ;
; -0.478 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.514      ;
; -0.455 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.491      ;
; -0.451 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.487      ;
; -0.407 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.443      ;
; -0.339 ; auto_sample[4]    ; sample         ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.375      ;
; -0.070 ; auto_sample[3]    ; sample         ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.106      ;
; -0.069 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.105      ;
; -0.065 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.101      ;
; -0.065 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.101      ;
; -0.024 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 1.060      ;
; 0.018  ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.349      ;
; 0.018  ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.349      ;
; 0.018  ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.349      ;
; 0.018  ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.349      ;
; 0.018  ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.349      ;
; 0.049  ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.318      ;
; 0.049  ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.318      ;
; 0.049  ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.318      ;
; 0.049  ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.318      ;
; 0.049  ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.318      ;
; 0.074  ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.294      ;
; 0.074  ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.294      ;
; 0.074  ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.294      ;
; 0.074  ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.294      ;
; 0.074  ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.294      ;
; 0.107  ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.261      ;
; 0.107  ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.261      ;
; 0.107  ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.261      ;
; 0.107  ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.261      ;
; 0.107  ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.261      ;
; 0.192  ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.175      ;
; 0.192  ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.175      ;
; 0.192  ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.175      ;
; 0.192  ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.175      ;
; 0.192  ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.175      ;
; 0.216  ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.156      ;
; 0.216  ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.156      ;
; 0.216  ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.156      ;
; 0.216  ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.156      ;
; 0.216  ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.156      ;
; 0.243  ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.125      ;
; 0.243  ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.125      ;
; 0.243  ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.125      ;
; 0.243  ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.125      ;
; 0.243  ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 3.125      ;
; 0.324  ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.043      ;
; 0.324  ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.043      ;
; 0.324  ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.043      ;
; 0.324  ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.043      ;
; 0.324  ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.331      ; 3.043      ;
; 0.345  ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.017      ;
; 0.345  ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.017      ;
; 0.345  ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.017      ;
; 0.345  ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.017      ;
; 0.345  ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 3.017      ;
; 0.348  ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 3.026      ;
; 0.348  ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 3.026      ;
; 0.348  ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 3.026      ;
; 0.348  ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 3.026      ;
; 0.348  ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 3.026      ;
; 0.353  ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.019      ;
; 0.353  ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.019      ;
; 0.353  ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.019      ;
; 0.353  ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.019      ;
; 0.353  ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.019      ;
; 0.357  ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.015      ;
; 0.357  ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.015      ;
; 0.357  ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.015      ;
; 0.357  ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.015      ;
; 0.357  ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.336      ; 3.015      ;
; 0.377  ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 2.997      ;
; 0.377  ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 2.997      ;
; 0.377  ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 2.997      ;
; 0.377  ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 2.997      ;
; 0.377  ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.338      ; 2.997      ;
; 0.380  ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.988      ;
; 0.380  ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.988      ;
; 0.380  ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.988      ;
; 0.380  ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.988      ;
; 0.380  ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.988      ;
; 0.402  ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.966      ;
; 0.402  ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.966      ;
; 0.402  ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.966      ;
; 0.402  ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.966      ;
; 0.402  ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.966      ;
; 0.470  ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.892      ;
; 0.470  ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.892      ;
; 0.470  ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.892      ;
; 0.470  ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.892      ;
; 0.470  ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.326      ; 2.892      ;
; 0.495  ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.873      ;
; 0.495  ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.873      ;
; 0.495  ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 2.332      ; 2.873      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.438 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.177      ;
; -1.437 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.178      ;
; -1.437 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.178      ;
; -1.315 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.300      ;
; -1.315 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.300      ;
; -1.311 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.304      ;
; -1.310 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.305      ;
; -1.119 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.496      ;
; -0.949 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 1.657      ;
; -0.886 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.729      ;
; -0.856 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.759      ;
; -0.855 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.760      ;
; -0.738 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.877      ;
; -0.708 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.907      ;
; -0.707 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.908      ;
; -0.574 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.038      ;
; -0.573 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.039      ;
; -0.568 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.356      ; 2.054      ;
; -0.514 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.082      ;
; -0.509 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.097      ;
; -0.509 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.097      ;
; -0.507 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.108      ;
; -0.506 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.090      ;
; -0.506 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.109      ;
; -0.505 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.110      ;
; -0.504 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.092      ;
; -0.500 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.106      ;
; -0.500 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.106      ;
; -0.497 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.109      ;
; -0.473 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.133      ;
; -0.427 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.188      ;
; -0.426 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.186      ;
; -0.425 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.187      ;
; -0.420 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.356      ; 2.202      ;
; -0.397 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.218      ;
; -0.396 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.219      ;
; -0.366 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.230      ;
; -0.361 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.245      ;
; -0.361 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.245      ;
; -0.359 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.256      ;
; -0.358 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.238      ;
; -0.358 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.257      ;
; -0.357 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.258      ;
; -0.356 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.240      ;
; -0.352 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.254      ;
; -0.352 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.254      ;
; -0.349 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.257      ;
; -0.311 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.295      ;
; -0.299 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.316      ;
; -0.299 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.316      ;
; -0.299 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.316      ;
; -0.299 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.316      ;
; -0.115 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.497      ;
; -0.114 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.346      ; 2.498      ;
; -0.109 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.356      ; 2.513      ;
; -0.055 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.541      ;
; -0.050 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.556      ;
; -0.050 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.556      ;
; -0.048 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.567      ;
; -0.047 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.549      ;
; -0.047 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.568      ;
; -0.046 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.569      ;
; -0.045 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.330      ; 2.551      ;
; -0.041 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.565      ;
; -0.041 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.565      ;
; -0.038 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.340      ; 2.568      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.497  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.789      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.790      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.790      ;
; 0.499  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.791      ;
; 0.500  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.792      ;
; 0.500  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.792      ;
; 0.501  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.793      ;
; 0.501  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.793      ;
; 0.503  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.795      ;
; 0.504  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.796      ;
; 0.505  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.797      ;
; 0.505  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.797      ;
; 0.637  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 0.929      ;
; 0.657  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.923      ;
; 0.677  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.029      ; 0.972      ;
; 0.780  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.046      ;
; 0.784  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.050      ;
; 0.810  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.026      ; 1.102      ;
; 0.824  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.090      ;
; 0.825  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.091      ;
; 0.831  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.101      ;
; 0.852  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.118      ;
; 0.985  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.251      ;
; 1.017  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.280      ;
; 1.189  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.003      ; 1.458      ;
; 1.198  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.464      ;
; 1.202  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.468      ;
; 1.244  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.009      ; 1.519      ;
; 1.319  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.585      ;
; 1.329  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.006     ; 1.589      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.310 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.305      ;
; -1.214 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.401      ;
; -0.677 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 1.938      ;
; -0.581 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.034      ;
; -0.454 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 2.160      ;
; -0.454 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 2.160      ;
; -0.446 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.167      ;
; -0.445 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.168      ;
; -0.358 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 2.256      ;
; -0.358 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 2.256      ;
; -0.350 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.263      ;
; -0.349 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.264      ;
; -0.343 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.260      ;
; -0.340 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.263      ;
; -0.338 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.265      ;
; -0.337 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.266      ;
; -0.334 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.269      ;
; -0.334 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.269      ;
; -0.311 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.308      ;
; -0.309 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.310      ;
; -0.309 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.310      ;
; -0.247 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.356      ;
; -0.244 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.359      ;
; -0.242 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.361      ;
; -0.241 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.362      ;
; -0.238 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.365      ;
; -0.238 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 2.365      ;
; -0.222 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.391      ;
; -0.215 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.404      ;
; -0.213 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.406      ;
; -0.213 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.406      ;
; -0.126 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.487      ;
; -0.087 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.532      ;
; -0.086 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.533      ;
; -0.083 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.536      ;
; -0.081 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.538      ;
; -0.081 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.538      ;
; -0.080 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.539      ;
; -0.055 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.561      ;
; -0.049 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.567      ;
; -0.047 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.569      ;
; 0.009  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.628      ;
; 0.010  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.629      ;
; 0.013  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.632      ;
; 0.015  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.634      ;
; 0.015  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.634      ;
; 0.016  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 2.635      ;
; 0.041  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.657      ;
; 0.047  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.663      ;
; 0.049  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.665      ;
; 0.069  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.684      ;
; 0.165  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.780      ;
; 0.181  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.797      ;
; 0.194  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.807      ;
; 0.208  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.823      ;
; 0.223  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.839      ;
; 0.248  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.863      ;
; 0.277  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.893      ;
; 0.290  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.347      ; 2.903      ;
; 0.304  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.919      ;
; 0.319  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 2.935      ;
; 0.342  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 2.951      ;
; 0.344  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.349      ; 2.959      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.398  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.355      ; 3.019      ;
; 0.413  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.031      ;
; 0.413  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.031      ;
; 0.419  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.038      ;
; 0.424  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 3.026      ;
; 0.424  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 3.026      ;
; 0.429  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.331      ; 3.026      ;
; 0.430  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 3.033      ;
; 0.430  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 3.033      ;
; 0.437  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 3.051      ;
; 0.437  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 3.051      ;
; 0.437  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 3.053      ;
; 0.437  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 3.053      ;
; 0.438  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.343      ; 3.047      ;
; 0.443  ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.329      ; 3.038      ;
; 0.494  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.355      ; 3.115      ;
; 0.509  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.127      ;
; 0.509  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.352      ; 3.127      ;
; 0.515  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.353      ; 3.134      ;
; 0.520  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 3.122      ;
; 0.520  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 3.122      ;
; 0.521  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.524  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.331      ; 3.122      ;
; 0.526  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 3.129      ;
; 0.526  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.337      ; 3.129      ;
; 0.526  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.533  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 3.147      ;
; 0.533  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.348      ; 3.147      ;
; 0.533  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 3.149      ;
; 0.533  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.350      ; 3.149      ;
; 0.539  ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.329      ; 3.134      ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.900 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 1.690      ;
; -0.786 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.315      ; 1.795      ;
; -0.399 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.330      ; 2.197      ;
; -0.396 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.193      ;
; -0.396 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.193      ;
; -0.379 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.207      ;
; -0.379 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.207      ;
; -0.379 ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.207      ;
; -0.336 ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.244      ;
; -0.336 ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.244      ;
; -0.336 ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.244      ;
; -0.331 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.239      ;
; -0.331 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.239      ;
; -0.331 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.239      ;
; -0.274 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.330      ; 2.322      ;
; -0.271 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.318      ;
; -0.271 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.318      ;
; -0.254 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.332      ;
; -0.254 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.332      ;
; -0.254 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.320      ; 2.332      ;
; -0.225 ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.355      ;
; -0.225 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.355      ;
; -0.225 ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.355      ;
; -0.211 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.369      ;
; -0.211 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.369      ;
; -0.211 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.369      ;
; -0.206 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.364      ;
; -0.206 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.364      ;
; -0.206 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.304      ; 2.364      ;
; -0.101 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.479      ;
; -0.101 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.479      ;
; -0.101 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.479      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.796      ;
; 0.559  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.027     ; 0.798      ;
; 0.704  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 0.994      ;
; 0.712  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.002      ;
; 0.717  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.007      ;
; 0.756  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.026     ; 0.996      ;
; 0.759  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.026     ; 0.999      ;
; 0.766  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[3]                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.031      ;
; 0.800  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.067      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.074      ;
; 0.835  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.888  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.154      ;
; 0.892  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.029     ; 1.129      ;
; 0.895  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.029     ; 1.132      ;
; 0.897  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.028     ; 1.135      ;
; 0.898  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.028     ; 1.136      ;
; 0.925  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.191      ;
; 0.949  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a41~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.016      ; 1.199      ;
; 0.955  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.027     ; 1.194      ;
; 0.955  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a45~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.031      ; 1.220      ;
; 0.960  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.250      ;
; 0.960  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a36~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.011      ; 1.205      ;
; 0.966  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.256      ;
; 0.966  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.011      ; 1.211      ;
; 0.969  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.259      ;
; 0.973  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.029     ; 1.210      ;
; 0.976  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a33~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.011      ; 1.221      ;
; 0.979  ; FIFO:FIFO_ADC0_instant|regarray~10               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.244      ;
; 0.986  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.007      ; 1.259      ;
; 0.989  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.255      ;
; 0.998  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.264      ;
; 0.999  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 1.289      ;
; 1.004  ; FIFO:FIFO_ADC0_instant|regarray~8                ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.271      ;
; 1.008  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.274      ;
; 1.012  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.278      ;
; 1.017  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.308      ;
; 1.026  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 1.310      ;
; 1.027  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.318      ;
; 1.029  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.028     ; 1.267      ;
; 1.029  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.028     ; 1.267      ;
; 1.032  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 1.320      ;
; 1.032  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.296      ;
; 1.035  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 1.326      ;
; 1.038  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.030     ; 1.274      ;
; 1.039  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.030     ; 1.275      ;
; 1.049  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 1.324      ;
; 1.051  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[23]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 1.314      ;
; 1.053  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_address_reg3   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.055      ; 1.342      ;
; 1.054  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 1.338      ;
; 1.061  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 1.341      ;
; 1.065  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 1.349      ;
; 1.066  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 1.352      ;
; 1.072  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 1.347      ;
; 1.073  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_address_reg0   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.055      ; 1.362      ;
; 1.075  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.046      ; 1.355      ;
; 1.076  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 1.364      ;
; 1.080  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42] ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.006     ; 1.340      ;
; 1.082  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 1.370      ;
; 1.086  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 1.372      ;
; 1.089  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 1.364      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.138 ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.464      ;
; -0.138 ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.464      ;
; -0.138 ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.464      ;
; -0.138 ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.464      ;
; -0.138 ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.464      ;
; 0.003  ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.605      ;
; 0.003  ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.605      ;
; 0.003  ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.605      ;
; 0.003  ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.605      ;
; 0.003  ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.605      ;
; 0.017  ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.619      ;
; 0.017  ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.619      ;
; 0.017  ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.619      ;
; 0.017  ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.619      ;
; 0.017  ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.619      ;
; 0.034  ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.636      ;
; 0.034  ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.636      ;
; 0.034  ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.636      ;
; 0.034  ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.636      ;
; 0.034  ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.636      ;
; 0.097  ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.699      ;
; 0.097  ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.699      ;
; 0.097  ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.699      ;
; 0.097  ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.699      ;
; 0.097  ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.699      ;
; 0.118  ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.722      ;
; 0.118  ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.722      ;
; 0.118  ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.722      ;
; 0.118  ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.722      ;
; 0.118  ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.722      ;
; 0.147  ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.749      ;
; 0.147  ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.749      ;
; 0.147  ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.749      ;
; 0.147  ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.749      ;
; 0.147  ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.336      ; 2.749      ;
; 0.246  ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.850      ;
; 0.246  ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.850      ;
; 0.246  ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.850      ;
; 0.246  ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.850      ;
; 0.246  ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.850      ;
; 0.275  ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.873      ;
; 0.275  ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.873      ;
; 0.275  ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.873      ;
; 0.275  ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.873      ;
; 0.275  ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.873      ;
; 0.300  ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.892      ;
; 0.300  ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.892      ;
; 0.300  ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.892      ;
; 0.300  ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.892      ;
; 0.300  ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 2.892      ;
; 0.368  ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.966      ;
; 0.368  ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.966      ;
; 0.368  ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.966      ;
; 0.368  ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.966      ;
; 0.368  ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.966      ;
; 0.390  ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.988      ;
; 0.390  ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.988      ;
; 0.390  ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.988      ;
; 0.390  ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.988      ;
; 0.390  ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 2.988      ;
; 0.393  ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.997      ;
; 0.393  ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.997      ;
; 0.393  ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.997      ;
; 0.393  ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.997      ;
; 0.393  ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 2.997      ;
; 0.422  ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 3.026      ;
; 0.422  ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 3.026      ;
; 0.422  ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 3.026      ;
; 0.422  ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 3.026      ;
; 0.422  ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.338      ; 3.026      ;
; 0.425  ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 3.017      ;
; 0.425  ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 3.017      ;
; 0.425  ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 3.017      ;
; 0.425  ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 3.017      ;
; 0.425  ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.326      ; 3.017      ;
; 0.446  ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.043      ;
; 0.446  ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.043      ;
; 0.446  ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.043      ;
; 0.446  ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.043      ;
; 0.446  ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.043      ;
; 0.527  ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.125      ;
; 0.527  ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.125      ;
; 0.527  ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.125      ;
; 0.527  ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.125      ;
; 0.527  ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.125      ;
; 0.578  ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.175      ;
; 0.578  ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.175      ;
; 0.578  ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.175      ;
; 0.578  ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.175      ;
; 0.578  ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.331      ; 3.175      ;
; 0.663  ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.261      ;
; 0.663  ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.261      ;
; 0.663  ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.261      ;
; 0.663  ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.261      ;
; 0.663  ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.261      ;
; 0.696  ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.294      ;
; 0.696  ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.294      ;
; 0.696  ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.294      ;
; 0.696  ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.294      ;
; 0.696  ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 2.332      ; 3.294      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.038 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; -0.038 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; 0.391  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_ON                                 ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.462  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.462  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.521  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.530  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.794  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.805  ; counter_burst[17]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; counter_burst[1]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; counter_burst[8]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; counter_burst[9]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.825  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.831  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.834  ; counter_burst[0]                       ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.837  ; counter_burst[18]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.843  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.846  ; counter_burst[16]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.849  ; counter_burst[15]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.986  ; counter_burst[2]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.252      ;
; 1.177  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.196  ; counter_burst[8]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; counter_burst[3]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.199  ; counter_burst[10]                      ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.217  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.220  ; counter_burst[0]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.223  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.232  ; counter_burst[16]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.235  ; counter_burst[15]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.248  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.253  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.274  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.280  ; counter_burst[17]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.546      ;
; 1.281  ; counter_burst[1]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.288  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.555      ;
; 1.306  ; counter_burst[15]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.572      ;
; 1.319  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.343  ; counter_burst[7]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.608      ;
; 1.345  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.611      ;
; 1.351  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.359  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.377  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.379  ; counter_burst[0]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.645      ;
; 1.390  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.391  ; counter_burst[16]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.412  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.414  ; counter_burst[7]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.679      ;
; 1.416  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.426  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.692      ;
; 1.430  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.448  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.448  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.449  ; counter_burst[13]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.717      ;
; 1.462  ; counter_burst[16]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.465  ; counter_burst[15]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.467  ; counter_burst[10]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.733      ;
; 1.474  ; counter_burst[3]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.483  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.487  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.501  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.519  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.519  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.520  ; counter_burst[13]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.788      ;
; 1.536  ; counter_burst[15]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.802      ;
; 1.538  ; counter_burst[10]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.804      ;
; 1.545  ; counter_burst[3]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.811      ;
; 1.554  ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.556  ; counter_burst[5]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.821      ;
; 1.558  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.824      ;
; 1.585  ; counter_burst[4]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.850      ;
; 1.590  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.856      ;
; 1.590  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.856      ;
; 1.591  ; counter_burst[13]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.859      ;
; 1.597  ; counter_burst[14]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.865      ;
; 1.609  ; counter_burst[10]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.875      ;
; 1.625  ; usonic[0]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.891      ;
; 1.627  ; counter_burst[5]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.892      ;
; 1.629  ; usonic[3]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.895      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 0.798 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.562      ;
; 0.798 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.562      ;
; 0.798 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.562      ;
; 0.798 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.562      ;
; 0.923 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.437      ;
; 0.923 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.437      ;
; 0.923 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.437      ;
; 0.923 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.324      ; 2.437      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.067 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.297      ;
; 1.082 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.321      ; 2.275      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.192 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 2.172      ;
; 1.207 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.321      ; 2.150      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.326 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 2.036      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
; 1.451 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.911      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.681 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.911      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.556 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 2.036      ;
; -0.437 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.321      ; 2.150      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.422 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.172      ;
; -0.312 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.321      ; 2.275      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.297 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 2.297      ;
; -0.153 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.437      ;
; -0.153 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.437      ;
; -0.153 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.437      ;
; -0.153 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.437      ;
; -0.028 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.562      ;
; -0.028 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.562      ;
; -0.028 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.562      ;
; -0.028 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.324      ; 2.562      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.487 ; 6.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.487 ; 6.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.399 ; 7.399 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.399 ; 7.399 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.727 ; 4.727 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.727 ; 4.727 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.189 ; 5.189 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.189 ; 5.189 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.001 ; 5.001 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -6.257 ; -6.257 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -6.257 ; -6.257 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -7.255 ; -7.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -7.255 ; -7.255 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -7.169 ; -7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -7.169 ; -7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.497 ; -4.497 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.497 ; -4.497 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.771 ; -4.771 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.959 ; -4.959 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.771 ; -4.771 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 7.596  ; 7.596  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 7.596  ; 7.596  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.223  ; 8.223  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 8.091  ; 8.091  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.223  ; 8.223  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 8.435  ; 8.435  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 8.435  ; 8.435  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.437 ; 12.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.437 ; 12.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.844 ; 11.844 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.158 ; 11.158 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.613 ; 11.613 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.377 ; 11.377 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.352 ; 11.352 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.143 ; 11.143 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.963  ; 9.963  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.963  ; 9.963  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.242  ; 9.242  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.003  ; 9.003  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.224  ; 9.224  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.156  ; 9.156  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.435  ; 9.435  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.231  ; 9.231  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.409 ; 12.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.409 ; 12.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.434 ; 10.434 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.221 ; 12.221 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.785 ; 11.785 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.105 ; 10.105 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.085 ; 10.085 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.319 ; 10.319 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.458 ; 11.458 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.108 ; 11.108 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.138 ; 11.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.131 ; 11.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.096 ; 11.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.458 ; 11.458 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.121 ; 11.121 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.119 ; 11.119 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 11.366 ; 11.366 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.155 ; 10.155 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.366 ; 11.366 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.857  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.857  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.256  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.034  ; 9.034  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.034  ; 9.034  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.764  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.764  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.021  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 7.500  ; 7.500  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 7.500  ; 7.500  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 7.100  ; 7.100  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.632  ; 7.632  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 7.100  ; 7.100  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 8.339  ; 8.339  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 8.339  ; 8.339  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.541  ; 9.541  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 10.848 ; 10.848 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.255 ; 10.255 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.541  ; 9.541  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 10.016 ; 10.016 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.788  ; 9.788  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.714  ; 9.714  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.546  ; 9.546  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 8.081  ; 8.081  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.045  ; 9.045  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 8.322  ; 8.322  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 8.081  ; 8.081  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 8.335  ; 8.335  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 8.237  ; 8.237  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 8.522  ; 8.522  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 8.315  ; 8.315  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.728  ; 9.728  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.048 ; 12.048 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.073 ; 10.073 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.872 ; 11.872 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.439 ; 11.439 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.745  ; 9.745  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.728  ; 9.728  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.972  ; 9.972  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.010  ; 9.010  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.036  ; 9.036  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.055  ; 9.055  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.034  ; 9.034  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.020  ; 9.020  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.377  ; 9.377  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.010  ; 9.010  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.037  ; 9.037  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.155 ; 10.155 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.155 ; 10.155 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.366 ; 11.366 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.256  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.857  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.256  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.759  ; 8.759  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.759  ; 8.759  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.021  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.764  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.021  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.325 ;        ;        ; 12.325 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.052 ; 12.052 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.229 ;        ;        ; 12.229 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.944 ; 11.944 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.678 ;        ;        ; 11.678 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.848 ; 11.848 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.992 ;        ;        ; 11.992 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.325 ;        ;        ; 12.325 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.052 ; 12.052 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.229 ;        ;        ; 12.229 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.944 ; 11.944 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.678 ;        ;        ; 11.678 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.848 ; 11.848 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.992 ;        ;        ; 11.992 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.359 ; -1200.473     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.970 ; -0.970        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.327 ; -11.028       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.058 ; -0.429        ;
; counter                                 ; 0.264  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.031 ; -15.576       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.008 ; -18.065       ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.785 ; -7.724        ;
; counter                                 ; -0.435 ; -2.175        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.136        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.185 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.590 ; -15.532       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -46.000       ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -22.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.359 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a39~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.073     ; 3.318      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.344 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.062     ; 3.314      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.331 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a54~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.071     ; 3.292      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.306 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.264      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.280 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[6]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.079     ; 3.233      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.259 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.225      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.258 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[10] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 3.218      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.239 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a34~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.215      ;
; -2.217 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.175      ;
; -2.217 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.175      ;
; -2.217 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.175      ;
; -2.217 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a57~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.074     ; 3.175      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.970 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.470     ; 0.532      ;
; -0.913 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.470     ; 0.475      ;
; 0.397  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.397  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.897  ; FIFO:FIFO_ADC0_instant|clock               ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.897  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.050 ; counter_burst[5]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.977      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.059 ; counter_burst[6]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.968      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.082 ; counter_burst[2]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.947      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.094 ; counter_burst[3]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.935      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.116 ; counter_burst[16]                          ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.128 ; counter_burst[4]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.899      ;
; 23.148 ; counter_burst[5]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.877      ;
; 23.148 ; counter_burst[5]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.877      ;
; 23.148 ; counter_burst[5]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.877      ;
; 23.148 ; counter_burst[5]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.877      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.156 ; counter_burst[1]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.873      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[7]                           ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.870      ;
; 23.157 ; counter_burst[6]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.868      ;
; 23.157 ; counter_burst[6]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.868      ;
; 23.157 ; counter_burst[6]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.868      ;
; 23.157 ; counter_burst[6]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.007     ; 1.868      ;
; 23.165 ; rst                                        ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.165 ; rst                                        ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.165 ; rst                                        ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.165 ; rst                                        ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.165 ; rst                                        ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.165 ; rst                                        ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.008     ; 1.859      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.167 ; counter_burst[5]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.863      ;
; 23.172 ; counter_burst[5]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.860      ;
; 23.172 ; counter_burst[5]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.860      ;
; 23.172 ; counter_burst[5]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.860      ;
; 23.172 ; counter_burst[5]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.860      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.176 ; counter_burst[6]                           ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.002     ; 1.854      ;
; 23.180 ; counter_burst[2]                           ; counter_burst[11]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.847      ;
; 23.180 ; counter_burst[2]                           ; counter_burst[12]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.847      ;
; 23.180 ; counter_burst[2]                           ; counter_burst[13]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.847      ;
; 23.180 ; counter_burst[2]                           ; counter_burst[14]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 1.847      ;
; 23.181 ; counter_burst[6]                           ; counter_burst[4]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.851      ;
; 23.181 ; counter_burst[6]                           ; counter_burst[5]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.851      ;
; 23.181 ; counter_burst[6]                           ; counter_burst[6]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.851      ;
; 23.181 ; counter_burst[6]                           ; counter_burst[7]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.851      ;
; 23.189 ; counter_burst[0]                           ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.840      ;
; 23.189 ; counter_burst[0]                           ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.840      ;
; 23.189 ; counter_burst[0]                           ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.840      ;
; 23.189 ; counter_burst[0]                           ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.003     ; 1.840      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.327 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.358      ;
; -0.319 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 1.368      ;
; -0.319 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 1.368      ;
; -0.318 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.351      ;
; -0.317 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 1.368      ;
; -0.317 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 1.368      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.315 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.354      ;
; -0.314 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.353      ;
; -0.314 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.353      ;
; -0.313 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.350      ;
; -0.313 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.350      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.298 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.352      ;
; -0.296 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.348      ;
; -0.296 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.348      ;
; -0.288 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.319      ;
; -0.287 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.342      ;
; -0.280 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 1.329      ;
; -0.280 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 1.329      ;
; -0.279 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.312      ;
; -0.278 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 1.329      ;
; -0.278 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 1.329      ;
; -0.278 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.293      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.276 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.315      ;
; -0.275 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.314      ;
; -0.275 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.314      ;
; -0.274 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.311      ;
; -0.274 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.311      ;
; -0.270 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.303      ;
; -0.270 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.303      ;
; -0.269 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.015     ; 1.286      ;
; -0.268 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.303      ;
; -0.268 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.303      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.266 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.289      ;
; -0.265 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.288      ;
; -0.265 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.288      ;
; -0.264 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.285      ;
; -0.264 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.285      ;
; -0.264 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.308      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.259 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.022      ; 1.313      ;
; -0.258 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.305      ;
; -0.258 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.305      ;
; -0.258 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.305      ;
; -0.258 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.305      ;
; -0.257 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.309      ;
; -0.257 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 1.309      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.249 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.287      ;
; -0.248 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.303      ;
; -0.247 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.283      ;
; -0.247 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.283      ;
; -0.238 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.277      ;
; -0.225 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 1.269      ;
; -0.219 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.266      ;
; -0.219 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.266      ;
; -0.219 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.266      ;
; -0.219 ; FIFO:FIFO_ADC0_instant|full_reg            ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0_instant|clock           ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.266      ;
; -0.215 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.243      ;
; -0.209 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.240      ;
; -0.209 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.240      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.090      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.045 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.077      ;
; -0.041 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.066      ;
; -0.041 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.066      ;
; -0.039 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.064      ;
; -0.028 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.053      ;
; -0.028 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.053      ;
; -0.027 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.042      ;
; -0.026 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.051      ;
; -0.023 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.038      ;
; -0.022 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.037      ;
; -0.014 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.029      ;
; -0.010 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.025      ;
; -0.009 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.017     ; 1.024      ;
; -0.002 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.031      ;
; -0.002 ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.031      ;
; 0.009  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.021      ;
; 0.010  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.020      ;
; 0.011  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.019      ;
; 0.011  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.018      ;
; 0.011  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.018      ;
; 0.022  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.008      ;
; 0.023  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.007      ;
; 0.024  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.000      ;
; 0.024  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 1.000      ;
; 0.024  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.006      ;
; 0.030  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.002      ;
; 0.033  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.006      ;
; 0.035  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.997      ;
; 0.037  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 0.987      ;
; 0.037  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.008     ; 0.987      ;
; 0.046  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.993      ;
; 0.065  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.967      ;
; 0.076  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.956      ;
; 0.103  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.929      ;
; 0.108  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.924      ;
; 0.110  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.010     ; 0.912      ;
; 0.111  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.921      ;
; 0.132  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.900      ;
; 0.143  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.889      ;
; 0.144  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.888      ;
; 0.149  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.883      ;
; 0.178  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.854      ;
; 0.179  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.853      ;
; 0.180  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.015      ; 0.867      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.817      ;
; 0.216  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 0.807      ;
; 0.217  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.815      ;
; 0.229  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 0.812      ;
; 0.258  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.774      ;
; 0.270  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.762      ;
; 0.277  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.751      ;
; 0.284  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.748      ;
; 0.308  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.731      ;
; 0.340  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.692      ;
; 0.346  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.687      ;
; 0.349  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.683      ;
; 0.353  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.679      ;
; 0.428  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.001     ; 0.603      ;
; 0.433  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.599      ;
; 0.504  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.528      ;
; 0.507  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.525      ;
; 0.507  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.525      ;
; 0.507  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.525      ;
; 0.508  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.523      ;
; 0.515  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.517      ;
; 0.520  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.530      ;
; 0.523  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.509      ;
; 0.577  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.473      ;
; 0.589  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.443      ;
; 0.602  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.448      ;
; 0.654  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.395      ;
; 0.655  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.395      ;
; 0.655  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.395      ;
; 0.655  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.395      ;
; 0.656  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.393      ;
; 0.656  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.393      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.393      ;
; 0.658  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.392      ;
; 0.659  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.018      ; 0.391      ;
; 0.659  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.017      ; 0.390      ;
; 1.295  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.463      ; 1.200      ;
; 1.296  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.463      ; 1.199      ;
; 1.297  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.453      ; 1.188      ;
; 1.297  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.463      ; 1.198      ;
; 1.298  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.453      ; 1.187      ;
; 1.305  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.453      ; 1.180      ;
; 1.314  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.462      ; 1.180      ;
; 1.314  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.462      ; 1.180      ;
; 1.321  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.468      ; 1.179      ;
; 1.321  ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 1.468      ; 1.179      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                                 ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.264 ; auto_sample[0]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.768      ;
; 0.299 ; auto_sample[0]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.733      ;
; 0.303 ; auto_sample[4]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.729      ;
; 0.316 ; auto_sample[1]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.716      ;
; 0.333 ; auto_sample[2]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; auto_sample[0]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.698      ;
; 0.344 ; auto_sample[4]    ; sample         ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.688      ;
; 0.351 ; auto_sample[1]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.681      ;
; 0.366 ; auto_sample[3]    ; auto_sample[4] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.666      ;
; 0.368 ; auto_sample[2]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; auto_sample[0]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.663      ;
; 0.386 ; auto_sample[1]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.646      ;
; 0.498 ; auto_sample[3]    ; sample         ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.534      ;
; 0.506 ; auto_sample[3]    ; auto_sample[3] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; auto_sample[2]    ; auto_sample[2] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; auto_sample[0]    ; auto_sample[0] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.523      ;
; 0.524 ; auto_sample[1]    ; auto_sample[1] ; counter                                 ; counter     ; 1.000        ; 0.000      ; 0.508      ;
; 0.931 ; counter_burst[5]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.557      ;
; 0.931 ; counter_burst[5]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.557      ;
; 0.931 ; counter_burst[5]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.557      ;
; 0.931 ; counter_burst[5]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.557      ;
; 0.931 ; counter_burst[5]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.557      ;
; 0.940 ; counter_burst[6]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.548      ;
; 0.940 ; counter_burst[6]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.548      ;
; 0.940 ; counter_burst[6]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.548      ;
; 0.940 ; counter_burst[6]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.548      ;
; 0.940 ; counter_burst[6]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.548      ;
; 0.963 ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.527      ;
; 0.963 ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.527      ;
; 0.963 ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.527      ;
; 0.963 ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.527      ;
; 0.963 ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.527      ;
; 0.975 ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.515      ;
; 0.975 ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.515      ;
; 0.975 ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.515      ;
; 0.975 ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.515      ;
; 0.975 ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.515      ;
; 0.997 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.496      ;
; 0.997 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.496      ;
; 0.997 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.496      ;
; 0.997 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.496      ;
; 0.997 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.496      ;
; 1.009 ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.479      ;
; 1.009 ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.479      ;
; 1.009 ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.479      ;
; 1.009 ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.479      ;
; 1.009 ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.479      ;
; 1.037 ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.453      ;
; 1.037 ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.453      ;
; 1.037 ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.453      ;
; 1.037 ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.453      ;
; 1.037 ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.453      ;
; 1.038 ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.450      ;
; 1.038 ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.450      ;
; 1.038 ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.450      ;
; 1.038 ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.450      ;
; 1.038 ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.456      ; 1.450      ;
; 1.046 ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.439      ;
; 1.046 ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.439      ;
; 1.046 ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.439      ;
; 1.046 ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.439      ;
; 1.046 ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.439      ;
; 1.070 ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.420      ;
; 1.070 ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.420      ;
; 1.070 ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.420      ;
; 1.070 ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.420      ;
; 1.070 ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.420      ;
; 1.071 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.422      ;
; 1.071 ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.422      ;
; 1.071 ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.422      ;
; 1.071 ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.422      ;
; 1.071 ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.422      ;
; 1.082 ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.413      ;
; 1.082 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.411      ;
; 1.082 ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.413      ;
; 1.082 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.411      ;
; 1.082 ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.413      ;
; 1.082 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.411      ;
; 1.082 ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.413      ;
; 1.082 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.411      ;
; 1.082 ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.413      ;
; 1.082 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.461      ; 1.411      ;
; 1.088 ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.402      ;
; 1.088 ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.402      ;
; 1.088 ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.402      ;
; 1.088 ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.402      ;
; 1.088 ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.402      ;
; 1.091 ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.404      ;
; 1.091 ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.404      ;
; 1.091 ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.404      ;
; 1.091 ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.404      ;
; 1.091 ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.463      ; 1.404      ;
; 1.094 ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.391      ;
; 1.094 ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.391      ;
; 1.094 ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.391      ;
; 1.094 ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.391      ;
; 1.094 ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.453      ; 1.391      ;
; 1.133 ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.357      ;
; 1.133 ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.357      ;
; 1.133 ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 1.000        ; 1.458      ; 1.357      ;
+-------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.031 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.591      ;
; -1.030 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.592      ;
; -1.029 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.593      ;
; -0.985 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.637      ;
; -0.985 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.637      ;
; -0.982 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.640      ;
; -0.982 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.640      ;
; -0.899 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.723      ;
; -0.828 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 0.786      ;
; -0.773 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.849      ;
; -0.762 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.860      ;
; -0.762 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.860      ;
; -0.718 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.904      ;
; -0.707 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.915      ;
; -0.707 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 0.915      ;
; -0.631 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.477      ; 0.998      ;
; -0.623 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.996      ;
; -0.622 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 0.997      ;
; -0.609 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.013      ;
; -0.605 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.015      ;
; -0.605 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.015      ;
; -0.605 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.015      ;
; -0.598 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.016      ;
; -0.598 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.016      ;
; -0.598 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.024      ;
; -0.598 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.024      ;
; -0.589 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.016      ;
; -0.582 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.023      ;
; -0.581 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.024      ;
; -0.581 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.034      ;
; -0.580 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.035      ;
; -0.579 ; rst                                         ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.036      ;
; -0.579 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.035      ;
; -0.576 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.477      ; 1.053      ;
; -0.568 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.051      ;
; -0.567 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.052      ;
; -0.550 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.070      ;
; -0.550 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.070      ;
; -0.550 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.070      ;
; -0.543 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.071      ;
; -0.543 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.071      ;
; -0.534 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.071      ;
; -0.533 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.081      ;
; -0.527 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.078      ;
; -0.526 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.079      ;
; -0.526 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.089      ;
; -0.525 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.090      ;
; -0.524 ; on                                          ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.091      ;
; -0.500 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.122      ;
; -0.499 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.123      ;
; -0.498 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.124      ;
; -0.497 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.125      ;
; -0.467 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.477      ; 1.162      ;
; -0.459 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.160      ;
; -0.458 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.467      ; 1.161      ;
; -0.441 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.179      ;
; -0.441 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.179      ;
; -0.441 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.179      ;
; -0.434 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.180      ;
; -0.434 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.462      ; 1.180      ;
; -0.425 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.180      ;
; -0.418 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.187      ;
; -0.417 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.453      ; 1.188      ;
; -0.417 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.198      ;
; -0.416 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.199      ;
; -0.415 ; SPI_ON                                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.200      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.221  ; FIFO:FIFO_ADC0_instant|out[6]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.391      ;
; 0.221  ; FIFO:FIFO_ADC0_instant|out[12]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.390      ;
; 0.222  ; FIFO:FIFO_ADC0_instant|out[8]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.392      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[5]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[14]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.223  ; FIFO:FIFO_ADC0_instant|out[15]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.393      ;
; 0.224  ; FIFO:FIFO_ADC0_instant|out[10]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.393      ;
; 0.224  ; FIFO:FIFO_ADC0_instant|out[11]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.393      ;
; 0.225  ; FIFO:FIFO_ADC0_instant|out[1]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.395      ;
; 0.225  ; FIFO:FIFO_ADC0_instant|out[4]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.395      ;
; 0.225  ; FIFO:FIFO_ADC0_instant|out[13]              ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.395      ;
; 0.226  ; FIFO:FIFO_ADC0_instant|out[9]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.017      ; 0.395      ;
; 0.278  ; FIFO:FIFO_ADC0_instant|out[2]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.448      ;
; 0.291  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.443      ;
; 0.303  ; FIFO:FIFO_ADC0_instant|out[7]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.473      ;
; 0.357  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.509      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|out[3]               ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.018      ; 0.530      ;
; 0.365  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.371  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.447  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.599      ;
; 0.452  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.603      ;
; 0.527  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.679      ;
; 0.531  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.534  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.687      ;
; 0.572  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.007      ; 0.731      ;
; 0.596  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.748      ;
; 0.603  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.751      ;
+--------+---------------------------------------------+---------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.008 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 0.615      ;
; -0.952 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 0.671      ;
; -0.720 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 0.903      ;
; -0.664 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 0.959      ;
; -0.629 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 0.991      ;
; -0.628 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 0.992      ;
; -0.621 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.000      ;
; -0.620 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.001      ;
; -0.573 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.047      ;
; -0.572 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.048      ;
; -0.567 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.045      ;
; -0.565 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.056      ;
; -0.564 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.048      ;
; -0.564 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.469      ; 1.057      ;
; -0.562 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.050      ;
; -0.562 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.050      ;
; -0.560 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.052      ;
; -0.559 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.053      ;
; -0.557 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.070      ;
; -0.556 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.071      ;
; -0.555 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.072      ;
; -0.511 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.109      ;
; -0.511 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.101      ;
; -0.508 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.104      ;
; -0.506 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.106      ;
; -0.506 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.106      ;
; -0.504 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.108      ;
; -0.503 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.109      ;
; -0.501 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.126      ;
; -0.500 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.127      ;
; -0.499 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.128      ;
; -0.455 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.165      ;
; -0.440 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.187      ;
; -0.439 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.188      ;
; -0.439 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.185      ;
; -0.438 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.189      ;
; -0.437 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.190      ;
; -0.436 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.191      ;
; -0.436 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.191      ;
; -0.436 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.188      ;
; -0.434 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.190      ;
; -0.387 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.236      ;
; -0.384 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.243      ;
; -0.383 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.244      ;
; -0.383 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.241      ;
; -0.382 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.245      ;
; -0.381 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.246      ;
; -0.380 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.247      ;
; -0.380 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.247      ;
; -0.380 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.244      ;
; -0.378 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.246      ;
; -0.343 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.277      ;
; -0.331 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.292      ;
; -0.314 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.310      ;
; -0.314 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.310      ;
; -0.301 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.322      ;
; -0.299 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.324      ;
; -0.287 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.468      ; 1.333      ;
; -0.258 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.366      ;
; -0.258 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.366      ;
; -0.245 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.378      ;
; -0.243 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.471      ; 1.380      ;
; -0.203 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.465      ; 1.414      ;
; -0.180 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.448      ;
; -0.171 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.454      ;
; -0.171 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.454      ;
; -0.169 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.458      ;
; -0.154 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.458      ; 1.456      ;
; -0.154 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.458      ; 1.456      ;
; -0.153 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.459      ;
; -0.153 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.459      ;
; -0.150 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.474      ;
; -0.150 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.474      ;
; -0.149 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.457      ;
; -0.148 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.474      ;
; -0.148 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.474      ;
; -0.147 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.465      ; 1.470      ;
; -0.140 ; rst                                        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.464      ;
; -0.124 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.476      ; 1.504      ;
; -0.115 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.510      ;
; -0.115 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.473      ; 1.510      ;
; -0.113 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.514      ;
; -0.098 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.458      ; 1.512      ;
; -0.098 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.458      ; 1.512      ;
; -0.097 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.515      ;
; -0.097 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.460      ; 1.515      ;
; -0.094 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.530      ;
; -0.094 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.472      ; 1.530      ;
; -0.093 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.513      ;
; -0.092 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.530      ;
; -0.092 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.470      ; 1.530      ;
; -0.084 ; on                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.452      ; 1.520      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
+--------+--------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.785 ; on                                               ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 0.820      ;
; -0.732 ; MBED_RDY                                         ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 0.865      ;
; -0.514 ; on                                               ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.459      ; 1.097      ;
; -0.511 ; on                                               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.451      ; 1.092      ;
; -0.511 ; on                                               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.451      ; 1.092      ;
; -0.501 ; on                                               ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.101      ;
; -0.501 ; on                                               ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.101      ;
; -0.501 ; on                                               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.101      ;
; -0.466 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.459      ; 1.145      ;
; -0.463 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.451      ; 1.140      ;
; -0.463 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.451      ; 1.140      ;
; -0.460 ; on                                               ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.136      ;
; -0.460 ; on                                               ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.136      ;
; -0.460 ; on                                               ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.136      ;
; -0.454 ; on                                               ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.133      ;
; -0.454 ; on                                               ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.133      ;
; -0.454 ; on                                               ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.133      ;
; -0.453 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.149      ;
; -0.453 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.149      ;
; -0.453 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.149      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.184      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.184      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.444      ; 1.184      ;
; -0.406 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.181      ;
; -0.406 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.181      ;
; -0.406 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.435      ; 1.181      ;
; -0.386 ; on                                               ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.211      ;
; -0.386 ; on                                               ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.211      ;
; -0.386 ; on                                               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.211      ;
; -0.341 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.256      ;
; -0.341 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.256      ;
; -0.341 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.445      ; 1.256      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|rd_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.395      ;
; 0.262  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.019     ; 0.395      ;
; 0.300  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.496      ;
; 0.304  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.500      ;
; 0.308  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.504      ;
; 0.353  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.018     ; 0.487      ;
; 0.355  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[3]                                                                   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.506      ;
; 0.355  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.018     ; 0.489      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.395  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36] ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.548      ;
; 0.399  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32] ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.551      ;
; 0.415  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a45~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.041      ; 0.594      ;
; 0.415  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a41~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.028      ; 0.581      ;
; 0.423  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.619      ;
; 0.423  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a36~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.024      ; 0.585      ;
; 0.426  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.019     ; 0.559      ;
; 0.428  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.624      ;
; 0.429  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.023      ; 0.590      ;
; 0.431  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.627      ;
; 0.432  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a33~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.024      ; 0.594      ;
; 0.435  ; FIFO:FIFO_ADC0_instant|dffr1                     ; FIFO:FIFO_ADC0_instant|dffr2                                                                                      ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.587      ;
; 0.437  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.568      ;
; 0.440  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.638      ;
; 0.440  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.571      ;
; 0.441  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.572      ;
; 0.442  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.573      ;
; 0.443  ; FIFO:FIFO_ADC0_instant|regarray~8                ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 0.596      ;
; 0.444  ; FIFO:FIFO_ADC0_instant|regarray~10               ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.595      ;
; 0.446  ; FIFO:FIFO_ADC0_instant|regarray~3                ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.006      ; 0.604      ;
; 0.447  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.645      ;
; 0.447  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.578      ;
; 0.448  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.058      ; 0.644      ;
; 0.449  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a38~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.060      ; 0.649      ;
; 0.452  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a30~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.056      ; 0.646      ;
; 0.453  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 0.645      ;
; 0.457  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.609      ;
; 0.460  ; FIFO:FIFO_ADC0_instant|regarray~4                ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.612      ;
; 0.465  ; FIFO:FIFO_ADC0_instant|rd_reg[13]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|address_reg_b[1]                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.617      ;
; 0.470  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_address_reg3   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.059      ; 0.667      ;
; 0.471  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 0.663      ;
; 0.476  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.659      ;
; 0.478  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a31~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.054      ; 0.670      ;
; 0.479  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.610      ;
; 0.479  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.610      ;
; 0.481  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.669      ;
; 0.482  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[23]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.003     ; 0.631      ;
; 0.482  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.613      ;
; 0.483  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.021     ; 0.614      ;
; 0.484  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_address_reg0   ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.059      ; 0.681      ;
; 0.487  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.055      ; 0.680      ;
; 0.491  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a16~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.050      ; 0.679      ;
; 0.491  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg4  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 0.686      ;
; 0.492  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_address_reg3  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.045      ; 0.675      ;
; 0.495  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.057      ; 0.690      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.651      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                   ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node        ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.435 ; counter_burst[10] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.178      ;
; -0.435 ; counter_burst[10] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.178      ;
; -0.435 ; counter_burst[10] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.178      ;
; -0.435 ; counter_burst[10] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.178      ;
; -0.435 ; counter_burst[10] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.178      ;
; -0.376 ; counter_burst[18] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.237      ;
; -0.376 ; counter_burst[18] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.237      ;
; -0.376 ; counter_burst[18] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.237      ;
; -0.376 ; counter_burst[18] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.237      ;
; -0.376 ; counter_burst[18] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.237      ;
; -0.361 ; counter_burst[15] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.252      ;
; -0.361 ; counter_burst[15] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.252      ;
; -0.361 ; counter_burst[15] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.252      ;
; -0.361 ; counter_burst[15] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.252      ;
; -0.361 ; counter_burst[15] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.252      ;
; -0.359 ; counter_burst[19] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.254      ;
; -0.359 ; counter_burst[19] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.254      ;
; -0.359 ; counter_burst[19] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.254      ;
; -0.359 ; counter_burst[19] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.254      ;
; -0.359 ; counter_burst[19] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.254      ;
; -0.309 ; counter_burst[12] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.306      ;
; -0.309 ; counter_burst[12] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.306      ;
; -0.309 ; counter_burst[12] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.306      ;
; -0.309 ; counter_burst[12] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.306      ;
; -0.309 ; counter_burst[12] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.306      ;
; -0.308 ; counter_burst[17] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.305      ;
; -0.308 ; counter_burst[17] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.305      ;
; -0.308 ; counter_burst[17] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.305      ;
; -0.308 ; counter_burst[17] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.305      ;
; -0.308 ; counter_burst[17] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.305      ;
; -0.288 ; counter_burst[16] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.325      ;
; -0.288 ; counter_burst[16] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.325      ;
; -0.288 ; counter_burst[16] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.325      ;
; -0.288 ; counter_burst[16] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.325      ;
; -0.288 ; counter_burst[16] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.461      ; 1.325      ;
; -0.283 ; counter_burst[14] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.332      ;
; -0.283 ; counter_burst[14] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.332      ;
; -0.283 ; counter_burst[14] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.332      ;
; -0.283 ; counter_burst[14] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.332      ;
; -0.283 ; counter_burst[14] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.332      ;
; -0.253 ; counter_burst[8]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.357      ;
; -0.253 ; counter_burst[8]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.357      ;
; -0.253 ; counter_burst[8]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.357      ;
; -0.253 ; counter_burst[8]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.357      ;
; -0.253 ; counter_burst[8]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.357      ;
; -0.214 ; on                ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.391      ;
; -0.214 ; on                ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.391      ;
; -0.214 ; on                ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.391      ;
; -0.214 ; on                ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.391      ;
; -0.214 ; on                ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.391      ;
; -0.211 ; counter_burst[13] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.404      ;
; -0.211 ; counter_burst[13] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.404      ;
; -0.211 ; counter_burst[13] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.404      ;
; -0.211 ; counter_burst[13] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.404      ;
; -0.211 ; counter_burst[13] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.404      ;
; -0.208 ; counter_burst[9]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.402      ;
; -0.208 ; counter_burst[9]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.402      ;
; -0.208 ; counter_burst[9]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.402      ;
; -0.208 ; counter_burst[9]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.402      ;
; -0.208 ; counter_burst[9]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.402      ;
; -0.202 ; counter_burst[11] ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.413      ;
; -0.202 ; counter_burst[11] ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.413      ;
; -0.202 ; counter_burst[11] ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.413      ;
; -0.202 ; counter_burst[11] ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.413      ;
; -0.202 ; counter_burst[11] ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.463      ; 1.413      ;
; -0.190 ; counter_burst[0]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.420      ;
; -0.190 ; counter_burst[0]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.420      ;
; -0.190 ; counter_burst[0]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.420      ;
; -0.190 ; counter_burst[0]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.420      ;
; -0.190 ; counter_burst[0]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.420      ;
; -0.166 ; rst               ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.439      ;
; -0.166 ; rst               ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.439      ;
; -0.166 ; rst               ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.439      ;
; -0.166 ; rst               ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.439      ;
; -0.166 ; rst               ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.453      ; 1.439      ;
; -0.158 ; counter_burst[7]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.450      ;
; -0.158 ; counter_burst[7]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.450      ;
; -0.158 ; counter_burst[7]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.450      ;
; -0.158 ; counter_burst[7]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.450      ;
; -0.158 ; counter_burst[7]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.450      ;
; -0.157 ; counter_burst[1]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.453      ;
; -0.157 ; counter_burst[1]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.453      ;
; -0.157 ; counter_burst[1]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.453      ;
; -0.157 ; counter_burst[1]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.453      ;
; -0.157 ; counter_burst[1]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.453      ;
; -0.129 ; counter_burst[4]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.479      ;
; -0.129 ; counter_burst[4]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.479      ;
; -0.129 ; counter_burst[4]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.479      ;
; -0.129 ; counter_burst[4]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.479      ;
; -0.129 ; counter_burst[4]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.456      ; 1.479      ;
; -0.095 ; counter_burst[3]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.515      ;
; -0.095 ; counter_burst[3]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.515      ;
; -0.095 ; counter_burst[3]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.515      ;
; -0.095 ; counter_burst[3]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.515      ;
; -0.095 ; counter_burst[3]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.515      ;
; -0.083 ; counter_burst[2]  ; auto_sample[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.527      ;
; -0.083 ; counter_burst[2]  ; auto_sample[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.527      ;
; -0.083 ; counter_burst[2]  ; auto_sample[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.527      ;
; -0.083 ; counter_burst[2]  ; auto_sample[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.527      ;
; -0.083 ; counter_burst[2]  ; auto_sample[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; counter     ; 0.000        ; 1.458      ; 1.527      ;
+--------+-------------------+----------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.017 ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; -0.017 ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.215  ; usonic[0]                              ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_ON                                 ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; counter_burst[19]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.242  ; usonic[9]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.356  ; usonic[5]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[7]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; usonic[3]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counter_burst[17]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; usonic[0]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; counter_burst[1]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; counter_burst[8]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; counter_burst[9]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; usonic[4]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[6]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[2]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[8]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[1]                              ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; counter_burst[0]                       ; counter_burst[0]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; counter_burst[18]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.378  ; counter_burst[15]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; counter_burst[16]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.384  ; temp_mbed_2                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.390  ; rst                                    ; temp_mbed_1                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.542      ;
; 0.440  ; counter_burst[2]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.592      ;
; 0.449  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.449  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.483  ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock           ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.483  ; counter                                ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.494  ; usonic[5]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[7]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; usonic[0]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.502  ; counter_burst[8]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.509  ; usonic[4]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[6]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[8]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; usonic[2]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; usonic[1]                              ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; counter_burst[0]                       ; counter_burst[1]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.513  ; counter_burst[18]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.518  ; counter_burst[16]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; counter_burst[15]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.528  ; counter_burst[10]                      ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; counter_burst[3]                       ; counter_burst[3]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[5]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[7]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.532  ; usonic[0]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.544  ; usonic[4]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[6]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; usonic[1]                              ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.552  ; usonic[3]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; counter_burst[17]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; counter_burst[15]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.557  ; counter_burst[1]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.564  ; usonic[5]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.577  ; counter_burst[7]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.727      ;
; 0.579  ; usonic[4]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[6]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.587  ; usonic[3]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; counter_burst[17]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.599  ; usonic[5]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.604  ; usonic[2]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; counter_burst[0]                       ; counter_burst[2]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.612  ; counter_burst[7]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.762      ;
; 0.612  ; counter_burst[16]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.614  ; usonic[4]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; counter_burst[13]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.773      ;
; 0.622  ; usonic[3]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.626  ; usonic[0]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.638  ; counter_burst[10]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; usonic[2]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; usonic[1]                              ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.644  ; temp_mbed_1                            ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.644  ; counter_burst[3]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.647  ; counter_burst[16]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; counter_burst[15]                      ; counter_burst[18]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.649  ; usonic[4]                              ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; counter_burst[13]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.808      ;
; 0.657  ; usonic[3]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.661  ; usonic[0]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.668  ; counter_burst[5]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.818      ;
; 0.673  ; counter_burst[10]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; usonic[2]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; usonic[1]                              ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.679  ; counter_burst[3]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.831      ;
; 0.680  ; counter_burst[14]                      ; counter_burst[15]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.834      ;
; 0.682  ; counter_burst[15]                      ; counter_burst[19]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.687  ; counter_burst[4]                       ; counter_burst[8]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.837      ;
; 0.689  ; counter_burst[13]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.843      ;
; 0.692  ; usonic[3]                              ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.696  ; usonic[0]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
; 0.703  ; counter_burst[5]                       ; counter_burst[9]                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.853      ;
; 0.708  ; counter_burst[10]                      ; counter_burst[17]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709  ; usonic[2]                              ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; usonic[1]                              ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.715  ; counter_burst[14]                      ; counter_burst[16]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.869      ;
; 0.721  ; counter_burst[9]                       ; counter_burst[10]                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.870      ;
+--------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.185 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.300      ;
; 1.185 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.300      ;
; 1.185 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.300      ;
; 1.185 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.300      ;
; 1.233 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.252      ;
; 1.233 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.252      ;
; 1.233 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.252      ;
; 1.233 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 1.252      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.301 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.188      ;
; 1.306 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.449      ; 1.175      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.349 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.457      ; 1.140      ;
; 1.354 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.449      ; 1.127      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.422 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.065      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
; 1.470 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 1.017      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.590 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.017      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.542 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 1.065      ;
; -0.474 ; on        ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.127      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.469 ; on        ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.140      ;
; -0.426 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.175      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.421 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.457      ; 1.188      ;
; -0.353 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.252      ;
; -0.353 ; on        ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.252      ;
; -0.353 ; on        ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.252      ;
; -0.353 ; on        ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.252      ;
; -0.305 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.300      ;
; -0.305 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 1.300      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[5]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|SPI_CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; mbed_instant|icounter[5]|clk                ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[13]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[14]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[15]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[16]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[17]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[18]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[19]                                   ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[1]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[2]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[3]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[4]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[5]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[6]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[7]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[8]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[9]                                    ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[0]|clk                                ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[10]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[11]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter_burst[12]|clk                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 3.751 ; 3.751 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 3.751 ; 3.751 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.191 ; 4.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 4.191 ; 4.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.235 ; 4.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.235 ; 4.235 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.641 ; 2.641 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.641 ; 2.641 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.792 ; 2.792 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.792 ; 2.792 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.732 ; 2.732 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.631 ; -3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.631 ; -3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.071 ; -4.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.071 ; -4.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.115 ; -4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.115 ; -4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.521 ; -2.521 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.521 ; -2.521 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.612 ; -2.612 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.672 ; -2.672 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.612 ; -2.612 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.844 ; 3.844 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.844 ; 3.844 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 4.028 ; 4.028 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.955 ; 3.955 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 4.028 ; 4.028 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.377 ; 4.377 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.377 ; 4.377 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.529 ; 6.529 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.529 ; 6.529 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 6.259 ; 6.259 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.951 ; 5.951 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.152 ; 6.152 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.045 ; 6.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 6.024 ; 6.024 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.935 ; 5.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.304 ; 5.304 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.304 ; 5.304 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.962 ; 4.962 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.852 ; 4.852 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.968 ; 4.968 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.906 ; 4.906 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.041 ; 5.041 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.948 ; 4.948 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.395 ; 6.395 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.395 ; 6.395 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.600 ; 5.600 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.326 ; 6.326 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.172 ; 6.172 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.386 ; 5.386 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.339 ; 5.339 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.446 ; 5.446 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.077 ; 6.077 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.903 ; 5.903 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.935 ; 5.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.923 ; 5.923 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.893 ; 5.893 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 6.077 ; 6.077 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.915 ; 5.915 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.911 ; 5.911 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.459 ; 5.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.808 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.808 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.713 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.769 ; 4.769 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.769 ; 4.769 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.275 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.275 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.599 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.788 ; 3.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.788 ; 3.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.791 ; 3.791 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.153 ; 5.153 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.759 ; 5.759 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.483 ; 5.483 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.181 ; 5.181 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.370 ; 5.370 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.275 ; 5.275 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.246 ; 5.246 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.153 ; 5.153 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.411 ; 4.411 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.861 ; 4.861 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.525 ; 4.525 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.411 ; 4.411 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.537 ; 4.537 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.465 ; 4.465 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.608 ; 4.608 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.515 ; 4.515 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.161 ; 5.161 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.212 ; 6.212 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.417 ; 5.417 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.004 ; 6.004 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.203 ; 5.203 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.161 ; 5.161 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.277 ; 5.277 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.842 ; 4.842 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.853 ; 4.853 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.876 ; 4.876 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.881 ; 4.881 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.842 ; 4.842 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.025 ; 5.025 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.859 ; 4.859 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.854 ; 4.854 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.459 ; 5.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.459 ; 5.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.713 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.808 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.713 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.652 ; 4.652 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.652 ; 4.652 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.599 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.275 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.599 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.678 ; 6.678 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.787 ;       ;       ; 6.787 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.837 ;       ;       ; 6.837 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.657 ; 6.657 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.530 ;       ;       ; 6.530 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.605 ; 6.605 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.678 ; 6.678 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.787 ;       ;       ; 6.787 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.837 ;       ;       ; 6.837 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.657 ; 6.657 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.530 ;       ;       ; 6.530 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.605 ; 6.605 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.080    ; -1.438  ; 0.798    ; -0.681  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.437    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -5.080    ; -0.900  ; 0.798    ; -0.681  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -1.756    ; -1.310  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.263    ; -1.438  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.664    ; -0.435  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4391.908 ; -43.676 ; 0.0      ; -15.532 ; -5442.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.437    ; -0.210  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4289.505 ; -7.724  ; 0.000    ; -15.532 ; -5368.480           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -73.225   ; -18.065 ; N/A      ; N/A     ; -46.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -24.107   ; -16.440 ; N/A      ; N/A     ; -22.000             ;
;  counter                                 ; -2.634    ; -2.175  ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.487 ; 6.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.487 ; 6.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 7.485 ; 7.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.399 ; 7.399 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.399 ; 7.399 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.727 ; 4.727 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.727 ; 4.727 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.189 ; 5.189 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.189 ; 5.189 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.001 ; 5.001 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.631 ; -3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.631 ; -3.631 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.071 ; -4.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.071 ; -4.071 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -4.115 ; -4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -4.115 ; -4.115 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.521 ; -2.521 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.521 ; -2.521 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.612 ; -2.612 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.672 ; -2.672 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.612 ; -2.612 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 7.596  ; 7.596  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 7.596  ; 7.596  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 8.223  ; 8.223  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 8.091  ; 8.091  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 8.223  ; 8.223  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 8.435  ; 8.435  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 8.435  ; 8.435  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.468  ; 9.468  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.437 ; 12.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.437 ; 12.437 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.844 ; 11.844 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.158 ; 11.158 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.613 ; 11.613 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.377 ; 11.377 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.352 ; 11.352 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.143 ; 11.143 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 9.963  ; 9.963  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 9.963  ; 9.963  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 9.242  ; 9.242  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 9.003  ; 9.003  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 9.224  ; 9.224  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 9.156  ; 9.156  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 9.435  ; 9.435  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 9.231  ; 9.231  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 12.409 ; 12.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 12.409 ; 12.409 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 10.434 ; 10.434 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 12.221 ; 12.221 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.785 ; 11.785 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 10.105 ; 10.105 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 10.085 ; 10.085 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 10.319 ; 10.319 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.458 ; 11.458 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 11.108 ; 11.108 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 11.138 ; 11.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 11.131 ; 11.131 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 11.096 ; 11.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 11.458 ; 11.458 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 11.121 ; 11.121 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 11.119 ; 11.119 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 10.307 ; 10.307 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 11.366 ; 11.366 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 10.155 ; 10.155 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 11.366 ; 11.366 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.857  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.857  ; 8.857  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.256  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.034  ; 9.034  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 9.034  ; 9.034  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 5.256  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.764  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.764  ; 9.764  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.021  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 5.021  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 9.583  ; 9.583  ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 10.422 ; 10.422 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 3.788 ; 3.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 3.788 ; 3.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.791 ; 3.791 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.513 ; 3.513 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.096 ; 5.096 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.153 ; 5.153 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 5.759 ; 5.759 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.483 ; 5.483 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 5.181 ; 5.181 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 5.370 ; 5.370 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.275 ; 5.275 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.246 ; 5.246 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.153 ; 5.153 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.411 ; 4.411 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.861 ; 4.861 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.525 ; 4.525 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.411 ; 4.411 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.537 ; 4.537 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 4.465 ; 4.465 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.608 ; 4.608 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.515 ; 4.515 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.161 ; 5.161 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 6.212 ; 6.212 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 5.417 ; 5.417 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 6.004 ; 6.004 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.203 ; 5.203 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 5.161 ; 5.161 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 5.277 ; 5.277 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock           ; 4.842 ; 4.842 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock           ; 4.853 ; 4.853 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock           ; 4.876 ; 4.876 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock           ; 4.881 ; 4.881 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock           ; 4.842 ; 4.842 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock           ; 5.025 ; 5.025 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock           ; 4.859 ; 4.859 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock           ; 4.854 ; 4.854 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDG[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0_instant|clock           ; 5.629 ; 5.629 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock           ; 5.459 ; 5.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock           ; 5.459 ; 5.459 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock           ; 6.157 ; 6.157 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.713 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.808 ; 4.808 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.713 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.652 ; 4.652 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.652 ; 4.652 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 2.713 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.599 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.275 ; 5.275 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.599 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.599 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 5.135 ; 5.135 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 5.668 ; 5.668 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.325 ;        ;        ; 12.325 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.052 ; 12.052 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.229 ;        ;        ; 12.229 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.030 ;        ;        ; 11.030 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.340 ;        ;        ; 12.340 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.944 ; 11.944 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.678 ;        ;        ; 11.678 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.848 ; 11.848 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.992 ;        ;        ; 11.992 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.044 ; 11.044 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.678 ; 6.678 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.787 ;       ;       ; 6.787 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.248 ;       ;       ; 6.248 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.837 ;       ;       ; 6.837 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.657 ; 6.657 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.530 ;       ;       ; 6.530 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.605 ; 6.605 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.684 ;       ;       ; 6.684 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.267 ; 6.267 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 772      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 125      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 772      ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; counter                                 ; 125      ; 0        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 62       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12276    ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0_instant|clock            ; 92       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 130      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 65       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 149      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 78       ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 62       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 173   ; 173  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 19 01:22:59 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.080     -4289.505 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -2.437        -2.437 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.756       -73.225 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.263       -24.107 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.664        -2.634 counter 
Info (332146): Worst-case hold slack is -1.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.438       -16.440 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.310        -7.612 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.900        -5.904 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.138        -0.690 counter 
    Info (332119):    -0.067        -0.210 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 0.798
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.798         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.681       -15.129 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.359     -1200.473 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.970        -0.970 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.327       -11.028 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.058        -0.429 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.264         0.000 counter 
Info (332146): Worst-case hold slack is -1.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.031       -15.576 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.008       -18.065 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.785        -7.724 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.435        -2.175 counter 
    Info (332119):    -0.051        -0.136 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.185         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.590       -15.532 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -46.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -22.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue May 19 01:23:02 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


