Classic Timing Analyzer report for PQP
Sat May 18 01:00:54 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                 ; To                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 27.792 ns                        ; MuxALUSrcA:MuxALUSrcA|out[1]         ; MuxIordOut[31]                                      ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 22.99 MHz ( period = 43.502 ns ) ; MuxALUSrcA:MuxALUSrcA|out[1]         ; Registrador:PC|Saida[2]                             ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SllvOp ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285 ; clock      ; clock    ; 853          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                      ;                                                     ;            ;          ; 853          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.99 MHz ( period = 43.502 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 13.174 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.256 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 13.056 ns               ;
; N/A                                     ; 23.17 MHz ( period = 43.152 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 12.990 ns               ;
; N/A                                     ; 23.22 MHz ( period = 43.064 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 12.949 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.040 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 23.24 MHz ( period = 43.024 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.014 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 12.924 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.996 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 12.913 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.988 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 12.906 ns               ;
; N/A                                     ; 23.31 MHz ( period = 42.906 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 12.872 ns               ;
; N/A                                     ; 23.35 MHz ( period = 42.818 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 12.828 ns               ;
; N/A                                     ; 23.35 MHz ( period = 42.818 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 12.828 ns               ;
; N/A                                     ; 23.35 MHz ( period = 42.818 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 12.831 ns               ;
; N/A                                     ; 23.37 MHz ( period = 42.798 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 12.813 ns               ;
; N/A                                     ; 23.37 MHz ( period = 42.798 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 12.813 ns               ;
; N/A                                     ; 23.37 MHz ( period = 42.794 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 12.807 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.778 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 12.802 ns               ;
; N/A                                     ; 23.38 MHz ( period = 42.768 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 12.806 ns               ;
; N/A                                     ; 23.39 MHz ( period = 42.750 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 23.40 MHz ( period = 42.742 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 12.788 ns               ;
; N/A                                     ; 23.44 MHz ( period = 42.658 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 12.752 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.572 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.572 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 23.49 MHz ( period = 42.564 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 12.655 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.552 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 12.695 ns               ;
; N/A                                     ; 23.50 MHz ( period = 42.552 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 12.695 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.506 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 12.633 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 12.646 ns               ;
; N/A                                     ; 23.53 MHz ( period = 42.500 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 12.646 ns               ;
; N/A                                     ; 23.55 MHz ( period = 42.454 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 12.608 ns               ;
; N/A                                     ; 23.55 MHz ( period = 42.454 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 12.608 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.448 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 12.618 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.444 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 12.609 ns               ;
; N/A                                     ; 23.56 MHz ( period = 42.440 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 12.607 ns               ;
; N/A                                     ; 23.60 MHz ( period = 42.380 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 12.577 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.344 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 12.568 ns               ;
; N/A                                     ; 23.62 MHz ( period = 42.344 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 12.568 ns               ;
; N/A                                     ; 23.63 MHz ( period = 42.318 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 12.537 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.308 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 12.568 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.306 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 12.547 ns               ;
; N/A                                     ; 23.64 MHz ( period = 42.296 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 12.557 ns               ;
; N/A                                     ; 23.65 MHz ( period = 42.284 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 12.554 ns               ;
; N/A                                     ; 23.66 MHz ( period = 42.260 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 12.515 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.254 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 12.528 ns               ;
; N/A                                     ; 23.67 MHz ( period = 42.254 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 12.528 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.220 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 12.527 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 23.69 MHz ( period = 42.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.202 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.198 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.196 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 12.503 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.194 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 12.489 ns               ;
; N/A                                     ; 23.70 MHz ( period = 42.188 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.180 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 12.498 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 12.502 ns               ;
; N/A                                     ; 23.71 MHz ( period = 42.170 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 12.474 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.152 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 23.72 MHz ( period = 42.150 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 12.462 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.144 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 23.73 MHz ( period = 42.134 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 12.459 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 12.450 ns               ;
; N/A                                     ; 23.75 MHz ( period = 42.098 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 12.450 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.060 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 23.78 MHz ( period = 42.050 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 12.439 ns               ;
; N/A                                     ; 23.79 MHz ( period = 42.038 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 12.436 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.974 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 12.406 ns               ;
; N/A                                     ; 23.82 MHz ( period = 41.974 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 12.406 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.954 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.954 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 23.84 MHz ( period = 41.942 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 23.85 MHz ( period = 41.924 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 12.356 ns               ;
; N/A                                     ; 23.86 MHz ( period = 41.904 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 12.344 ns               ;
; N/A                                     ; 23.97 MHz ( period = 41.720 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 23.99 MHz ( period = 41.690 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 12.235 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.674 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 12.228 ns               ;
; N/A                                     ; 24.00 MHz ( period = 41.662 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.656 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 12.224 ns               ;
; N/A                                     ; 24.01 MHz ( period = 41.656 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 12.224 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 12.186 ns               ;
; N/A                                     ; 24.03 MHz ( period = 41.610 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 12.186 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.604 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 12.196 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.600 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 24.04 MHz ( period = 41.596 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 12.185 ns               ;
; N/A                                     ; 24.08 MHz ( period = 41.536 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 12.155 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.500 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 24.10 MHz ( period = 41.500 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.462 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 24.12 MHz ( period = 41.452 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.444 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 12.117 ns               ;
; N/A                                     ; 24.13 MHz ( period = 41.440 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 12.132 ns               ;
; N/A                                     ; 24.14 MHz ( period = 41.428 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 12.110 ns               ;
; N/A                                     ; 24.19 MHz ( period = 41.344 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.330 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 12.095 ns               ;
; N/A                                     ; 24.20 MHz ( period = 41.326 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 12.052 ns               ;
; N/A                                     ; 24.21 MHz ( period = 41.306 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 24.26 MHz ( period = 41.214 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 12.039 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.980 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 11.911 ns               ;
; N/A                                     ; 24.45 MHz ( period = 40.892 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.868 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 11.846 ns               ;
; N/A                                     ; 24.47 MHz ( period = 40.864 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 11.855 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.852 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.846 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 11.813 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.842 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 11.845 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.830 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[2]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.824 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 11.834 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.816 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 24.52 MHz ( period = 40.776 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 24.54 MHz ( period = 40.752 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.736 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 11.785 ns               ;
; N/A                                     ; 24.55 MHz ( period = 40.726 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.708 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 11.778 ns               ;
; N/A                                     ; 24.57 MHz ( period = 40.700 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 11.771 ns               ;
; N/A                                     ; 24.60 MHz ( period = 40.646 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 11.749 ns               ;
; N/A                                     ; 24.60 MHz ( period = 40.646 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 11.749 ns               ;
; N/A                                     ; 24.61 MHz ( period = 40.626 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 11.734 ns               ;
; N/A                                     ; 24.61 MHz ( period = 40.626 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 11.734 ns               ;
; N/A                                     ; 24.67 MHz ( period = 40.530 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 24.67 MHz ( period = 40.530 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.510 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 11.678 ns               ;
; N/A                                     ; 24.69 MHz ( period = 40.510 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 11.678 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.416 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 11.614 ns               ;
; N/A                                     ; 24.76 MHz ( period = 40.392 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 11.576 ns               ;
; N/A                                     ; 24.79 MHz ( period = 40.334 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 11.554 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.328 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 24.80 MHz ( period = 40.328 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.282 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 11.529 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.282 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 11.529 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.276 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 11.539 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.276 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 11.532 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.276 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[29]              ; clock      ; clock    ; None                        ; None                      ; 11.520 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.272 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 11.530 ns               ;
; N/A                                     ; 24.83 MHz ( period = 40.268 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 24.86 MHz ( period = 40.218 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[26]              ; clock      ; clock    ; None                        ; None                      ; 11.498 ns               ;
; N/A                                     ; 24.87 MHz ( period = 40.212 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[12]              ; clock      ; clock    ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 24.87 MHz ( period = 40.212 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[13]              ; clock      ; clock    ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 24.87 MHz ( period = 40.208 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 11.498 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.172 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 11.489 ns               ;
; N/A                                     ; 24.89 MHz ( period = 40.172 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 11.489 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.166 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[28]              ; clock      ; clock    ; None                        ; None                      ; 11.473 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.166 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[27]              ; clock      ; clock    ; None                        ; None                      ; 11.473 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.160 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[1]               ; clock      ; clock    ; None                        ; None                      ; 11.483 ns               ;
; N/A                                     ; 24.90 MHz ( period = 40.156 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[31]              ; clock      ; clock    ; None                        ; None                      ; 11.474 ns               ;
; N/A                                     ; 24.91 MHz ( period = 40.152 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[30]              ; clock      ; clock    ; None                        ; None                      ; 11.472 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.134 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 11.468 ns               ;
; N/A                                     ; 24.92 MHz ( period = 40.124 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 11.478 ns               ;
; N/A                                     ; 24.93 MHz ( period = 40.112 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 11.475 ns               ;
; N/A                                     ; 24.93 MHz ( period = 40.108 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 13.838 ns               ;
; N/A                                     ; 24.94 MHz ( period = 40.092 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[5]               ; clock      ; clock    ; None                        ; None                      ; 11.442 ns               ;
; N/A                                     ; 24.95 MHz ( period = 40.076 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[2]               ; clock      ; clock    ; None                        ; None                      ; 11.512 ns               ;
; N/A                                     ; 24.96 MHz ( period = 40.066 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 11.430 ns               ;
; N/A                                     ; 24.97 MHz ( period = 40.056 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[10]              ; clock      ; clock    ; None                        ; None                      ; 11.433 ns               ;
; N/A                                     ; 24.97 MHz ( period = 40.056 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[11]              ; clock      ; clock    ; None                        ; None                      ; 11.433 ns               ;
; N/A                                     ; 24.98 MHz ( period = 40.030 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.018 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[6]               ; clock      ; clock    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.016 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 25.00 MHz ( period = 40.008 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[24]              ; clock      ; clock    ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.998 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 25.00 MHz ( period = 39.996 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[14]              ; clock      ; clock    ; None                        ; None                      ; 11.419 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.978 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 11.383 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.978 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 11.389 ns               ;
; N/A                                     ; 25.03 MHz ( period = 39.954 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 25.04 MHz ( period = 39.938 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 11.360 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.928 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.910 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 11.353 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.902 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 11.346 ns               ;
; N/A                                     ; 25.06 MHz ( period = 39.900 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[17]              ; clock      ; clock    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 25.07 MHz ( period = 39.882 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[21]              ; clock      ; clock    ; None                        ; None                      ; 11.339 ns               ;
; N/A                                     ; 25.09 MHz ( period = 39.862 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[3]     ; Registrador:PC|Saida[7]               ; clock      ; clock    ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.826 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 11.305 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.824 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 25.11 MHz ( period = 39.824 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.768 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 11.280 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.760 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 11.274 ns               ;
; N/A                                     ; 25.15 MHz ( period = 39.758 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 13.654 ns               ;
; N/A                                     ; 25.16 MHz ( period = 39.752 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[1]     ; Banco_reg:BancoRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 11.270 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.732 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[23]              ; clock      ; clock    ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.732 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[22]              ; clock      ; clock    ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 25.17 MHz ( period = 39.726 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[9]               ; clock      ; clock    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.712 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[18]              ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 25.18 MHz ( period = 39.712 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[9]     ; Registrador:PC|Saida[19]              ; clock      ; clock    ; None                        ; None                      ; 11.253 ns               ;
; N/A                                     ; 25.21 MHz ( period = 39.670 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 13.613 ns               ;
; N/A                                     ; 25.22 MHz ( period = 39.646 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 13.589 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.638 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[8]               ; clock      ; clock    ; None                        ; None                      ; 11.287 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.630 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 13.584 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.620 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 13.588 ns               ;
; N/A                                     ; 25.24 MHz ( period = 39.614 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[15]              ; clock      ; clock    ; None                        ; None                      ; 11.263 ns               ;
; N/A                                     ; 25.25 MHz ( period = 39.602 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 13.577 ns               ;
; N/A                                     ; 25.25 MHz ( period = 39.598 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[16]              ; clock      ; clock    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 25.26 MHz ( period = 39.594 ns )                    ; ControlUnit:ControlUnit|ALUOp[2] ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 13.570 ns               ;
; N/A                                     ; 25.26 MHz ( period = 39.588 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[0]               ; clock      ; clock    ; None                        ; None                      ; 11.262 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.580 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.578 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.578 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.570 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[3]               ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 25.28 MHz ( period = 39.562 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[7]     ; Registrador:PC|Saida[4]               ; clock      ; clock    ; None                        ; None                      ; 11.244 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.522 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 11.162 ns               ;
; N/A                                     ; 25.30 MHz ( period = 39.518 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[20]              ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 25.31 MHz ( period = 39.514 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 25.31 MHz ( period = 39.506 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[0]     ; Banco_reg:BancoRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 11.152 ns               ;
; N/A                                     ; 25.32 MHz ( period = 39.502 ns )                    ; MuxALUSrcA:MuxALUSrcA|out[4]     ; Registrador:PC|Saida[25]              ; clock      ; clock    ; None                        ; None                      ; 11.149 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285   ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_4850    ; clock      ; clock    ; None                       ; None                       ; 0.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncWait               ; ControlUnit:ControlUnit|nextstate.IncGetData_3469     ; clock      ; clock    ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncGetData            ; ControlUnit:ControlUnit|nextstate.IncOp_3430          ; clock      ; clock    ; None                       ; None                       ; 0.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_5127         ; clock      ; clock    ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5365    ; clock      ; clock    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_4023       ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Inc                   ; ControlUnit:ControlUnit|nextstate.IncWait_3508        ; clock      ; clock    ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4969   ; clock      ; clock    ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_5964    ; clock      ; clock    ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_5088          ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_3826       ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_4341           ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5689   ; clock      ; clock    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5166    ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_4140           ; clock      ; clock    ; None                       ; None                       ; 1.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4653     ; clock      ; clock    ; None                       ; None                       ; 1.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_4889          ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_5205          ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_5925         ; clock      ; clock    ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxALUSrcA:MuxALUSrcA|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3625     ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_4419     ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_4497     ; clock      ; clock    ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_3787      ; clock      ; clock    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncOp                 ; ControlUnit:ControlUnit|nextstate.IncWrite_3391       ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_5008         ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_4614            ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|out[19]                         ; clock      ; clock    ; None                       ; None                       ; 0.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[11]         ; MuxALUSrcB:MuxALUSrcB|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxALUSrcA:MuxALUSrcA|out[3]                          ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxALUSrcA:MuxALUSrcA|out[14]                         ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_5650            ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5728 ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxALUSrcA:MuxALUSrcA|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; MuxALUSrcA:MuxALUSrcA|out[28]                         ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxALUSrcA:MuxALUSrcA|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcB:MuxALUSrcB|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 1.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxALUSrcA:MuxALUSrcA|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxALUSrcA:MuxALUSrcA|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_6003          ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_5650            ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; MuxALUSrcB:MuxALUSrcB|out[19]                         ; clock      ; clock    ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; MuxALUSrcB:MuxALUSrcB|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_4575     ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxALUSrcA:MuxALUSrcA|out[4]                          ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcB:MuxALUSrcB|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 1.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5728 ; clock      ; clock    ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_5326           ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_4302          ; clock      ; clock    ; None                       ; None                       ; 2.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_4692            ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_5609            ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_5049           ; clock      ; clock    ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; MuxALUSrcA:MuxALUSrcA|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxALUSrcA:MuxALUSrcA|out[20]                         ; clock      ; clock    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxALUSrcA:MuxALUSrcA|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_5049           ; clock      ; clock    ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxALUSrcA:MuxALUSrcA|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_4930            ; clock      ; clock    ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; MuxALUSrcB:MuxALUSrcB|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 1.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_4614            ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_5326           ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcB:MuxALUSrcB|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_4101           ; clock      ; clock    ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxALUSrcA:MuxALUSrcA|out[15]                         ; clock      ; clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_5609            ; clock      ; clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_4770    ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxALUSrcA:MuxALUSrcA|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_4302          ; clock      ; clock    ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; MuxALUSrcB:MuxALUSrcB|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; MuxALUSrcA:MuxALUSrcA|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 1.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; MuxALUSrcA:MuxALUSrcA|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; MuxALUSrcB:MuxALUSrcB|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_5527      ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_4179            ; clock      ; clock    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxALUSrcA:MuxALUSrcA|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxALUSrcA:MuxALUSrcA|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; MuxALUSrcB:MuxALUSrcB|out[24]                         ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxALUSrcA:MuxALUSrcA|out[10]                         ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_4930            ; clock      ; clock    ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; MuxALUSrcB:MuxALUSrcB|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxALUSrcA:MuxALUSrcA|out[27]                         ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[12]         ; MuxALUSrcB:MuxALUSrcB|out[14]                         ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxALUSrcA:MuxALUSrcA|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxALUSrcA:MuxALUSrcA|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_4261         ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3748      ; clock      ; clock    ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_5246            ; clock      ; clock    ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_5447             ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_4692            ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; MuxALUSrcB:MuxALUSrcB|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_4930            ; clock      ; clock    ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; MuxALUSrcA:MuxALUSrcA|out[18]                         ; clock      ; clock    ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; MuxALUSrcA:MuxALUSrcA|out[14]                         ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_5049           ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_5246            ; clock      ; clock    ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; MuxALUSrcB:MuxALUSrcB|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_5406            ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_4811            ; clock      ; clock    ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_5650            ; clock      ; clock    ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|out[31]                         ; clock      ; clock    ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_4930            ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; MuxALUSrcB:MuxALUSrcB|out[4]                          ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3666     ; clock      ; clock    ; None                       ; None                       ; 2.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_5049           ; clock      ; clock    ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxALUSrcA:MuxALUSrcA|out[21]                         ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_5447             ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxALUSrcA:MuxALUSrcA|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_5609            ; clock      ; clock    ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxALUSrcA:MuxALUSrcA|out[16]                         ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_4302          ; clock      ; clock    ; None                       ; None                       ; 3.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxALUSrcA:MuxALUSrcA|out[23]                         ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxALUSrcA:MuxALUSrcA|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_4811            ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Slti_3586           ; clock      ; clock    ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_4302          ; clock      ; clock    ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxALUSrcA:MuxALUSrcA|out[28]                         ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_5447             ; clock      ; clock    ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_3945          ; clock      ; clock    ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxALUSrcA:MuxALUSrcA|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxALUSrcA:MuxALUSrcA|out[17]                         ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3748      ; clock      ; clock    ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slti                  ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_4536            ; clock      ; clock    ; None                       ; None                       ; 2.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_4302          ; clock      ; clock    ; None                       ; None                       ; 2.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult_3906           ; clock      ; clock    ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[9]          ; MuxALUSrcB:MuxALUSrcB|out[11]                         ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_4101           ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Inc_3547            ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Store_3865          ; clock      ; clock    ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_4614            ; clock      ; clock    ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_5568          ; clock      ; clock    ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxALUSrcA:MuxALUSrcA|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_5246            ; clock      ; clock    ; None                       ; None                       ; 2.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_5326           ; clock      ; clock    ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_3984          ; clock      ; clock    ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_4179            ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; MuxALUSrcA:MuxALUSrcA|out[30]                         ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Inc_3547            ; clock      ; clock    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; MuxALUSrcA:MuxALUSrcA|out[13]                         ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxALUSrcA:MuxALUSrcA|out[8]                          ; clock      ; clock    ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxALUSrcA:MuxALUSrcA|out[2]                          ; clock      ; clock    ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3748      ; clock      ; clock    ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Slti_3586           ; clock      ; clock    ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_5326           ; clock      ; clock    ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_4062            ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_5447             ; clock      ; clock    ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_6003          ; clock      ; clock    ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxALUSrcA:MuxALUSrcA|out[4]                          ; clock      ; clock    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; MuxALUSrcA:MuxALUSrcA|out[26]                         ; clock      ; clock    ; None                       ; None                       ; 2.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3748      ; clock      ; clock    ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; MuxALUSrcA:MuxALUSrcA|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_5246            ; clock      ; clock    ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_4101           ; clock      ; clock    ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[6]          ; MuxALUSrcB:MuxALUSrcB|out[6]                          ; clock      ; clock    ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxALUSrcA:MuxALUSrcA|out[2]                          ; clock      ; clock    ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_5806           ; clock      ; clock    ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxALUSrcA:MuxALUSrcA|out[5]                          ; clock      ; clock    ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; MuxALUSrcB:MuxALUSrcB|out[0]                          ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxALUSrcA:MuxALUSrcA|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Ble_4458            ; clock      ; clock    ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4220         ; clock      ; clock    ; None                       ; None                       ; 2.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_4179            ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4261         ; clock      ; clock    ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; MuxALUSrcA:MuxALUSrcA|out[29]                         ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; MuxALUSrcA:MuxALUSrcA|out[7]                          ; clock      ; clock    ; None                       ; None                       ; 2.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[12]                             ; MuxALUSrcA:MuxALUSrcA|out[12]                         ; clock      ; clock    ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; MuxALUSrcA:MuxALUSrcA|out[22]                         ; clock      ; clock    ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; MuxALUSrcA:MuxALUSrcA|out[25]                         ; clock      ; clock    ; None                       ; None                       ; 2.215 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 27.792 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.777 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.669 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.659 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.656 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.641 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.609 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.608 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.572 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.533 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.523 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.473 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.472 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.436 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.419 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.404 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.370 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.296 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.286 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.236 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.235 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.234 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 27.215 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.200 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.199 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 27.092 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.082 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.073 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 27.032 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 27.031 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.997 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 26.995 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.937 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.849 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.834 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.793 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.726 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.716 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.706 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.700 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 26.666 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.665 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.648 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.629 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.570 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.512 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.496 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.427 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.333 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 26.321 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.302 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.275 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 26.249 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.232 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.185 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.166 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.130 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 26.129 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.113 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.096 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 26.095 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.079 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.071 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.071 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 26.002 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 26.001 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.990 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.986 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.959 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.948 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.943 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.935 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.929 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.878 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.876 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.872 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.868 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.866 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.859 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.857 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.854 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.818 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.817 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.791 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.781 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.763 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.749 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.744 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.739 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.725 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.722 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.706 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.705 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.702 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.698 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.693 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.689 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.688 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.687 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.685 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.684 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.678 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.672 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.669 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.655 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.655 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.652 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.629 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.617 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.605 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.579 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.579 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.570 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.569 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.561 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.560 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.557 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.551 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.549 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.519 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.518 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.518 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.510 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.509 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.502 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.501 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.500 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.494 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.482 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.482 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.473 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.469 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.464 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.450 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.445 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.430 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.425 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.421 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.418 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.413 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.378 ns  ; MuxALUSrcB:MuxALUSrcB|out[6]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.359 ns  ; MuxALUSrcB:MuxALUSrcB|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.354 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.346 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.339 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.322 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.312 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.312 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.306 ns  ; MuxALUSrcA:MuxALUSrcA|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.289 ns  ; MuxALUSrcB:MuxALUSrcB|out[13]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.282 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 25.280 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 25.271 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 25.262 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 25.262 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.261 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.248 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 25.232 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.231 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.225 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 25.221 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.214 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.184 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.171 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.170 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.153 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 25.152 ns  ; ControlUnit:ControlUnit|ALUOp[2] ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.136 ns  ; MuxALUSrcA:MuxALUSrcA|out[7]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.134 ns  ; MuxALUSrcB:MuxALUSrcB|out[4]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 25.128 ns  ; MuxALUSrcB:MuxALUSrcB|out[8]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.112 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 25.109 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 25.108 ns  ; ControlUnit:ControlUnit|ALUOp[1] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.059 ns  ; MuxALUSrcB:MuxALUSrcB|out[11]    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.047 ns  ; MuxALUSrcB:MuxALUSrcB|out[9]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 25.028 ns  ; ControlUnit:ControlUnit|ALUOp[0] ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 25.023 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[20] ; clock      ;
; N/A                                     ; None                                                ; 24.992 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.983 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[23] ; clock      ;
; N/A                                     ; None                                                ; 24.980 ns  ; MuxALUSrcB:MuxALUSrcB|out[12]    ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 24.977 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.974 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[22] ; clock      ;
; N/A                                     ; None                                                ; 24.965 ns  ; MuxALUSrcB:MuxALUSrcB|out[5]     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 24.962 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 24.932 ns  ; MuxALUSrcA:MuxALUSrcA|out[2]     ; MuxIordOut[25] ; clock      ;
; N/A                                     ; None                                                ; 24.915 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 24.905 ns  ; MuxALUSrcA:MuxALUSrcA|out[6]     ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 24.884 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 24.875 ns  ; MuxALUSrcA:MuxALUSrcA|out[13]    ; MuxIordOut[17] ; clock      ;
; N/A                                     ; None                                                ; 24.869 ns  ; MuxALUSrcA:MuxALUSrcA|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.869 ns  ; MuxALUSrcB:MuxALUSrcB|out[2]     ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 24.859 ns  ; MuxALUSrcB:MuxALUSrcB|out[1]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.857 ns  ; MuxALUSrcA:MuxALUSrcA|out[3]     ; MuxIordOut[28] ; clock      ;
; N/A                                     ; None                                                ; 24.848 ns  ; MuxALUSrcA:MuxALUSrcA|out[5]     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 24.826 ns  ; MuxALUSrcB:MuxALUSrcB|out[10]    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 24.809 ns  ; MuxALUSrcB:MuxALUSrcB|out[3]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.808 ns  ; MuxALUSrcB:MuxALUSrcB|out[0]     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 24.790 ns  ; MuxALUSrcB:MuxALUSrcB|out[14]    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 24.786 ns  ; MuxALUSrcA:MuxALUSrcA|out[4]     ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 24.777 ns  ; MuxALUSrcA:MuxALUSrcA|out[1]     ; MuxIordOut[18] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 01:00:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|MuxWriteMemControl" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_3707" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_3748" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWrite_3391" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3666" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_4770" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[0]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUOp[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Inc_3547" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWait_3508" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_4341" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[2]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[4]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[6]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[6]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncOp_3430" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_4062" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5728" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_5806" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_5845" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_5527" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_4419" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_4497" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[31]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[30]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4653" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_3826" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_5447" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_5488" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_4101" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_5689" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[7]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3625" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcB[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|ALUSrcA[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_5650" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_5767" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_5886" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_5568" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_5609" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_4731" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_3865" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_4380" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_5127" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_5049" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_5008" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_4811" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_4575" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_3586" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_5326" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_4969" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_5925" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_4930" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_5246" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_5406" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[31]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[29]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[28]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncGetData_3469" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_6003" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4692" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_4536" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_4179" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_4614" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_4458" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[29]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[26]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[24]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_5964" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_3787" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_3945" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[27]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[25]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[23]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[24]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_4023" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[16]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[18]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_4140" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_4261" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_4220" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_4302" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[23]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[21]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_3984" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[17]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[17]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[21]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_3906" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_5365" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_5166" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_4850" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[14]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[12]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[13]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[13]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[11]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_5088" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_5205" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_4889" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[10]" is a latch
    Warning: Node "MuxALUSrcA:MuxALUSrcA|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector76~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 77 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcA[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~2" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector76~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr59~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr22~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~5" as buffer
    Info: Detected gated clock "MuxALUSrcA:MuxALUSrcA|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector186~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal17~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Break~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.BeqCompare~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector169~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector82~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector82~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector169~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInPC" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInReg" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Wait" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInRegAddi" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.IncOp" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr66" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.OverflowExc" as buffer
Info: Clock "clock" has Internal fmax of 22.99 MHz between source register "MuxALUSrcA:MuxALUSrcA|out[1]" and destination register "Registrador:PC|Saida[2]" (period= 43.502 ns)
    Info: + Longest register to register delay is 13.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
        Info: 2: + IC(0.650 ns) + CELL(0.206 ns) = 0.856 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~30'
        Info: 3: + IC(0.406 ns) + CELL(0.071 ns) = 1.333 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~6'
        Info: 4: + IC(0.655 ns) + CELL(0.206 ns) = 2.194 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~9'
        Info: 5: + IC(0.347 ns) + CELL(0.306 ns) = 2.847 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~10'
        Info: 6: + IC(0.309 ns) + CELL(0.071 ns) = 3.227 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 7: + IC(0.758 ns) + CELL(0.071 ns) = 4.056 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 8: + IC(0.305 ns) + CELL(0.071 ns) = 4.432 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 9: + IC(0.312 ns) + CELL(0.071 ns) = 4.815 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~14'
        Info: 10: + IC(0.763 ns) + CELL(0.071 ns) = 5.649 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 11: + IC(0.300 ns) + CELL(0.071 ns) = 6.020 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 12: + IC(0.286 ns) + CELL(0.071 ns) = 6.377 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~17'
        Info: 13: + IC(0.825 ns) + CELL(0.071 ns) = 7.273 ns; Loc. = LCCOMB_X17_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~15'
        Info: 14: + IC(0.750 ns) + CELL(0.071 ns) = 8.094 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~16'
        Info: 15: + IC(0.290 ns) + CELL(0.071 ns) = 8.455 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~7'
        Info: 16: + IC(0.282 ns) + CELL(0.071 ns) = 8.808 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 17: + IC(0.284 ns) + CELL(0.302 ns) = 9.394 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 18: + IC(0.490 ns) + CELL(0.364 ns) = 10.248 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector107~1'
        Info: 19: + IC(0.306 ns) + CELL(0.206 ns) = 10.760 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 30; COMB Node = 'ControlUnit:ControlUnit|Selector107~2'
        Info: 20: + IC(1.414 ns) + CELL(1.000 ns) = 13.174 ns; Loc. = LCFF_X26_Y11_N9; Fanout = 3; REG Node = 'Registrador:PC|Saida[2]'
        Info: Total cell delay = 3.442 ns ( 26.13 % )
        Info: Total interconnect delay = 9.732 ns ( 73.87 % )
    Info: - Smallest clock skew is -8.456 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.319 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1460; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.905 ns) + CELL(0.828 ns) = 3.319 ns; Loc. = LCFF_X26_Y11_N9; Fanout = 3; REG Node = 'Registrador:PC|Saida[2]'
            Info: Total cell delay = 1.955 ns ( 58.90 % )
            Info: Total interconnect delay = 1.364 ns ( 41.10 % )
        Info: - Longest clock path from clock "clock" to source register is 11.775 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(1.646 ns) + CELL(0.955 ns) = 3.728 ns; Loc. = LCFF_X7_Y9_N31; Fanout = 20; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[1]'
            Info: 3: + IC(0.801 ns) + CELL(0.490 ns) = 5.019 ns; Loc. = LCCOMB_X5_Y9_N6; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
            Info: 4: + IC(1.126 ns) + CELL(0.302 ns) = 6.447 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector186~0'
            Info: 5: + IC(0.432 ns) + CELL(0.071 ns) = 6.950 ns; Loc. = LCCOMB_X10_Y11_N20; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|ALUSrcA[1]'
            Info: 6: + IC(0.712 ns) + CELL(0.302 ns) = 7.964 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0'
            Info: 7: + IC(2.520 ns) + CELL(0.000 ns) = 10.484 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl'
            Info: 8: + IC(1.220 ns) + CELL(0.071 ns) = 11.775 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
            Info: Total cell delay = 3.318 ns ( 28.18 % )
            Info: Total interconnect delay = 8.457 ns ( 71.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SllvOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285" for clock "clock" (Hold time is 8.039 ns)
    Info: + Largest clock skew is 8.897 ns
        Info: + Longest clock path from clock "clock" to destination register is 12.210 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(1.248 ns) + CELL(0.955 ns) = 3.330 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 18; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(0.384 ns) + CELL(0.490 ns) = 4.204 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.495 ns) + CELL(0.490 ns) = 5.189 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr19~3'
            Info: 5: + IC(0.840 ns) + CELL(0.478 ns) = 6.507 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare~1'
            Info: 6: + IC(0.954 ns) + CELL(0.364 ns) = 7.825 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector169~1'
            Info: 7: + IC(3.039 ns) + CELL(0.000 ns) = 10.864 ns; Loc. = CLKCTRL_G6; Fanout = 37; COMB Node = 'ControlUnit:ControlUnit|Selector169~1clkctrl'
            Info: 8: + IC(1.275 ns) + CELL(0.071 ns) = 12.210 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285'
            Info: Total cell delay = 3.975 ns ( 32.56 % )
            Info: Total interconnect delay = 8.235 ns ( 67.44 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.313 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1460; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.899 ns) + CELL(0.828 ns) = 3.313 ns; Loc. = LCFF_X6_Y11_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllvOp'
            Info: Total cell delay = 1.955 ns ( 59.01 % )
            Info: Total interconnect delay = 1.358 ns ( 40.99 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y11_N11; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllvOp'
        Info: 2: + IC(0.429 ns) + CELL(0.302 ns) = 0.731 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllvWriteReg_5285'
        Info: Total cell delay = 0.302 ns ( 41.31 % )
        Info: Total interconnect delay = 0.429 ns ( 58.69 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxIordOut[31]" through register "MuxALUSrcA:MuxALUSrcA|out[1]" is 27.792 ns
    Info: + Longest clock path from clock "clock" to source register is 11.775 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'clock'
        Info: 2: + IC(1.646 ns) + CELL(0.955 ns) = 3.728 ns; Loc. = LCFF_X7_Y9_N31; Fanout = 20; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[1]'
        Info: 3: + IC(0.801 ns) + CELL(0.490 ns) = 5.019 ns; Loc. = LCCOMB_X5_Y9_N6; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Equal17~0'
        Info: 4: + IC(1.126 ns) + CELL(0.302 ns) = 6.447 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 5; COMB Node = 'ControlUnit:ControlUnit|Selector186~0'
        Info: 5: + IC(0.432 ns) + CELL(0.071 ns) = 6.950 ns; Loc. = LCCOMB_X10_Y11_N20; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|ALUSrcA[1]'
        Info: 6: + IC(0.712 ns) + CELL(0.302 ns) = 7.964 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 1; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0'
        Info: 7: + IC(2.520 ns) + CELL(0.000 ns) = 10.484 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux32~0clkctrl'
        Info: 8: + IC(1.220 ns) + CELL(0.071 ns) = 11.775 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
        Info: Total cell delay = 3.318 ns ( 28.18 % )
        Info: Total interconnect delay = 8.457 ns ( 71.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 16.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 6; REG Node = 'MuxALUSrcA:MuxALUSrcA|out[1]'
        Info: 2: + IC(0.650 ns) + CELL(0.206 ns) = 0.856 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~30'
        Info: 3: + IC(0.406 ns) + CELL(0.071 ns) = 1.333 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~6'
        Info: 4: + IC(0.655 ns) + CELL(0.206 ns) = 2.194 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~9'
        Info: 5: + IC(0.347 ns) + CELL(0.306 ns) = 2.847 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~10'
        Info: 6: + IC(0.309 ns) + CELL(0.071 ns) = 3.227 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 7: + IC(0.758 ns) + CELL(0.071 ns) = 4.056 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 8: + IC(0.305 ns) + CELL(0.071 ns) = 4.432 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~13'
        Info: 9: + IC(0.312 ns) + CELL(0.071 ns) = 4.815 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~14'
        Info: 10: + IC(0.763 ns) + CELL(0.071 ns) = 5.649 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 11: + IC(0.300 ns) + CELL(0.071 ns) = 6.020 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 12: + IC(0.286 ns) + CELL(0.071 ns) = 6.377 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~17'
        Info: 13: + IC(0.419 ns) + CELL(0.071 ns) = 6.867 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~18'
        Info: 14: + IC(0.297 ns) + CELL(0.071 ns) = 7.235 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[23]~19'
        Info: 15: + IC(0.721 ns) + CELL(0.071 ns) = 8.027 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~20'
        Info: 16: + IC(0.312 ns) + CELL(0.071 ns) = 8.410 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~21'
        Info: 17: + IC(0.324 ns) + CELL(0.071 ns) = 8.805 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 9; COMB Node = 'Ula32:ULA|carry_temp[29]~22'
        Info: 18: + IC(1.049 ns) + CELL(0.071 ns) = 9.925 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Mux0~1DUPLICATE'
        Info: 19: + IC(0.809 ns) + CELL(0.507 ns) = 11.241 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 1; COMB Node = 'MuxIord:MuxIord|Mux31~1'
        Info: 20: + IC(2.373 ns) + CELL(2.403 ns) = 16.017 ns; Loc. = PIN_AE20; Fanout = 0; PIN Node = 'MuxIordOut[31]'
        Info: Total cell delay = 4.622 ns ( 28.86 % )
        Info: Total interconnect delay = 11.395 ns ( 71.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Sat May 18 01:00:55 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


