============================================================
   Tang Dynasty, V6.0.122666
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/UserApp/TD_6.0.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     Administrator
   Run Date =   Thu Oct 24 21:43:25 2024

   Run on =     XSZ-20240623MQG
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 3.047979s wall, 13.640625s user + 0.187500s system = 13.828125s CPU (453.7%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1003 : finish command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db" in  3.435056s wall, 13.703125s user + 0.203125s system = 13.906250s CPU (404.8%)

RUN-1004 : used memory is 2264 MB, reserved memory is 2271 MB, peak memory is 2296 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 21000, tnet num: 5820, tinst num: 2606, tnode num: 28005, tedge num: 34820.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.155348s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (16.2%)

RUN-1004 : used memory is 2284 MB, reserved memory is 2292 MB, peak memory is 2296 MB
TMR-2504 : Update delay of 5820 nets completely.
TMR-1033 : GPLL u_Comp_inst/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.884707s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (19.9%)

RUN-1004 : used memory is 2323 MB, reserved memory is 2332 MB, peak memory is 2323 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(26)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(53)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(26)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(26)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(26)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(26)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(23)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(103)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(104)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(105)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(107)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(108)
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
HDL-1007 : analyze verilog file ../eth_src/reset_sync.v
HDL-1007 : analyze verilog file ../eth_src/demo_primitive.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'rgmii_rxc_r', assumed default net type 'wire' in ../eth_src/eth_top.v(108)
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "save_best_bits"
RUN-1001 : The implemented result of phy_1 is saved as best result.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 3.033371s wall, 12.859375s user + 0.234375s system = 13.093750s CPU (431.7%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1003 : finish command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db" in  3.903595s wall, 13.187500s user + 0.250000s system = 13.437500s CPU (344.2%)

RUN-1004 : used memory is 1588 MB, reserved memory is 2322 MB, peak memory is 2360 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 20570, tnet num: 5796, tinst num: 2596, tnode num: 26408, tedge num: 32751.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.084000s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (15.9%)

RUN-1004 : used memory is 1605 MB, reserved memory is 2339 MB, peak memory is 2360 MB
TMR-2504 : Update delay of 5796 nets completely.
TMR-1033 : GPLL u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.703075s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (21.1%)

RUN-1004 : used memory is 1634 MB, reserved memory is 2366 MB, peak memory is 2360 MB
RUN-1002 : start command "download -bit eth_test_Runs\best_result\eth_test.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit eth_test_Runs\best_result\eth_test.bit -mode jtag -spd 7 -sec 64 -cable 0" in  35.212627s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (1.1%)

RUN-1004 : used memory is 1731 MB, reserved memory is 2449 MB, peak memory is 2360 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(24)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(27)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(27)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
GUI-6001 WARNING: File ../eth_src/reset_sync.v does not exist!
GUI-6001 WARNING: File ../eth_src/demo_primitive.v does not exist!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/ILA2/ChipWatcher_aa8a906c90d0.sv
HDL-1007 : analyze verilog file al_ip/ILA2/ILA2.sv
HDL-1007 : analyze verilog file al_ip/pll/rx_pll.v
HDL-1007 : undeclared symbol 'rx_pll_open0', assumed default net type 'wire' in al_ip/pll/rx_pll.v(82)
HDL-1007 : undeclared symbol 'rx_pll_open1', assumed default net type 'wire' in al_ip/pll/rx_pll.v(90)
HDL-1007 : undeclared symbol 'rx_pll_open2', assumed default net type 'wire' in al_ip/pll/rx_pll.v(99)
HDL-1007 : undeclared symbol 'rx_pll_open3', assumed default net type 'wire' in al_ip/pll/rx_pll.v(100)
HDL-1007 : undeclared symbol 'rx_pll_open11', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open10', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open9', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open8', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open7', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open6', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open5', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open4', assumed default net type 'wire' in al_ip/pll/rx_pll.v(101)
HDL-1007 : undeclared symbol 'rx_pll_open24', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open22', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open20', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open18', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open16', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open14', assumed default net type 'wire' in al_ip/pll/rx_pll.v(103)
HDL-1007 : undeclared symbol 'rx_pll_open25', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open23', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open21', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open19', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open17', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open15', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open13', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : undeclared symbol 'rx_pll_open12', assumed default net type 'wire' in al_ip/pll/rx_pll.v(104)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : undeclared symbol 'rgmii_rxc_int', assumed default net type 'wire' in ../eth_src/rgmii_rx.v(27)
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : undeclared symbol 'tx_reset', assumed default net type 'wire' in ../eth_src/rgmii_tx.v(14)
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "save_best_bits"
RUN-1001 : The implemented result of phy_1 is saved as best result.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
