<stg><name>keccak_absorb</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %m_1_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m_1_read

]]></Node>
<StgValue><ssdm name="m_1_read_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %m_0_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m_0_read

]]></Node>
<StgValue><ssdm name="m_0_read_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %pos_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %pos_r

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %r_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %r_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_6_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:6 %r_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_4_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="6">
<![CDATA[
entry:7 %i = trunc i6 %pos_read

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
entry:8 %t = alloca i64 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln387 = store i4 0, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln387 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i4 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
memset.loop:1 %p_cast10 = zext i4 %p_load

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:2 %exitcond10014 = icmp_eq  i4 %p_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond10014"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:4 %empty_118 = add i4 %p_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond10014, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %t_addr = getelementptr i8 %t, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i8 0, i3 %t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i4 %empty_118, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
split:0 %icmp_ln389 = icmp_eq  i3 %i, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:1 %br_ln389 = br i1 %icmp_ln389, void %if.then, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="3">
<![CDATA[
if.then:1 %zext_ln391_3 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln391_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:2 %sub_ln391 = sub i4 8, i4 %zext_ln391_3

]]></Node>
<StgValue><ssdm name="sub_ln391"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
if.then:3 %empty_119 = trunc i4 %sub_ln391

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then:4 %xor_ln391 = xor i3 %empty_119, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln391"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:5 %empty_120 = icmp_ugt  i4 %sub_ln391, i4 2

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then:6 %select_ln391 = select i1 %empty_120, i3 5, i3 %xor_ln391

]]></Node>
<StgValue><ssdm name="select_ln391"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="3">
<![CDATA[
if.then:7 %trunc_ln391 = trunc i3 %select_ln391

]]></Node>
<StgValue><ssdm name="trunc_ln391"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3">
<![CDATA[
if.then:8 %trunc_ln391_2 = trunc i3 %select_ln391

]]></Node>
<StgValue><ssdm name="trunc_ln391_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then:9 %xor_ln391_3 = xor i3 %select_ln391, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln391_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond10014" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then:15 %call_ln391 = call void @keccak_absorb_Pipeline_VITIS_LOOP_391_1, i3 %i, i3 %xor_ln391_3, i8 %m_1_read_3, i8 %m_0_read_3, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln391"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then:15 %call_ln391 = call void @keccak_absorb_Pipeline_VITIS_LOOP_391_1, i3 %i, i3 %xor_ln391_3, i8 %m_1_read_3, i8 %m_0_read_3, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln391"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then:16 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_30_1, i8 %t, i64 %r_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="3">
<![CDATA[
if.then:0 %zext_ln391 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="3">
<![CDATA[
if.then:11 %sext_ln384 = sext i3 %xor_ln391_3

]]></Node>
<StgValue><ssdm name="sext_ln384"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3">
<![CDATA[
if.then:12 %sext_ln384_1 = sext i3 %xor_ln391_3

]]></Node>
<StgValue><ssdm name="sext_ln384_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:14 %add_ln382 = add i6 %sext_ln384_1, i6 %pos_read

]]></Node>
<StgValue><ssdm name="add_ln382"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then:16 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_30_1, i8 %t, i64 %r_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then:18 %add_ln386 = add i5 %zext_ln391, i5 %sext_ln384

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="5">
<![CDATA[
if.then:19 %sext_ln396 = sext i5 %add_ln386

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:20 %sub_ln396 = sub i6 %add_ln382, i6 %sext_ln396

]]></Node>
<StgValue><ssdm name="sub_ln396"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:21 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %sub_ln396, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="3">
<![CDATA[
if.then:22 %zext_ln396 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:23 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln396

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
if.then:24 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:10 %xor_ln391_3_cast = xor i1 %trunc_ln391_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln391_3_cast"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then:13 %add_ln384 = add i2 %trunc_ln391, i2 3

]]></Node>
<StgValue><ssdm name="add_ln384"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then:17 %r_4_loc_load = load i64 %r_4_loc

]]></Node>
<StgValue><ssdm name="r_4_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
if.then:24 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:25 %xor_ln396 = xor i64 %s_load, i64 %r_4_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln396"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then:26 %store_ln396 = store i64 %xor_ln396, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then:27 %br_ln397 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end:0 %phi_ln31 = phi i1 %xor_ln391_3_cast, void %if.then, i1 0, void %split

]]></Node>
<StgValue><ssdm name="phi_ln31"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
if.end:1 %phi_ln384_1 = phi i6 %add_ln382, void %if.then, i6 %pos_read, void %split

]]></Node>
<StgValue><ssdm name="phi_ln384_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end:2 %mlen_assign_7 = phi i2 %add_ln384, void %if.then, i2 2, void %split

]]></Node>
<StgValue><ssdm name="mlen_assign_7"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="2">
<![CDATA[
if.end:3 %zext_ln384 = zext i2 %mlen_assign_7

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="2">
<![CDATA[
if.end:4 %zext_ln384_1 = zext i2 %mlen_assign_7

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
if.end:5 %zext_ln384_2 = zext i6 %phi_ln384_1

]]></Node>
<StgValue><ssdm name="zext_ln384_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:6 %icmp_ln399 = icmp_eq  i6 %phi_ln384_1, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:7 %br_ln399 = br i1 %icmp_ln399, void %land.lhs.true, void %VITIS_LOOP_408_3

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true:0 %sub_ln399 = sub i8 %r_read, i8 %zext_ln384_2

]]></Node>
<StgValue><ssdm name="sub_ln399"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8">
<![CDATA[
land.lhs.true:1 %trunc_ln399 = trunc i8 %sub_ln399

]]></Node>
<StgValue><ssdm name="trunc_ln399"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="8">
<![CDATA[
land.lhs.true:2 %trunc_ln399_1 = trunc i8 %sub_ln399

]]></Node>
<StgValue><ssdm name="trunc_ln399_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true:3 %icmp_ln399_2 = icmp_ult  i8 %zext_ln384_1, i8 %sub_ln399

]]></Node>
<StgValue><ssdm name="icmp_ln399_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:4 %br_ln399 = br i1 %icmp_ln399_2, void %VITIS_LOOP_400_2, void %VITIS_LOOP_408_3

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_400_2:0 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %phi_ln384_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_400_2:1 %select_ln31 = select i1 %phi_ln31, i8 %m_1_read_3, i8 %m_0_read_3

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_400_2:2 %select_ln31_1 = select i1 %phi_ln31, i8 %m_0_read_3, i8 %m_1_read_3

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="3" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_400_2:3 %call_ln31 = call void @keccak_absorb_Pipeline_VITIS_LOOP_400_2, i8 %select_ln31_1, i8 %select_ln31, i3 %trunc_ln, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="3" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_400_2:3 %call_ln31 = call void @keccak_absorb_Pipeline_VITIS_LOOP_400_2, i8 %select_ln31_1, i8 %select_ln31, i3 %trunc_ln, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_400_2:5 %call_ln405 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_400_2:4 %sub_ln403 = sub i3 %zext_ln384, i3 %trunc_ln399_1

]]></Node>
<StgValue><ssdm name="sub_ln403"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_400_2:5 %call_ln405 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_400_2:6 %xor_ln406 = xor i1 %phi_ln31, i1 %trunc_ln399

]]></Node>
<StgValue><ssdm name="xor_ln406"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_400_2:7 %br_ln406 = br void %VITIS_LOOP_408_3

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
VITIS_LOOP_408_3:0 %phi_ln384 = phi i1 %xor_ln406, void %VITIS_LOOP_400_2, i1 %phi_ln31, void %if.end, i1 %phi_ln31, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="phi_ln384"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
VITIS_LOOP_408_3:1 %phi_ln384_2 = phi i6 0, void %VITIS_LOOP_400_2, i6 0, void %if.end, i6 %phi_ln384_1, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="phi_ln384_2"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
VITIS_LOOP_408_3:2 %mlen_assign_9 = phi i3 %sub_ln403, void %VITIS_LOOP_400_2, i3 %zext_ln384, void %if.end, i3 %zext_ln384, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="mlen_assign_9"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_408_3:3 %idx104 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx104"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_408_3:4 %mlen_assign_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mlen_assign_10"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_408_3:5 %sext_ln384_2 = sext i3 %mlen_assign_9

]]></Node>
<StgValue><ssdm name="sext_ln384_2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_408_3:6 %zext_ln384_3 = zext i6 %phi_ln384_2

]]></Node>
<StgValue><ssdm name="zext_ln384_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_408_3:7 %conv28 = zext i8 %r_read

]]></Node>
<StgValue><ssdm name="conv28"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_408_3:8 %trunc_ln19 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %r_read, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_408_3:9 %store_ln408 = store i64 %sext_ln384_2, i64 %mlen_assign_10

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_408_3:10 %store_ln408 = store i64 0, i64 %idx104

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_408_3:11 %br_ln408 = br void %while.cond27

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond27:0 %idx104_load = load i64 %idx104

]]></Node>
<StgValue><ssdm name="idx104_load"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond27:1 %mlen_assign_10_load = load i64 %mlen_assign_10

]]></Node>
<StgValue><ssdm name="mlen_assign_10_load"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64">
<![CDATA[
while.cond27:2 %trunc_ln384 = trunc i64 %idx104_load

]]></Node>
<StgValue><ssdm name="trunc_ln384"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond27:3 %icmp_ln408 = icmp_ult  i64 %mlen_assign_10_load, i64 %conv28

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond27:4 %br_ln408 = br i1 %icmp_ln408, void %VITIS_LOOP_409_4, void %VITIS_LOOP_416_5

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_409_4:1 %xor_ln31_1 = xor i1 %trunc_ln384, i1 %phi_ln384

]]></Node>
<StgValue><ssdm name="xor_ln31_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_409_4:2 %select_ln31_4 = select i1 %xor_ln31_1, i8 %m_1_read_3, i8 %m_0_read_3

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_409_4:3 %select_ln31_5 = select i1 %xor_ln31_1, i8 %m_0_read_3, i8 %m_1_read_3

]]></Node>
<StgValue><ssdm name="select_ln31_5"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_409_4:4 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_409_4, i5 %trunc_ln19, i8 %select_ln31_5, i8 %select_ln31_4, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_409_4:5 %add_ln411 = add i64 %conv28, i64 %idx104_load

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_409_4:6 %sub_ln408 = sub i64 %mlen_assign_10_load, i64 %conv28

]]></Node>
<StgValue><ssdm name="sub_ln408"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_409_4:8 %store_ln408 = store i64 %sub_ln408, i64 %mlen_assign_10

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_409_4:9 %store_ln408 = store i64 %add_ln411, i64 %idx104

]]></Node>
<StgValue><ssdm name="store_ln408"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="64">
<![CDATA[
VITIS_LOOP_416_5:0 %trunc_ln384_3 = trunc i64 %mlen_assign_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln384_3"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_416_5:1 %trunc_ln418_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %phi_ln384_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln418_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_416_5:2 %xor_ln31 = xor i1 %trunc_ln384, i1 %phi_ln384

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_416_5:3 %select_ln31_2 = select i1 %xor_ln31, i8 %m_1_read_3, i8 %m_0_read_3

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_416_5:4 %select_ln31_3 = select i1 %xor_ln31, i8 %m_0_read_3, i8 %m_1_read_3

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_416_5:5 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_10_load, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_416_5:6 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_416_5, i5 %tmp_s, i8 %select_ln31_3, i8 %select_ln31_2, i3 %trunc_ln418_2, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_416_5:7 %and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_416_5:8 %zext_ln418 = zext i8 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_416_5:9 %zext_ln419 = zext i8 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_416_5:10 %sub_ln384 = sub i9 %trunc_ln384_3, i9 %zext_ln419

]]></Node>
<StgValue><ssdm name="sub_ln384"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_416_5:11 %add_ln382_3 = add i8 %and_ln, i8 %zext_ln384_3

]]></Node>
<StgValue><ssdm name="add_ln382_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_416_5:12 %icmp_ln422 = icmp_eq  i64 %mlen_assign_10_load, i64 %zext_ln418

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="137" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_409_4:4 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_409_4, i5 %trunc_ln19, i8 %select_ln31_5, i8 %select_ln31_4, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_409_4:7 %call_ln413 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_409_4:0 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_409_4:7 %call_ln413 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_409_4:10 %br_ln408 = br void %while.cond27

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_416_5:6 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_416_5, i5 %tmp_s, i8 %select_ln31_3, i8 %select_ln31_2, i3 %trunc_ln418_2, i64 %s

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_416_5:13 %br_ln422 = br i1 %icmp_ln422, void %for.inc82.preheader, void %if.end105

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc82.preheader:0 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_423_6, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc82.preheader:0 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_423_6, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="1" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc82.preheader:1 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_425_7, i9 %sub_ln384, i1 %xor_ln31, i8 %m_1_read_3, i8 %m_0_read_3, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="9">
<![CDATA[
for.inc82.preheader:10 %trunc_ln428 = trunc i9 %sub_ln384

]]></Node>
<StgValue><ssdm name="trunc_ln428"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="1" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc82.preheader:1 %call_ln384 = call void @keccak_absorb_Pipeline_VITIS_LOOP_425_7, i9 %sub_ln384, i1 %xor_ln31, i8 %m_1_read_3, i8 %m_0_read_3, i8 %t

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="149" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc82.preheader:2 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_30_125, i8 %t, i64 %r_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc82.preheader:2 %call_ln0 = call void @keccak_absorb_Pipeline_VITIS_LOOP_30_125, i8 %t, i64 %r_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc82.preheader:4 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln382_3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
for.inc82.preheader:5 %zext_ln427 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.preheader:6 %s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln427

]]></Node>
<StgValue><ssdm name="s_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc82.preheader:7 %s_load_2 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc82.preheader:3 %r_6_loc_load = load i64 %r_6_loc

]]></Node>
<StgValue><ssdm name="r_6_loc_load"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc82.preheader:7 %s_load_2 = load i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc82.preheader:8 %xor_ln427 = xor i64 %s_load_2, i64 %r_6_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc82.preheader:9 %store_ln427 = store i64 %xor_ln427, i5 %s_addr_2

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc82.preheader:11 %add_ln428 = add i8 %trunc_ln428, i8 %add_ln382_3

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.inc82.preheader:12 %br_ln429 = br void %if.end105

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end105:0 %phi_ln382 = phi i8 %add_ln428, void %for.inc82.preheader, i8 %add_ln382_3, void %VITIS_LOOP_416_5

]]></Node>
<StgValue><ssdm name="phi_ln382"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8">
<![CDATA[
if.end105:1 %ret_ln431 = ret i8 %phi_ln382

]]></Node>
<StgValue><ssdm name="ret_ln431"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
