

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:19:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  76.000 ns|  76.000 ns|   20|   20|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      494|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      379|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      118|      873|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5s_4ns_10s_10_4_1_U2  |mac_muladd_5s_4ns_10s_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_5s_4ns_11s_11_4_1_U3  |mac_muladd_5s_4ns_11s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_5ns_5s_10_4_1_U1   |mac_muladd_5s_5ns_5s_10_4_1   |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U4       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_990_p2           |         +|   0|  0|  17|          12|          12|
    |add_ln886_10_fu_984_p2      |         +|   0|  0|  17|          12|          12|
    |add_ln886_13_fu_924_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln886_14_fu_934_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln886_15_fu_944_p2      |         +|   0|  0|  17|          12|          12|
    |add_ln886_17_fu_953_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln886_18_fu_857_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln886_19_fu_867_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln886_1_fu_555_p2       |         +|   0|  0|  18|           9|           9|
    |add_ln886_20_fu_962_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln886_21_fu_972_p2      |         +|   0|  0|  17|          12|          12|
    |add_ln886_2_fu_640_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln886_3_fu_646_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln886_4_fu_656_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln886_5_fu_804_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln886_6_fu_814_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln886_8_fu_827_p2       |         +|   0|  0|  17|          11|          11|
    |add_ln886_9_fu_833_p2       |         +|   0|  0|  17|          11|          11|
    |add_ln886_fu_549_p2         |         +|   0|  0|  18|           9|           9|
    |grp_fu_1072_p2              |         +|   0|  0|  18|          11|          11|
    |grp_fu_1063_p2              |         -|   0|  0|  17|          10|          10|
    |sub_ln1559_1_fu_1042_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln1559_fu_1010_p2       |         -|   0|  0|  32|           1|          25|
    |sub_ln886_1_fu_597_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln886_2_fu_623_p2       |         -|   0|  0|  16|           9|           9|
    |sub_ln886_4_fu_768_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln886_5_fu_794_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln886_fu_527_p2         |         -|   0|  0|  15|           8|           8|
    |select_ln1559_1_fu_1048_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_1035_p3    |    select|   0|  0|   6|           1|           6|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 494|         265|         304|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |A_address0  |   59|         11|    5|         55|
    |A_address1  |   54|         10|    5|         50|
    |B_address0  |   59|         11|    5|         55|
    |B_address1  |   59|         11|    5|         55|
    |B_d0        |   14|          3|    6|         18|
    |B_d1        |   14|          3|    6|         18|
    |ap_NS_fsm   |  102|         21|    1|         21|
    |reg_477     |    9|          2|    5|         10|
    |reg_486     |    9|          2|    5|         10|
    +------------+-----+-----------+-----+-----------+
    |Total       |  379|         74|   43|        292|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln886_12_reg_1233     |  11|   0|   11|          0|
    |add_ln886_16_reg_1153     |  10|   0|   10|          0|
    |add_ln886_19_reg_1238     |   7|   0|    7|          0|
    |add_ln886_1_reg_1148      |   9|   0|    9|          0|
    |add_ln886_21_reg_1243     |  12|   0|   12|          0|
    |add_ln886_4_reg_1173      |  11|   0|   11|          0|
    |add_ln886_9_reg_1218      |  11|   0|   11|          0|
    |ap_CS_fsm                 |  20|   0|   20|          0|
    |reg_473                   |   5|   0|    5|          0|
    |reg_477                   |   5|   0|    5|          0|
    |reg_482                   |   5|   0|    5|          0|
    |reg_486                   |   5|   0|    5|          0|
    |select_ln1559_1_reg_1259  |   6|   0|    6|          0|
    |tmp_reg_1253              |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 118|   0|  118|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|    5|   ap_memory|             A|         array|
|A_address1  |  out|    5|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|    5|   ap_memory|             A|         array|
|B_address0  |  out|    5|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|    6|   ap_memory|             B|         array|
|B_address1  |  out|    5|   ap_memory|             B|         array|
|B_ce1       |  out|    1|   ap_memory|             B|         array|
|B_we1       |  out|    1|   ap_memory|             B|         array|
|B_d1        |  out|    6|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

