CommandLine
D:/Xilinx/ISE/bin/nt/unwrapped/trce.exe -ise E:/FYP/FPGA_XILINX 2/clock_divisor/clock_divisor.ise -intstyle ise -e 3 -s 4 -xml clock_divisor clock_divisor.ncd -o clock_divisor.twr clock_divisor.pcf -ucf clock_divisor.ucf
s
FormatString
trce.exe ([-e|-v [<limit:0,2000000000>]] [-l <limit:0,2000000000>] [-n [<limit:0,2000000000>]] [-u [<limit:0,2000000000>]] [-skew] [-a] [--p] [-s <speed>] [-o <report[.twr]>] [--m] [-stamp <stampfile>] [-tsi <tsifile[.tsi]>] [-xml <report[.twx]>] [-nodatasheet] [-timegroups] [-fastpaths] [-intstyle ise|xflow|silent] [-ise <projectfile>] [--ucf <constraint[.ucf]>] <design[.ncd]> [<constraint[.pcf]>]) | ([-run <macro[.xtm]> [<design[.ncd]> [<constraint[.pcf]>]]] [-intstyle ise|xflow|silent] [-ise <projectfile>])
s
