ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB220:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  42:Core/Src/gpio.c ****         * the Code Generation settings)
  43:Core/Src/gpio.c **** */
  44:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  45:Core/Src/gpio.c **** {
  29              		.loc 1 45 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8BB0     		sub	sp, sp, #44
  41              		.cfi_def_cfa_offset 64
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 47 3 view .LVU1
  43              		.loc 1 47 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 50 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 50 3 view .LVU4
  53 0010 0094     		str	r4, [sp]
  54              		.loc 1 50 3 view .LVU5
  55 0012 3B4B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F00402 		orr	r2, r2, #4
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 50 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F00402 		and	r2, r2, #4
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 50 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE2:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 3


  66              		.loc 1 50 3 view .LVU8
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 51 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 51 3 view .LVU10
  70 0026 0194     		str	r4, [sp, #4]
  71              		.loc 1 51 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F08002 		orr	r2, r2, #128
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 51 3 view .LVU12
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F08002 		and	r2, r2, #128
  78 0036 0192     		str	r2, [sp, #4]
  79              		.loc 1 51 3 view .LVU13
  80 0038 019A     		ldr	r2, [sp, #4]
  81              	.LBE3:
  82              		.loc 1 51 3 view .LVU14
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 52 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 52 3 view .LVU16
  86 003a 0294     		str	r4, [sp, #8]
  87              		.loc 1 52 3 view .LVU17
  88 003c 1A6B     		ldr	r2, [r3, #48]
  89 003e 42F00102 		orr	r2, r2, #1
  90 0042 1A63     		str	r2, [r3, #48]
  91              		.loc 1 52 3 view .LVU18
  92 0044 1A6B     		ldr	r2, [r3, #48]
  93 0046 02F00102 		and	r2, r2, #1
  94 004a 0292     		str	r2, [sp, #8]
  95              		.loc 1 52 3 view .LVU19
  96 004c 029A     		ldr	r2, [sp, #8]
  97              	.LBE4:
  98              		.loc 1 52 3 view .LVU20
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  99              		.loc 1 53 3 view .LVU21
 100              	.LBB5:
 101              		.loc 1 53 3 view .LVU22
 102 004e 0394     		str	r4, [sp, #12]
 103              		.loc 1 53 3 view .LVU23
 104 0050 1A6B     		ldr	r2, [r3, #48]
 105 0052 42F00202 		orr	r2, r2, #2
 106 0056 1A63     		str	r2, [r3, #48]
 107              		.loc 1 53 3 view .LVU24
 108 0058 1A6B     		ldr	r2, [r3, #48]
 109 005a 02F00202 		and	r2, r2, #2
 110 005e 0392     		str	r2, [sp, #12]
 111              		.loc 1 53 3 view .LVU25
 112 0060 039A     		ldr	r2, [sp, #12]
 113              	.LBE5:
 114              		.loc 1 53 3 view .LVU26
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 115              		.loc 1 54 3 view .LVU27
 116              	.LBB6:
 117              		.loc 1 54 3 view .LVU28
 118 0062 0494     		str	r4, [sp, #16]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 4


 119              		.loc 1 54 3 view .LVU29
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00802 		orr	r2, r2, #8
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 54 3 view .LVU30
 124 006c 1B6B     		ldr	r3, [r3, #48]
 125 006e 03F00803 		and	r3, r3, #8
 126 0072 0493     		str	r3, [sp, #16]
 127              		.loc 1 54 3 view .LVU31
 128 0074 049B     		ldr	r3, [sp, #16]
 129              	.LBE6:
 130              		.loc 1 54 3 view .LVU32
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, SW_Shield2_V_Pin|SW_Shield1_GND_Pin|SW_Shield2_GND_Pin|SW_R1_100_Pin
 131              		.loc 1 57 3 view .LVU33
 132 0076 234D     		ldr	r5, .L3+4
 133 0078 2246     		mov	r2, r4
 134 007a 4FF6FF71 		movw	r1, #65535
 135 007e 2846     		mov	r0, r5
 136 0080 FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL0:
  58:Core/Src/gpio.c ****                           |SW_R1_1k_Pin|SW_R1_10k_Pin|SW_R1_Calib_Pin|SW_R1_Au1_Pin
  59:Core/Src/gpio.c ****                           |SW_R1_Au2_Pin|SW_R1_Ti1_Pin|SW_R1_Ti2_Pin|SW_Au1_GND_Pin
  60:Core/Src/gpio.c ****                           |SW_Au2_GND_Pin|SW_Ti1_GND_Pin|SW_Ti2_GND_Pin|SW_Shield1_V_Pin, GPIO_PIN_
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  63:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LED_Red_Pin|LED_Green_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 138              		.loc 1 63 3 view .LVU34
 139 0084 204E     		ldr	r6, .L3+8
 140 0086 2246     		mov	r2, r4
 141 0088 8621     		movs	r1, #134
 142 008a 3046     		mov	r0, r6
 143 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 144              	.LVL1:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin PCPin PCPin
  66:Core/Src/gpio.c ****                            PCPin PCPin PCPin PCPin
  67:Core/Src/gpio.c ****                            PCPin PCPin PCPin PCPin
  68:Core/Src/gpio.c ****                            PCPin PCPin PCPin PCPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SW_Shield2_V_Pin|SW_Shield1_GND_Pin|SW_Shield2_GND_Pin|SW_R1_100_Pin
 145              		.loc 1 69 3 view .LVU35
 146              		.loc 1 69 23 is_stmt 0 view .LVU36
 147 0090 4FF6FF73 		movw	r3, #65535
 148 0094 0593     		str	r3, [sp, #20]
  70:Core/Src/gpio.c ****                           |SW_R1_1k_Pin|SW_R1_10k_Pin|SW_R1_Calib_Pin|SW_R1_Au1_Pin
  71:Core/Src/gpio.c ****                           |SW_R1_Au2_Pin|SW_R1_Ti1_Pin|SW_R1_Ti2_Pin|SW_Au1_GND_Pin
  72:Core/Src/gpio.c ****                           |SW_Au2_GND_Pin|SW_Ti1_GND_Pin|SW_Ti2_GND_Pin|SW_Shield1_V_Pin;
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 73 3 is_stmt 1 view .LVU37
 150              		.loc 1 73 24 is_stmt 0 view .LVU38
 151 0096 0127     		movs	r7, #1
 152 0098 0697     		str	r7, [sp, #24]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 74 3 is_stmt 1 view .LVU39
 154              		.loc 1 74 24 is_stmt 0 view .LVU40
 155 009a 0794     		str	r4, [sp, #28]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 5


  75:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 75 3 is_stmt 1 view .LVU41
 157              		.loc 1 75 25 is_stmt 0 view .LVU42
 158 009c 0894     		str	r4, [sp, #32]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 159              		.loc 1 76 3 is_stmt 1 view .LVU43
 160 009e 05A9     		add	r1, sp, #20
 161 00a0 2846     		mov	r0, r5
 162 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL2:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /*Configure GPIO pins : PH0 PH1 */
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 164              		.loc 1 79 3 view .LVU44
 165              		.loc 1 79 23 is_stmt 0 view .LVU45
 166 00a6 0325     		movs	r5, #3
 167 00a8 0595     		str	r5, [sp, #20]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 168              		.loc 1 80 3 is_stmt 1 view .LVU46
 169              		.loc 1 80 24 is_stmt 0 view .LVU47
 170 00aa 0695     		str	r5, [sp, #24]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 81 3 is_stmt 1 view .LVU48
 172              		.loc 1 81 24 is_stmt 0 view .LVU49
 173 00ac 0794     		str	r4, [sp, #28]
  82:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 174              		.loc 1 82 3 is_stmt 1 view .LVU50
 175 00ae 05A9     		add	r1, sp, #20
 176 00b0 1648     		ldr	r0, .L3+12
 177 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL3:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin */
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|RS485_DE_Pin;
 179              		.loc 1 85 3 view .LVU51
 180              		.loc 1 85 23 is_stmt 0 view .LVU52
 181 00b6 8623     		movs	r3, #134
 182 00b8 0593     		str	r3, [sp, #20]
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 86 3 is_stmt 1 view .LVU53
 184              		.loc 1 86 24 is_stmt 0 view .LVU54
 185 00ba 0697     		str	r7, [sp, #24]
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 87 3 is_stmt 1 view .LVU55
 187              		.loc 1 87 24 is_stmt 0 view .LVU56
 188 00bc 0794     		str	r4, [sp, #28]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 88 3 is_stmt 1 view .LVU57
 190              		.loc 1 88 25 is_stmt 0 view .LVU58
 191 00be 0894     		str	r4, [sp, #32]
  89:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 89 3 is_stmt 1 view .LVU59
 193 00c0 05A9     		add	r1, sp, #20
 194 00c2 3046     		mov	r0, r6
 195 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL4:
  90:Core/Src/gpio.c **** 
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 6


  91:Core/Src/gpio.c ****   /*Configure GPIO pins : PB10 PB12 PB13 PB14
  92:Core/Src/gpio.c ****                            PB15 PB3 PB4 PB5 */
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 197              		.loc 1 93 3 view .LVU60
 198              		.loc 1 93 23 is_stmt 0 view .LVU61
 199 00c8 4FF23843 		movw	r3, #62520
 200 00cc 0593     		str	r3, [sp, #20]
  94:Core/Src/gpio.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 201              		.loc 1 95 3 is_stmt 1 view .LVU62
 202              		.loc 1 95 24 is_stmt 0 view .LVU63
 203 00ce 0695     		str	r5, [sp, #24]
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 96 3 is_stmt 1 view .LVU64
 205              		.loc 1 96 24 is_stmt 0 view .LVU65
 206 00d0 0794     		str	r4, [sp, #28]
  97:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 97 3 is_stmt 1 view .LVU66
 208 00d2 05A9     		add	r1, sp, #20
 209 00d4 3046     		mov	r0, r6
 210 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL5:
  98:Core/Src/gpio.c **** 
  99:Core/Src/gpio.c ****   /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 212              		.loc 1 100 3 view .LVU67
 213              		.loc 1 100 23 is_stmt 0 view .LVU68
 214 00da 4FF40743 		mov	r3, #34560
 215 00de 0593     		str	r3, [sp, #20]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 216              		.loc 1 101 3 is_stmt 1 view .LVU69
 217              		.loc 1 101 24 is_stmt 0 view .LVU70
 218 00e0 0695     		str	r5, [sp, #24]
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 102 3 is_stmt 1 view .LVU71
 220              		.loc 1 102 24 is_stmt 0 view .LVU72
 221 00e2 0794     		str	r4, [sp, #28]
 103:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222              		.loc 1 103 3 is_stmt 1 view .LVU73
 223 00e4 05A9     		add	r1, sp, #20
 224 00e6 0A48     		ldr	r0, .L3+16
 225 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL6:
 104:Core/Src/gpio.c **** 
 105:Core/Src/gpio.c ****   /*Configure GPIO pin : PD2 */
 106:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 227              		.loc 1 106 3 view .LVU74
 228              		.loc 1 106 23 is_stmt 0 view .LVU75
 229 00ec 0423     		movs	r3, #4
 230 00ee 0593     		str	r3, [sp, #20]
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 231              		.loc 1 107 3 is_stmt 1 view .LVU76
 232              		.loc 1 107 24 is_stmt 0 view .LVU77
 233 00f0 0695     		str	r5, [sp, #24]
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 108 3 is_stmt 1 view .LVU78
 235              		.loc 1 108 24 is_stmt 0 view .LVU79
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 7


 236 00f2 0794     		str	r4, [sp, #28]
 109:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 237              		.loc 1 109 3 is_stmt 1 view .LVU80
 238 00f4 05A9     		add	r1, sp, #20
 239 00f6 0748     		ldr	r0, .L3+20
 240 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL7:
 110:Core/Src/gpio.c **** 
 111:Core/Src/gpio.c **** }
 242              		.loc 1 111 1 is_stmt 0 view .LVU81
 243 00fc 0BB0     		add	sp, sp, #44
 244              		.cfi_def_cfa_offset 20
 245              		@ sp needed
 246 00fe F0BD     		pop	{r4, r5, r6, r7, pc}
 247              	.L4:
 248              		.align	2
 249              	.L3:
 250 0100 00380240 		.word	1073887232
 251 0104 00080240 		.word	1073874944
 252 0108 00040240 		.word	1073873920
 253 010c 001C0240 		.word	1073880064
 254 0110 00000240 		.word	1073872896
 255 0114 000C0240 		.word	1073875968
 256              		.cfi_endproc
 257              	.LFE220:
 259              		.text
 260              	.Letext0:
 261              		.file 2 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 262              		.file 3 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 263              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 264              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccexeeAz.s:250    .text.MX_GPIO_Init:00000100 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
