
SX1280_DEV_F446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e68  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08007038  08007038  00017038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007424  08007424  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007424  08007424  00017424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800742c  0800742c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800742c  0800742c  0001742c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007430  08007430  00017430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d4  08007608  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  08007608  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e7a1  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f4a  00000000  00000000  0002e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e90  00000000  00000000  00030938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b73  00000000  00000000  000317c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022db0  00000000  00000000  0003233b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011186  00000000  00000000  000550eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3f4e  00000000  00000000  00066271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004f60  00000000  00000000  0013a1c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0013f120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007020 	.word	0x08007020

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08007020 	.word	0x08007020

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <SPI1_TRANSCEIVER_Delay>:
static void MX_USART2_UART_Init(void);
static void MX_SPI1_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
static void SPI1_TRANSCEIVER_Delay(uint8_t* tx, uint8_t* rx, uint8_t lengh)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	4613      	mov	r3, r2
 8000f90:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2140      	movs	r1, #64	; 0x40
 8000f96:	480c      	ldr	r0, [pc, #48]	; (8000fc8 <SPI1_TRANSCEIVER_Delay+0x44>)
 8000f98:	f001 f9ce 	bl	8002338 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f000 ff2d 	bl	8001dfc <HAL_Delay>

	HAL_SPI_TransmitReceive(&hspi1, tx, rx, lengh, 10);
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	220a      	movs	r2, #10
 8000fa8:	9200      	str	r2, [sp, #0]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	68f9      	ldr	r1, [r7, #12]
 8000fae:	4807      	ldr	r0, [pc, #28]	; (8000fcc <SPI1_TRANSCEIVER_Delay+0x48>)
 8000fb0:	f002 f84d 	bl	800304e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2140      	movs	r1, #64	; 0x40
 8000fb8:	4803      	ldr	r0, [pc, #12]	; (8000fc8 <SPI1_TRANSCEIVER_Delay+0x44>)
 8000fba:	f001 f9bd 	bl	8002338 <HAL_GPIO_WritePin>
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40020400 	.word	0x40020400
 8000fcc:	200001f0 	.word	0x200001f0

08000fd0 <SPI1_TRANSCEIVER>:

static void SPI1_TRANSCEIVER(uint8_t* tx, uint8_t* rx, uint8_t lengh)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af02      	add	r7, sp, #8
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2140      	movs	r1, #64	; 0x40
 8000fe2:	480a      	ldr	r0, [pc, #40]	; (800100c <SPI1_TRANSCEIVER+0x3c>)
 8000fe4:	f001 f9a8 	bl	8002338 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi1, tx, rx, lengh, 10);
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	220a      	movs	r2, #10
 8000fee:	9200      	str	r2, [sp, #0]
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	68f9      	ldr	r1, [r7, #12]
 8000ff4:	4806      	ldr	r0, [pc, #24]	; (8001010 <SPI1_TRANSCEIVER+0x40>)
 8000ff6:	f002 f82a 	bl	800304e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2140      	movs	r1, #64	; 0x40
 8000ffe:	4803      	ldr	r0, [pc, #12]	; (800100c <SPI1_TRANSCEIVER+0x3c>)
 8001000:	f001 f99a 	bl	8002338 <HAL_GPIO_WritePin>
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40020400 	.word	0x40020400
 8001010:	200001f0 	.word	0x200001f0

08001014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001014:	b5b0      	push	{r4, r5, r7, lr}
 8001016:	b0c4      	sub	sp, #272	; 0x110
 8001018:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101a:	f000 fe7d 	bl	8001d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800101e:	f000 fab3 	bl	8001588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001022:	f000 fbcf 	bl	80017c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001026:	f000 fba3 	bl	8001770 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800102a:	f000 fb1b 	bl	8001664 <MX_SPI1_Init>
  MX_TIM1_Init();
 800102e:	f000 fb4f 	bl	80016d0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001032:	48c3      	ldr	r0, [pc, #780]	; (8001340 <main+0x32c>)
 8001034:	f002 fac8 	bl	80035c8 <HAL_TIM_Base_Start>

  char uart_buf[100];
  int uart_buf_len;
  int received;

  uart_buf_len = sprintf(uart_buf, "SX1280 RX bit rate test\r\n");
 8001038:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800103c:	49c1      	ldr	r1, [pc, #772]	; (8001344 <main+0x330>)
 800103e:	4618      	mov	r0, r3
 8001040:	f003 fe92 	bl	8004d68 <siprintf>
 8001044:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001048:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800104c:	b29a      	uxth	r2, r3
 800104e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001052:	2364      	movs	r3, #100	; 0x64
 8001054:	48bc      	ldr	r0, [pc, #752]	; (8001348 <main+0x334>)
 8001056:	f002 fdea 	bl	8003c2e <HAL_UART_Transmit>
  //===========================================
  //===========================================
  //===========================================
  uint8_t tx[10] = {};
 800105a:	2300      	movs	r3, #0
 800105c:	677b      	str	r3, [r7, #116]	; 0x74
 800105e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	809a      	strh	r2, [r3, #4]
  uint8_t rx[10] = {};
 8001068:	2300      	movs	r3, #0
 800106a:	66bb      	str	r3, [r7, #104]	; 0x68
 800106c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	809a      	strh	r2, [r3, #4]

  // reset
  HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, GPIO_PIN_SET);
 8001076:	2201      	movs	r2, #1
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	48b4      	ldr	r0, [pc, #720]	; (800134c <main+0x338>)
 800107c:	f001 f95c 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001080:	2064      	movs	r0, #100	; 0x64
 8001082:	f000 febb 	bl	8001dfc <HAL_Delay>
  HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2180      	movs	r1, #128	; 0x80
 800108a:	48b0      	ldr	r0, [pc, #704]	; (800134c <main+0x338>)
 800108c:	f001 f954 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001090:	2064      	movs	r0, #100	; 0x64
 8001092:	f000 feb3 	bl	8001dfc <HAL_Delay>
  HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, GPIO_PIN_SET);
 8001096:	2201      	movs	r2, #1
 8001098:	2180      	movs	r1, #128	; 0x80
 800109a:	48ac      	ldr	r0, [pc, #688]	; (800134c <main+0x338>)
 800109c:	f001 f94c 	bl	8002338 <HAL_GPIO_WritePin>
  //===========================================
  // common transceiver setting for LoRa
  //===========================================

  // setstandby(stdby_xosc)
  *(uint32_t*)tx = 0x80 | 0x01 << 8;
 80010a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010a4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80010a8:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER_Delay(tx, rx, 2);
 80010aa:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80010ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010b2:	2202      	movs	r2, #2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff65 	bl	8000f84 <SPI1_TRANSCEIVER_Delay>

  // setpackettype(packet_type_lora)
  *(uint32_t*)tx = 0x8A | 0x01 << 8; // LoRa mode
 80010ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010be:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 80010c2:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER_Delay(tx, rx, 2);
 80010c4:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80010c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010cc:	2202      	movs	r2, #2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff58 	bl	8000f84 <SPI1_TRANSCEIVER_Delay>
  if (rx[0] != 0x65 && rx[0]!=0x64 && rx[0]!=0x54) {
 80010d4:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80010d8:	2b65      	cmp	r3, #101	; 0x65
 80010da:	d01d      	beq.n	8001118 <main+0x104>
 80010dc:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80010e0:	2b64      	cmp	r3, #100	; 0x64
 80010e2:	d019      	beq.n	8001118 <main+0x104>
 80010e4:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80010e8:	2b54      	cmp	r3, #84	; 0x54
 80010ea:	d015      	beq.n	8001118 <main+0x104>
	  uart_buf_len = sprintf(uart_buf, "Error with state %X\r\n", rx[0]);
 80010ec:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80010f0:	461a      	mov	r2, r3
 80010f2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80010f6:	4996      	ldr	r1, [pc, #600]	; (8001350 <main+0x33c>)
 80010f8:	4618      	mov	r0, r3
 80010fa:	f003 fe35 	bl	8004d68 <siprintf>
 80010fe:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
	  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001102:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001106:	b29a      	uxth	r2, r3
 8001108:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800110c:	2364      	movs	r3, #100	; 0x64
 800110e:	488e      	ldr	r0, [pc, #568]	; (8001348 <main+0x334>)
 8001110:	f002 fd8d 	bl	8003c2e <HAL_UART_Transmit>
	  Error_Handler();
 8001114:	f000 fbf4 	bl	8001900 <Error_Handler>
  }

  // setrffrequency(rfFrequency)
  *(uint32_t*)tx = 0x86 | 0xB8 << 8 | 0x9D << 16 | 0x89 << 24;
 8001118:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800111c:	4a8d      	ldr	r2, [pc, #564]	; (8001354 <main+0x340>)
 800111e:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER(tx, rx, 4);
 8001120:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001124:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001128:	2204      	movs	r2, #4
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff ff50 	bl	8000fd0 <SPI1_TRANSCEIVER>

  // setbufferbaseaddress()
  *(uint32_t*)tx = 0x8F | 0x80 << 8 | 0x00 << 16;
 8001130:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001134:	f248 028f 	movw	r2, #32911	; 0x808f
 8001138:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER(tx, rx, 3);
 800113a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800113e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001142:	2203      	movs	r2, #3
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff43 	bl	8000fd0 <SPI1_TRANSCEIVER>

  // setmodulationparams(modparam1, modparam2, modparam3)
  *(uint32_t*)tx = 0x8B | 0x70 << 8 | 0x18 << 16 | 0x01 << 24;
 800114a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800114e:	4a82      	ldr	r2, [pc, #520]	; (8001358 <main+0x344>)
 8001150:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER(tx, rx, 4);
 8001152:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001156:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800115a:	2204      	movs	r2, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff37 	bl	8000fd0 <SPI1_TRANSCEIVER>

  // setpacketparams(pktparam1, pktparam2, pktparam3, pktparam4, pktparam5)
  *(uint32_t*)tx = 0x8C | 0x0C << 8 | 0x80 << 16 | 0x08 << 24;
 8001162:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001166:	4a7d      	ldr	r2, [pc, #500]	; (800135c <main+0x348>)
 8001168:	601a      	str	r2, [r3, #0]
  *(uint32_t*)(tx+4) = 0x20 | 0x40 << 8 | 0x00 << 16 | 0x00 << 24;
 800116a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800116e:	3304      	adds	r3, #4
 8001170:	f244 0220 	movw	r2, #16416	; 0x4020
 8001174:	601a      	str	r2, [r3, #0]
  SPI1_TRANSCEIVER(tx, rx, 8);
 8001176:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800117a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800117e:	2208      	movs	r2, #8
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ff25 	bl	8000fd0 <SPI1_TRANSCEIVER>
    //===========================================
    // Rx Setting and Operations
    //===========================================

    // SetDioIrqParams(irqMask, dio1Mask, dio2Mask, dio3Mask)
    *(uint32_t*)tx = 0x8D | 0x40 << 8 | 0x23 << 16 | 0x00 << 24;
 8001186:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800118a:	4a75      	ldr	r2, [pc, #468]	; (8001360 <main+0x34c>)
 800118c:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(tx+4) = 0x01 | 0x00 << 8 | 0x02 << 16 | 0x40 << 24;
 800118e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001192:	3304      	adds	r3, #4
 8001194:	4a73      	ldr	r2, [pc, #460]	; (8001364 <main+0x350>)
 8001196:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(tx+8) = 0x20;
 8001198:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800119c:	3308      	adds	r3, #8
 800119e:	2220      	movs	r2, #32
 80011a0:	601a      	str	r2, [r3, #0]
    SPI1_TRANSCEIVER(tx, rx, 9);
 80011a2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80011a6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011aa:	2209      	movs	r2, #9
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff0f 	bl	8000fd0 <SPI1_TRANSCEIVER>

    // SetRx(periodBase, periodBaseCount[15:8], periodBaseCount[7:0])
    *(uint32_t*)tx = 0x82 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80011b2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011b6:	2282      	movs	r2, #130	; 0x82
 80011b8:	601a      	str	r2, [r3, #0]
    SPI1_TRANSCEIVER(tx, rx, 4);
 80011ba:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80011be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011c2:	2204      	movs	r2, #4
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff03 	bl	8000fd0 <SPI1_TRANSCEIVER>

    // WaitIrq
    while(1)
    {
    	int temp = HAL_GetTick();
 80011ca:	f000 fe0b 	bl	8001de4 <HAL_GetTick>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  	   *(uint32_t*)tx = 0x15 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80011d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011d8:	2215      	movs	r2, #21
 80011da:	601a      	str	r2, [r3, #0]
  	   SPI1_TRANSCEIVER(tx, rx, 4);
 80011dc:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80011e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80011e4:	2204      	movs	r2, #4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff fef2 	bl	8000fd0 <SPI1_TRANSCEIVER>
  	   if(rx[3] & 0x02) break;
 80011ec:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d108      	bne.n	800120a <main+0x1f6>
  	   if(HAL_GetTick() - temp > 3) break;
 80011f8:	f000 fdf4 	bl	8001de4 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b03      	cmp	r3, #3
 8001206:	d802      	bhi.n	800120e <main+0x1fa>
    {
 8001208:	e7df      	b.n	80011ca <main+0x1b6>
  	   if(rx[3] & 0x02) break;
 800120a:	bf00      	nop
 800120c:	e000      	b.n	8001210 <main+0x1fc>
  	   if(HAL_GetTick() - temp > 3) break;
 800120e:	bf00      	nop
    }

    // GetPacketStatus()
    *(uint32_t*)tx = 0x1D | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 8001210:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001214:	221d      	movs	r2, #29
 8001216:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(tx+4) = 0x00 | 0x00 << 8 | 0x00 << 16;
 8001218:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800121c:	3304      	adds	r3, #4
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
    SPI1_TRANSCEIVER(tx, rx, 7);
 8001222:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001226:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800122a:	2207      	movs	r2, #7
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fecf 	bl	8000fd0 <SPI1_TRANSCEIVER>

    // ClrIrqStatus(irqMask)
    *(uint32_t*)tx = 0x97 | 0xFF << 8 | 0xFF << 16;
 8001232:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001236:	4a4c      	ldr	r2, [pc, #304]	; (8001368 <main+0x354>)
 8001238:	601a      	str	r2, [r3, #0]
    SPI1_TRANSCEIVER(tx, rx, 3);
 800123a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800123e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001242:	2203      	movs	r2, #3
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fec3 	bl	8000fd0 <SPI1_TRANSCEIVER>

    // GetRxBufferStatus()
    *(uint32_t*)tx = 0x17 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 800124a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800124e:	2217      	movs	r2, #23
 8001250:	601a      	str	r2, [r3, #0]
    SPI1_TRANSCEIVER(tx, rx, 4);
 8001252:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001256:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800125a:	2204      	movs	r2, #4
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff feb7 	bl	8000fd0 <SPI1_TRANSCEIVER>

    // ReadBuffer(offset, payloadLengthRx)
	 *(uint32_t*)tx = 0x1B | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 8001262:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001266:	221b      	movs	r2, #27
 8001268:	601a      	str	r2, [r3, #0]
	 *(uint32_t*)(tx+4) = 0x00 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 800126a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800126e:	3304      	adds	r3, #4
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
	 *(uint32_t*)(tx+8) = 0x00 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 8001274:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001278:	3308      	adds	r3, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
	 SPI1_TRANSCEIVER(tx, rx, 11);
 800127e:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001282:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001286:	220b      	movs	r2, #11
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fea1 	bl	8000fd0 <SPI1_TRANSCEIVER>

	 received = *(int*) (rx+3);
 800128e:	f8d7 306b 	ldr.w	r3, [r7, #107]	; 0x6b
 8001292:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  int time_temp = HAL_GetTick();
 8001296:	f000 fda5 	bl	8001de4 <HAL_GetTick>
 800129a:	4603      	mov	r3, r0
 800129c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	     uint8_t received_arr[100] = {0};
 80012a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	3304      	adds	r3, #4
 80012ae:	2260      	movs	r2, #96	; 0x60
 80012b0:	2100      	movs	r1, #0
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 fdbb 	bl	8004e2e <memset>
	     int pre_get = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	     uint8_t sum;
	     float bps;
	     uart_buf_len = sprintf(uart_buf, "SX1280 RX bit rate test\r\n");
 80012be:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012c2:	4920      	ldr	r1, [pc, #128]	; (8001344 <main+0x330>)
 80012c4:	4618      	mov	r0, r3
 80012c6:	f003 fd4f 	bl	8004d68 <siprintf>
 80012ca:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
	     HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 80012ce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80012d8:	2364      	movs	r3, #100	; 0x64
 80012da:	481b      	ldr	r0, [pc, #108]	; (8001348 <main+0x334>)
 80012dc:	f002 fca7 	bl	8003c2e <HAL_UART_Transmit>
	     while (1)
	     {
	  	      // WriteBuffer(offset, *data)
	  	      *(uint32_t*)tx = 0x1A | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80012e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012e4:	221a      	movs	r2, #26
 80012e6:	601a      	str	r2, [r3, #0]
	  	      *(uint32_t*)(tx+4) = 0x00000000;
 80012e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012ec:	3304      	adds	r3, #4
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
	  	      SPI1_TRANSCEIVER(tx, rx, 8);
 80012f2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80012f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012fa:	2208      	movs	r2, #8
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe67 	bl	8000fd0 <SPI1_TRANSCEIVER>
	  	      // SetRx(periodBase, periodBaseCount[15:8], periodBaseCount[7:0])
	    	     *(uint32_t*)tx = 0x82 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 8001302:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001306:	2282      	movs	r2, #130	; 0x82
 8001308:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 4);
 800130a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800130e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001312:	2204      	movs	r2, #4
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fe5b 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	     // WaitIrq
	    	     while(1)
	    	     {
	    	  	   *(uint32_t*)tx = 0x15 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 800131a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800131e:	2215      	movs	r2, #21
 8001320:	601a      	str	r2, [r3, #0]
	    	  	   SPI1_TRANSCEIVER(tx, rx, 4);
 8001322:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001326:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800132a:	2204      	movs	r2, #4
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fe4f 	bl	8000fd0 <SPI1_TRANSCEIVER>
	    	  	   if(rx[3] & 0x02) break;
 8001332:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	2b00      	cmp	r3, #0
 800133c:	d116      	bne.n	800136c <main+0x358>
	    	  	   *(uint32_t*)tx = 0x15 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 800133e:	e7ec      	b.n	800131a <main+0x306>
 8001340:	20000248 	.word	0x20000248
 8001344:	08007038 	.word	0x08007038
 8001348:	20000290 	.word	0x20000290
 800134c:	40020800 	.word	0x40020800
 8001350:	08007054 	.word	0x08007054
 8001354:	899db886 	.word	0x899db886
 8001358:	0118708b 	.word	0x0118708b
 800135c:	08800c8c 	.word	0x08800c8c
 8001360:	0023408d 	.word	0x0023408d
 8001364:	40020001 	.word	0x40020001
 8001368:	00ffff97 	.word	0x00ffff97
	    	  	   if(rx[3] & 0x02) break;
 800136c:	bf00      	nop
	    	     }



	    	     // GetPacketStatus()
	    	     *(uint32_t*)tx = 0x1D | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 800136e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001372:	221d      	movs	r2, #29
 8001374:	601a      	str	r2, [r3, #0]
	    	     *(uint32_t*)(tx+4) = 0x00 | 0x00 << 8 | 0x00 << 16;
 8001376:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800137a:	3304      	adds	r3, #4
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 7);
 8001380:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001384:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001388:	2207      	movs	r2, #7
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe20 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	     // ClrIrqStatus(irqMask)
	    	     *(uint32_t*)tx = 0x97 | 0xFF << 8 | 0xFF << 16;
 8001390:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001394:	4a77      	ldr	r2, [pc, #476]	; (8001574 <main+0x560>)
 8001396:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 3);
 8001398:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800139c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013a0:	2203      	movs	r2, #3
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fe14 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	    *(uint32_t*)tx = 0x15 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80013a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013ac:	2215      	movs	r2, #21
 80013ae:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 4);
 80013b0:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80013b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013b8:	2204      	movs	r2, #4
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fe08 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	     // GetRxBufferStatus()
	    	     *(uint32_t*)tx = 0x17 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80013c0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013c4:	2217      	movs	r2, #23
 80013c6:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 4);
 80013c8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80013cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013d0:	2204      	movs	r2, #4
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff fdfc 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	     // ReadBuffer(offset, payloadLengthRx)
	    	     *(uint32_t*)tx = 0x1B | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80013d8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013dc:	221b      	movs	r2, #27
 80013de:	601a      	str	r2, [r3, #0]
	    	     *(uint32_t*)(tx+4) = 0x00 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80013e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013e4:	3304      	adds	r3, #4
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
	    	     *(uint32_t*)(tx+8) = 0x00 | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 80013ea:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013ee:	3308      	adds	r3, #8
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
	    	     SPI1_TRANSCEIVER(tx, rx, 11);
 80013f4:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80013f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013fc:	220b      	movs	r2, #11
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fde6 	bl	8000fd0 <SPI1_TRANSCEIVER>

	    	     uart_buf_len = sprintf(uart_buf, "RX: %d %d\r\n", *(uint32_t*)(rx+3), *(uint32_t*)(rx+7));
 8001404:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001408:	3303      	adds	r3, #3
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001410:	3307      	adds	r3, #7
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8001418:	4957      	ldr	r1, [pc, #348]	; (8001578 <main+0x564>)
 800141a:	f003 fca5 	bl	8004d68 <siprintf>
 800141e:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
	    	     HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001422:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001426:	b29a      	uxth	r2, r3
 8001428:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800142c:	2364      	movs	r3, #100	; 0x64
 800142e:	4853      	ldr	r0, [pc, #332]	; (800157c <main+0x568>)
 8001430:	f002 fbfd 	bl	8003c2e <HAL_UART_Transmit>

	    		 received = *(int*) (rx+3);
 8001434:	f8d7 306b 	ldr.w	r3, [r7, #107]	; 0x6b
 8001438:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	  //  		 uart_buf_len = sprintf(uart_buf, "received: %05d\r\n", received);
	  //  		 HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);

	    	     // FrequencyError[Hz]
	    		 if(received < 100 && received >= 0) // valid
 800143c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001440:	2b63      	cmp	r3, #99	; 0x63
 8001442:	f73f af4d 	bgt.w	80012e0 <main+0x2cc>
 8001446:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800144a:	2b00      	cmp	r3, #0
 800144c:	f6ff af48 	blt.w	80012e0 <main+0x2cc>
	    		 {
	    			if(pre_get > received)
 8001450:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8001454:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001458:	429a      	cmp	r2, r3
 800145a:	dd7c      	ble.n	8001556 <main+0x542>
	    			{
	    				time_temp = HAL_GetTick() - time_temp;
 800145c:	f000 fcc2 	bl	8001de4 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	    				sum = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
	    				for(int i = 0; i < 100; i++)
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001478:	e013      	b.n	80014a2 <main+0x48e>
	    				{
	    					if(received_arr[i] == 1)
 800147a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800147e:	f5a3 7282 	sub.w	r2, r3, #260	; 0x104
 8001482:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001486:	4413      	add	r3, r2
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d104      	bne.n	8001498 <main+0x484>
	    					{
	    						sum ++;
 800148e:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 8001492:	3301      	adds	r3, #1
 8001494:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
	    				for(int i = 0; i < 100; i++)
 8001498:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800149c:	3301      	adds	r3, #1
 800149e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80014a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80014a6:	2b63      	cmp	r3, #99	; 0x63
 80014a8:	dde7      	ble.n	800147a <main+0x466>
	    					}
	    				}
	    				bps = sum*8*8*1000./time_temp;
 80014aa:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 80014ae:	019b      	lsls	r3, r3, #6
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff f857 	bl	8000564 <__aeabi_i2d>
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b31      	ldr	r3, [pc, #196]	; (8001580 <main+0x56c>)
 80014bc:	f7ff f8bc 	bl	8000638 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4614      	mov	r4, r2
 80014c6:	461d      	mov	r5, r3
 80014c8:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 80014cc:	f7ff f84a 	bl	8000564 <__aeabi_i2d>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4620      	mov	r0, r4
 80014d6:	4629      	mov	r1, r5
 80014d8:	f7ff f9d8 	bl	800088c <__aeabi_ddiv>
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	4610      	mov	r0, r2
 80014e2:	4619      	mov	r1, r3
 80014e4:	f7ff fb80 	bl	8000be8 <__aeabi_d2f>
 80014e8:	4603      	mov	r3, r0
 80014ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	    				uart_buf_len = sprintf(uart_buf, "Bit Rate: %15.5f bps, sum: %03d\r\n", bps, sum);
 80014ee:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 80014f2:	f7ff f849 	bl	8000588 <__aeabi_f2d>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	f897 10ff 	ldrb.w	r1, [r7, #255]	; 0xff
 80014fe:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8001502:	9100      	str	r1, [sp, #0]
 8001504:	491f      	ldr	r1, [pc, #124]	; (8001584 <main+0x570>)
 8001506:	f003 fc2f 	bl	8004d68 <siprintf>
 800150a:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
	    				HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 800150e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001512:	b29a      	uxth	r2, r3
 8001514:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001518:	2364      	movs	r3, #100	; 0x64
 800151a:	4818      	ldr	r0, [pc, #96]	; (800157c <main+0x568>)
 800151c:	f002 fb87 	bl	8003c2e <HAL_UART_Transmit>

	    				// end
	  				for(int i = 0; i < 100; i++)
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001526:	e00d      	b.n	8001544 <main+0x530>
	  				{
	  					received_arr[i] = 0;
 8001528:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800152c:	f5a3 7282 	sub.w	r2, r3, #260	; 0x104
 8001530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001534:	4413      	add	r3, r2
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
	  				for(int i = 0; i < 100; i++)
 800153a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800153e:	3301      	adds	r3, #1
 8001540:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001548:	2b63      	cmp	r3, #99	; 0x63
 800154a:	dded      	ble.n	8001528 <main+0x514>
	  				}
	  				time_temp = HAL_GetTick();
 800154c:	f000 fc4a 	bl	8001de4 <HAL_GetTick>
 8001550:	4603      	mov	r3, r0
 8001552:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	    			}
	    			pre_get = received;
 8001556:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800155a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	    			received_arr[received] = 1;
 800155e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001562:	f5a3 7282 	sub.w	r2, r3, #260	; 0x104
 8001566:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800156a:	4413      	add	r3, r2
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
	  	      *(uint32_t*)tx = 0x1A | 0x00 << 8 | 0x00 << 16 | 0x00 << 24;
 8001570:	e6b6      	b.n	80012e0 <main+0x2cc>
 8001572:	bf00      	nop
 8001574:	00ffff97 	.word	0x00ffff97
 8001578:	0800706c 	.word	0x0800706c
 800157c:	20000290 	.word	0x20000290
 8001580:	408f4000 	.word	0x408f4000
 8001584:	08007078 	.word	0x08007078

08001588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b094      	sub	sp, #80	; 0x50
 800158c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	2234      	movs	r2, #52	; 0x34
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f003 fc49 	bl	8004e2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800159c:	f107 0308 	add.w	r3, r7, #8
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	4b2a      	ldr	r3, [pc, #168]	; (800165c <SystemClock_Config+0xd4>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b4:	4a29      	ldr	r2, [pc, #164]	; (800165c <SystemClock_Config+0xd4>)
 80015b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ba:	6413      	str	r3, [r2, #64]	; 0x40
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <SystemClock_Config+0xd4>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	4b24      	ldr	r3, [pc, #144]	; (8001660 <SystemClock_Config+0xd8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015d4:	4a22      	ldr	r2, [pc, #136]	; (8001660 <SystemClock_Config+0xd8>)
 80015d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015da:	6013      	str	r3, [r2, #0]
 80015dc:	4b20      	ldr	r3, [pc, #128]	; (8001660 <SystemClock_Config+0xd8>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015e8:	2302      	movs	r3, #2
 80015ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ec:	2301      	movs	r3, #1
 80015ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015f0:	2310      	movs	r3, #16
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015f4:	2302      	movs	r3, #2
 80015f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015f8:	2300      	movs	r3, #0
 80015fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015fc:	2310      	movs	r3, #16
 80015fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001600:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001604:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001606:	2304      	movs	r3, #4
 8001608:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800160a:	2302      	movs	r3, #2
 800160c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800160e:	2302      	movs	r3, #2
 8001610:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001612:	f107 031c 	add.w	r3, r7, #28
 8001616:	4618      	mov	r0, r3
 8001618:	f001 f9f2 	bl	8002a00 <HAL_RCC_OscConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001622:	f000 f96d 	bl	8001900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001626:	230f      	movs	r3, #15
 8001628:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162a:	2302      	movs	r3, #2
 800162c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001632:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001636:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001638:	2300      	movs	r3, #0
 800163a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800163c:	f107 0308 	add.w	r3, r7, #8
 8001640:	2102      	movs	r1, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fe92 	bl	800236c <HAL_RCC_ClockConfig>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800164e:	f000 f957 	bl	8001900 <Error_Handler>
  }
}
 8001652:	bf00      	nop
 8001654:	3750      	adds	r7, #80	; 0x50
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40023800 	.word	0x40023800
 8001660:	40007000 	.word	0x40007000

08001664 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_SPI1_Init+0x64>)
 800166a:	4a18      	ldr	r2, [pc, #96]	; (80016cc <MX_SPI1_Init+0x68>)
 800166c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800166e:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <MX_SPI1_Init+0x64>)
 8001670:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001674:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001676:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <MX_SPI1_Init+0x64>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <MX_SPI1_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001682:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_SPI1_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001688:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <MX_SPI1_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <MX_SPI1_Init+0x64>)
 8001690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001694:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <MX_SPI1_Init+0x64>)
 8001698:	2218      	movs	r2, #24
 800169a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <MX_SPI1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_SPI1_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a8:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <MX_SPI1_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_SPI1_Init+0x64>)
 80016b0:	220a      	movs	r2, #10
 80016b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <MX_SPI1_Init+0x64>)
 80016b6:	f001 fc41 	bl	8002f3c <HAL_SPI_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016c0:	f000 f91e 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200001f0 	.word	0x200001f0
 80016cc:	40013000 	.word	0x40013000

080016d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e4:	463b      	mov	r3, r7
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016ec:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <MX_TIM1_Init+0x98>)
 80016ee:	4a1f      	ldr	r2, [pc, #124]	; (800176c <MX_TIM1_Init+0x9c>)
 80016f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016f2:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <MX_TIM1_Init+0x98>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	; (8001768 <MX_TIM1_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016fe:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <MX_TIM1_Init+0x98>)
 8001700:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001704:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <MX_TIM1_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800170c:	4b16      	ldr	r3, [pc, #88]	; (8001768 <MX_TIM1_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <MX_TIM1_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001718:	4813      	ldr	r0, [pc, #76]	; (8001768 <MX_TIM1_Init+0x98>)
 800171a:	f001 ff05 	bl	8003528 <HAL_TIM_Base_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001724:	f000 f8ec 	bl	8001900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001728:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800172c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800172e:	f107 0308 	add.w	r3, r7, #8
 8001732:	4619      	mov	r1, r3
 8001734:	480c      	ldr	r0, [pc, #48]	; (8001768 <MX_TIM1_Init+0x98>)
 8001736:	f001 ffaf 	bl	8003698 <HAL_TIM_ConfigClockSource>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001740:	f000 f8de 	bl	8001900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001744:	2300      	movs	r3, #0
 8001746:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800174c:	463b      	mov	r3, r7
 800174e:	4619      	mov	r1, r3
 8001750:	4805      	ldr	r0, [pc, #20]	; (8001768 <MX_TIM1_Init+0x98>)
 8001752:	f002 f9a3 	bl	8003a9c <HAL_TIMEx_MasterConfigSynchronization>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800175c:	f000 f8d0 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001760:	bf00      	nop
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000248 	.word	0x20000248
 800176c:	40010000 	.word	0x40010000

08001770 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <MX_USART2_UART_Init+0x50>)
 8001778:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 800177c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001780:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_USART2_UART_Init+0x4c>)
 80017a8:	f002 f9f4 	bl	8003b94 <HAL_UART_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017b2:	f000 f8a5 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000290 	.word	0x20000290
 80017c0:	40004400 	.word	0x40004400

080017c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b44      	ldr	r3, [pc, #272]	; (80018f0 <MX_GPIO_Init+0x12c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a43      	ldr	r2, [pc, #268]	; (80018f0 <MX_GPIO_Init+0x12c>)
 80017e4:	f043 0304 	orr.w	r3, r3, #4
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <MX_GPIO_Init+0x12c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <MX_GPIO_Init+0x12c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a3c      	ldr	r2, [pc, #240]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	4b36      	ldr	r3, [pc, #216]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a35      	ldr	r2, [pc, #212]	; (80018f0 <MX_GPIO_Init+0x12c>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b33      	ldr	r3, [pc, #204]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a2e      	ldr	r2, [pc, #184]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b2c      	ldr	r3, [pc, #176]	; (80018f0 <MX_GPIO_Init+0x12c>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, GPIO_PIN_SET);
 800184a:	2201      	movs	r2, #1
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	4829      	ldr	r0, [pc, #164]	; (80018f4 <MX_GPIO_Init+0x130>)
 8001850:	f000 fd72 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_SET);
 8001854:	2201      	movs	r2, #1
 8001856:	2140      	movs	r1, #64	; 0x40
 8001858:	4827      	ldr	r0, [pc, #156]	; (80018f8 <MX_GPIO_Init+0x134>)
 800185a:	f000 fd6d 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800185e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001864:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800186e:	f107 0314 	add.w	r3, r7, #20
 8001872:	4619      	mov	r1, r3
 8001874:	481f      	ldr	r0, [pc, #124]	; (80018f4 <MX_GPIO_Init+0x130>)
 8001876:	f000 fbcb 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX1280_RST_Pin */
  GPIO_InitStruct.Pin = SX1280_RST_Pin;
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SX1280_RST_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	4818      	ldr	r0, [pc, #96]	; (80018f4 <MX_GPIO_Init+0x130>)
 8001892:	f000 fbbd 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800189a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800189c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4813      	ldr	r0, [pc, #76]	; (80018fc <MX_GPIO_Init+0x138>)
 80018ae:	f000 fbaf 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX1280_BUSY_Pin */
  GPIO_InitStruct.Pin = SX1280_BUSY_Pin;
 80018b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018bc:	2302      	movs	r3, #2
 80018be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SX1280_BUSY_GPIO_Port, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	480d      	ldr	r0, [pc, #52]	; (80018fc <MX_GPIO_Init+0x138>)
 80018c8:	f000 fba2 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX1280_NSS_Pin */
  GPIO_InitStruct.Pin = SX1280_NSS_Pin;
 80018cc:	2340      	movs	r3, #64	; 0x40
 80018ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SX1280_NSS_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4805      	ldr	r0, [pc, #20]	; (80018f8 <MX_GPIO_Init+0x134>)
 80018e4:	f000 fb94 	bl	8002010 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	; 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020800 	.word	0x40020800
 80018f8:	40020400 	.word	0x40020400
 80018fc:	40020000 	.word	0x40020000

08001900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001904:	b672      	cpsid	i
}
 8001906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001908:	e7fe      	b.n	8001908 <Error_Handler+0x8>
	...

0800190c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <HAL_MspInit+0x4c>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191a:	4a0f      	ldr	r2, [pc, #60]	; (8001958 <HAL_MspInit+0x4c>)
 800191c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001920:	6453      	str	r3, [r2, #68]	; 0x44
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <HAL_MspInit+0x4c>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	4a08      	ldr	r2, [pc, #32]	; (8001958 <HAL_MspInit+0x4c>)
 8001938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800193c:	6413      	str	r3, [r2, #64]	; 0x40
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001946:	603b      	str	r3, [r7, #0]
 8001948:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800194a:	2007      	movs	r0, #7
 800194c:	f000 fb2c 	bl	8001fa8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	; 0x28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a19      	ldr	r2, [pc, #100]	; (80019e0 <HAL_SPI_MspInit+0x84>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d12b      	bne.n	80019d6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 8001988:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800198c:	6453      	str	r3, [r2, #68]	; 0x44
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a10      	ldr	r2, [pc, #64]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <HAL_SPI_MspInit+0x88>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80019b6:	23e0      	movs	r3, #224	; 0xe0
 80019b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019be:	2302      	movs	r3, #2
 80019c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019c6:	2305      	movs	r3, #5
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	4805      	ldr	r0, [pc, #20]	; (80019e8 <HAL_SPI_MspInit+0x8c>)
 80019d2:	f000 fb1d 	bl	8002010 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40013000 	.word	0x40013000
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020000 	.word	0x40020000

080019ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0b      	ldr	r2, [pc, #44]	; (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d10d      	bne.n	8001a1a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <HAL_TIM_Base_MspInit+0x40>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <HAL_TIM_Base_MspInit+0x40>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <HAL_TIM_Base_MspInit+0x40>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40010000 	.word	0x40010000
 8001a2c:	40023800 	.word	0x40023800

08001a30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a19      	ldr	r2, [pc, #100]	; (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d12b      	bne.n	8001aaa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	4a17      	ldr	r2, [pc, #92]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a60:	6413      	str	r3, [r2, #64]	; 0x40
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	4a10      	ldr	r2, [pc, #64]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <HAL_UART_MspInit+0x88>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a8a:	230c      	movs	r3, #12
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a96:	2303      	movs	r3, #3
 8001a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a9a:	2307      	movs	r3, #7
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9e:	f107 0314 	add.w	r3, r7, #20
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4805      	ldr	r0, [pc, #20]	; (8001abc <HAL_UART_MspInit+0x8c>)
 8001aa6:	f000 fab3 	bl	8002010 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40004400 	.word	0x40004400
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0c:	f000 f956 	bl	8001dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return 1;
 8001b18:	2301      	movs	r3, #1
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <_kill>:

int _kill(int pid, int sig)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b2e:	f003 f9d1 	bl	8004ed4 <__errno>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2216      	movs	r2, #22
 8001b36:	601a      	str	r2, [r3, #0]
  return -1;
 8001b38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_exit>:

void _exit (int status)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ffe7 	bl	8001b24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b56:	e7fe      	b.n	8001b56 <_exit+0x12>

08001b58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	e00a      	b.n	8001b80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b6a:	f3af 8000 	nop.w
 8001b6e:	4601      	mov	r1, r0
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	b2ca      	uxtb	r2, r1
 8001b78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	dbf0      	blt.n	8001b6a <_read+0x12>
  }

  return len;
 8001b88:	687b      	ldr	r3, [r7, #4]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3718      	adds	r7, #24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b086      	sub	sp, #24
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	60f8      	str	r0, [r7, #12]
 8001b9a:	60b9      	str	r1, [r7, #8]
 8001b9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	617b      	str	r3, [r7, #20]
 8001ba2:	e009      	b.n	8001bb8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	60ba      	str	r2, [r7, #8]
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	617b      	str	r3, [r7, #20]
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	dbf1      	blt.n	8001ba4 <_write+0x12>
  }
  return len;
 8001bc0:	687b      	ldr	r3, [r7, #4]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <_close>:

int _close(int file)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr

08001be2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
 8001bea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bf2:	605a      	str	r2, [r3, #4]
  return 0;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <_isatty>:

int _isatty(int file)
{
 8001c02:	b480      	push	{r7}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c0a:	2301      	movs	r3, #1
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
	...

08001c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c3c:	4a14      	ldr	r2, [pc, #80]	; (8001c90 <_sbrk+0x5c>)
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <_sbrk+0x60>)
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c48:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d102      	bne.n	8001c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c50:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <_sbrk+0x64>)
 8001c52:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <_sbrk+0x68>)
 8001c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c56:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <_sbrk+0x64>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d207      	bcs.n	8001c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c64:	f003 f936 	bl	8004ed4 <__errno>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c72:	e009      	b.n	8001c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c7a:	4b07      	ldr	r3, [pc, #28]	; (8001c98 <_sbrk+0x64>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	4a05      	ldr	r2, [pc, #20]	; (8001c98 <_sbrk+0x64>)
 8001c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c86:	68fb      	ldr	r3, [r7, #12]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20020000 	.word	0x20020000
 8001c94:	00000400 	.word	0x00000400
 8001c98:	200002d4 	.word	0x200002d4
 8001c9c:	20000428 	.word	0x20000428

08001ca0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca4:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <SystemInit+0x20>)
 8001ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001caa:	4a05      	ldr	r2, [pc, #20]	; (8001cc0 <SystemInit+0x20>)
 8001cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc8:	480d      	ldr	r0, [pc, #52]	; (8001d00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cca:	490e      	ldr	r1, [pc, #56]	; (8001d04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ccc:	4a0e      	ldr	r2, [pc, #56]	; (8001d08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd0:	e002      	b.n	8001cd8 <LoopCopyDataInit>

08001cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd6:	3304      	adds	r3, #4

08001cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cdc:	d3f9      	bcc.n	8001cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cde:	4a0b      	ldr	r2, [pc, #44]	; (8001d0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ce0:	4c0b      	ldr	r4, [pc, #44]	; (8001d10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce4:	e001      	b.n	8001cea <LoopFillZerobss>

08001ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce8:	3204      	adds	r2, #4

08001cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cec:	d3fb      	bcc.n	8001ce6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cee:	f7ff ffd7 	bl	8001ca0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cf2:	f003 f8f5 	bl	8004ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cf6:	f7ff f98d 	bl	8001014 <main>
  bx  lr    
 8001cfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d04:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d08:	08007434 	.word	0x08007434
  ldr r2, =_sbss
 8001d0c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d10:	20000428 	.word	0x20000428

08001d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d14:	e7fe      	b.n	8001d14 <ADC_IRQHandler>
	...

08001d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d1c:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <HAL_Init+0x40>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <HAL_Init+0x40>)
 8001d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d28:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <HAL_Init+0x40>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <HAL_Init+0x40>)
 8001d2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <HAL_Init+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a07      	ldr	r2, [pc, #28]	; (8001d58 <HAL_Init+0x40>)
 8001d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f000 f931 	bl	8001fa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d46:	2000      	movs	r0, #0
 8001d48:	f000 f808 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4c:	f7ff fdde 	bl	800190c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023c00 	.word	0x40023c00

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_InitTick+0x54>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_InitTick+0x58>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 f93b 	bl	8001ff6 <HAL_SYSTICK_Config>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00e      	b.n	8001da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b0f      	cmp	r3, #15
 8001d8e:	d80a      	bhi.n	8001da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d90:	2200      	movs	r2, #0
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f000 f911 	bl	8001fbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d9c:	4a06      	ldr	r2, [pc, #24]	; (8001db8 <HAL_InitTick+0x5c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e000      	b.n	8001da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000000 	.word	0x20000000
 8001db4:	20000008 	.word	0x20000008
 8001db8:	20000004 	.word	0x20000004

08001dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc0:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_IncTick+0x20>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <HAL_IncTick+0x24>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <HAL_IncTick+0x24>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	20000008 	.word	0x20000008
 8001de0:	200002d8 	.word	0x200002d8

08001de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return uwTick;
 8001de8:	4b03      	ldr	r3, [pc, #12]	; (8001df8 <HAL_GetTick+0x14>)
 8001dea:	681b      	ldr	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	200002d8 	.word	0x200002d8

08001dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e04:	f7ff ffee 	bl	8001de4 <HAL_GetTick>
 8001e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e14:	d005      	beq.n	8001e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <HAL_Delay+0x44>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4413      	add	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e22:	bf00      	nop
 8001e24:	f7ff ffde 	bl	8001de4 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d8f7      	bhi.n	8001e24 <HAL_Delay+0x28>
  {
  }
}
 8001e34:	bf00      	nop
 8001e36:	bf00      	nop
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000008 	.word	0x20000008

08001e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e76:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	60d3      	str	r3, [r2, #12]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	6039      	str	r1, [r7, #0]
 8001eb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	db0a      	blt.n	8001ed2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	490c      	ldr	r1, [pc, #48]	; (8001ef4 <__NVIC_SetPriority+0x4c>)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	0112      	lsls	r2, r2, #4
 8001ec8:	b2d2      	uxtb	r2, r2
 8001eca:	440b      	add	r3, r1
 8001ecc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ed0:	e00a      	b.n	8001ee8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	4908      	ldr	r1, [pc, #32]	; (8001ef8 <__NVIC_SetPriority+0x50>)
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	3b04      	subs	r3, #4
 8001ee0:	0112      	lsls	r2, r2, #4
 8001ee2:	b2d2      	uxtb	r2, r2
 8001ee4:	440b      	add	r3, r1
 8001ee6:	761a      	strb	r2, [r3, #24]
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	e000e100 	.word	0xe000e100
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b089      	sub	sp, #36	; 0x24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	f1c3 0307 	rsb	r3, r3, #7
 8001f16:	2b04      	cmp	r3, #4
 8001f18:	bf28      	it	cs
 8001f1a:	2304      	movcs	r3, #4
 8001f1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	3304      	adds	r3, #4
 8001f22:	2b06      	cmp	r3, #6
 8001f24:	d902      	bls.n	8001f2c <NVIC_EncodePriority+0x30>
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	3b03      	subs	r3, #3
 8001f2a:	e000      	b.n	8001f2e <NVIC_EncodePriority+0x32>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f30:	f04f 32ff 	mov.w	r2, #4294967295
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43da      	mvns	r2, r3
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	401a      	ands	r2, r3
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f44:	f04f 31ff 	mov.w	r1, #4294967295
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4e:	43d9      	mvns	r1, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f54:	4313      	orrs	r3, r2
         );
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3724      	adds	r7, #36	; 0x24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f74:	d301      	bcc.n	8001f7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00f      	b.n	8001f9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <SysTick_Config+0x40>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f82:	210f      	movs	r1, #15
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	f7ff ff8e 	bl	8001ea8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <SysTick_Config+0x40>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f92:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <SysTick_Config+0x40>)
 8001f94:	2207      	movs	r2, #7
 8001f96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	e000e010 	.word	0xe000e010

08001fa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff ff47 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b086      	sub	sp, #24
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
 8001fca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd0:	f7ff ff5c 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8001fd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68b9      	ldr	r1, [r7, #8]
 8001fda:	6978      	ldr	r0, [r7, #20]
 8001fdc:	f7ff ff8e 	bl	8001efc <NVIC_EncodePriority>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff ff5d 	bl	8001ea8 <__NVIC_SetPriority>
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ffb0 	bl	8001f64 <SysTick_Config>
 8002004:	4603      	mov	r3, r0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002010:	b480      	push	{r7}
 8002012:	b089      	sub	sp, #36	; 0x24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	e165      	b.n	80022f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800202c:	2201      	movs	r2, #1
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	429a      	cmp	r2, r3
 8002046:	f040 8154 	bne.w	80022f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 0303 	and.w	r3, r3, #3
 8002052:	2b01      	cmp	r3, #1
 8002054:	d005      	beq.n	8002062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205e:	2b02      	cmp	r3, #2
 8002060:	d130      	bne.n	80020c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	2203      	movs	r2, #3
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002098:	2201      	movs	r2, #1
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	091b      	lsrs	r3, r3, #4
 80020ae:	f003 0201 	and.w	r2, r3, #1
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 0303 	and.w	r3, r3, #3
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	d017      	beq.n	8002100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d123      	bne.n	8002154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	08da      	lsrs	r2, r3, #3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3208      	adds	r2, #8
 8002114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	220f      	movs	r2, #15
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	08da      	lsrs	r2, r3, #3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3208      	adds	r2, #8
 800214e:	69b9      	ldr	r1, [r7, #24]
 8002150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	2203      	movs	r2, #3
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0203 	and.w	r2, r3, #3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80ae 	beq.w	80022f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	4b5d      	ldr	r3, [pc, #372]	; (8002310 <HAL_GPIO_Init+0x300>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	4a5c      	ldr	r2, [pc, #368]	; (8002310 <HAL_GPIO_Init+0x300>)
 80021a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a4:	6453      	str	r3, [r2, #68]	; 0x44
 80021a6:	4b5a      	ldr	r3, [pc, #360]	; (8002310 <HAL_GPIO_Init+0x300>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021b2:	4a58      	ldr	r2, [pc, #352]	; (8002314 <HAL_GPIO_Init+0x304>)
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	3302      	adds	r3, #2
 80021ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	220f      	movs	r2, #15
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4013      	ands	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a4f      	ldr	r2, [pc, #316]	; (8002318 <HAL_GPIO_Init+0x308>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d025      	beq.n	800222a <HAL_GPIO_Init+0x21a>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a4e      	ldr	r2, [pc, #312]	; (800231c <HAL_GPIO_Init+0x30c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d01f      	beq.n	8002226 <HAL_GPIO_Init+0x216>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4d      	ldr	r2, [pc, #308]	; (8002320 <HAL_GPIO_Init+0x310>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d019      	beq.n	8002222 <HAL_GPIO_Init+0x212>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4c      	ldr	r2, [pc, #304]	; (8002324 <HAL_GPIO_Init+0x314>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d013      	beq.n	800221e <HAL_GPIO_Init+0x20e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4b      	ldr	r2, [pc, #300]	; (8002328 <HAL_GPIO_Init+0x318>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d00d      	beq.n	800221a <HAL_GPIO_Init+0x20a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4a      	ldr	r2, [pc, #296]	; (800232c <HAL_GPIO_Init+0x31c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d007      	beq.n	8002216 <HAL_GPIO_Init+0x206>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a49      	ldr	r2, [pc, #292]	; (8002330 <HAL_GPIO_Init+0x320>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d101      	bne.n	8002212 <HAL_GPIO_Init+0x202>
 800220e:	2306      	movs	r3, #6
 8002210:	e00c      	b.n	800222c <HAL_GPIO_Init+0x21c>
 8002212:	2307      	movs	r3, #7
 8002214:	e00a      	b.n	800222c <HAL_GPIO_Init+0x21c>
 8002216:	2305      	movs	r3, #5
 8002218:	e008      	b.n	800222c <HAL_GPIO_Init+0x21c>
 800221a:	2304      	movs	r3, #4
 800221c:	e006      	b.n	800222c <HAL_GPIO_Init+0x21c>
 800221e:	2303      	movs	r3, #3
 8002220:	e004      	b.n	800222c <HAL_GPIO_Init+0x21c>
 8002222:	2302      	movs	r3, #2
 8002224:	e002      	b.n	800222c <HAL_GPIO_Init+0x21c>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <HAL_GPIO_Init+0x21c>
 800222a:	2300      	movs	r3, #0
 800222c:	69fa      	ldr	r2, [r7, #28]
 800222e:	f002 0203 	and.w	r2, r2, #3
 8002232:	0092      	lsls	r2, r2, #2
 8002234:	4093      	lsls	r3, r2
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800223c:	4935      	ldr	r1, [pc, #212]	; (8002314 <HAL_GPIO_Init+0x304>)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	089b      	lsrs	r3, r3, #2
 8002242:	3302      	adds	r3, #2
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800224a:	4b3a      	ldr	r3, [pc, #232]	; (8002334 <HAL_GPIO_Init+0x324>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	43db      	mvns	r3, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4013      	ands	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800226e:	4a31      	ldr	r2, [pc, #196]	; (8002334 <HAL_GPIO_Init+0x324>)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002274:	4b2f      	ldr	r3, [pc, #188]	; (8002334 <HAL_GPIO_Init+0x324>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	43db      	mvns	r3, r3
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4013      	ands	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002298:	4a26      	ldr	r2, [pc, #152]	; (8002334 <HAL_GPIO_Init+0x324>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <HAL_GPIO_Init+0x324>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022c2:	4a1c      	ldr	r2, [pc, #112]	; (8002334 <HAL_GPIO_Init+0x324>)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022c8:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_GPIO_Init+0x324>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022ec:	4a11      	ldr	r2, [pc, #68]	; (8002334 <HAL_GPIO_Init+0x324>)
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3301      	adds	r3, #1
 80022f6:	61fb      	str	r3, [r7, #28]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	2b0f      	cmp	r3, #15
 80022fc:	f67f ae96 	bls.w	800202c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002300:	bf00      	nop
 8002302:	bf00      	nop
 8002304:	3724      	adds	r7, #36	; 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40023800 	.word	0x40023800
 8002314:	40013800 	.word	0x40013800
 8002318:	40020000 	.word	0x40020000
 800231c:	40020400 	.word	0x40020400
 8002320:	40020800 	.word	0x40020800
 8002324:	40020c00 	.word	0x40020c00
 8002328:	40021000 	.word	0x40021000
 800232c:	40021400 	.word	0x40021400
 8002330:	40021800 	.word	0x40021800
 8002334:	40013c00 	.word	0x40013c00

08002338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]
 8002344:	4613      	mov	r3, r2
 8002346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002348:	787b      	ldrb	r3, [r7, #1]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002354:	e003      	b.n	800235e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	041a      	lsls	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	619a      	str	r2, [r3, #24]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0cc      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b68      	ldr	r3, [pc, #416]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d90c      	bls.n	80023a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b65      	ldr	r3, [pc, #404]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002396:	4b63      	ldr	r3, [pc, #396]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d001      	beq.n	80023a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e0b8      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d020      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d005      	beq.n	80023cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c0:	4b59      	ldr	r3, [pc, #356]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4a58      	ldr	r2, [pc, #352]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0308 	and.w	r3, r3, #8
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d005      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d8:	4b53      	ldr	r3, [pc, #332]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	4a52      	ldr	r2, [pc, #328]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023e4:	4b50      	ldr	r3, [pc, #320]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	494d      	ldr	r1, [pc, #308]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d044      	beq.n	800248c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d107      	bne.n	800241a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	4b47      	ldr	r3, [pc, #284]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d119      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e07f      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2b02      	cmp	r3, #2
 8002420:	d003      	beq.n	800242a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002426:	2b03      	cmp	r3, #3
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b3f      	ldr	r3, [pc, #252]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e06f      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3b      	ldr	r3, [pc, #236]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e067      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b37      	ldr	r3, [pc, #220]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4934      	ldr	r1, [pc, #208]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 8002458:	4313      	orrs	r3, r2
 800245a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800245c:	f7ff fcc2 	bl	8001de4 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7ff fcbe 	bl	8001de4 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e04f      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2b      	ldr	r3, [pc, #172]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b25      	ldr	r3, [pc, #148]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d20c      	bcs.n	80024b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b22      	ldr	r3, [pc, #136]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	b2d2      	uxtb	r2, r2
 80024a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a2:	4b20      	ldr	r3, [pc, #128]	; (8002524 <HAL_RCC_ClockConfig+0x1b8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d001      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e032      	b.n	800251a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d008      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4916      	ldr	r1, [pc, #88]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d009      	beq.n	80024f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024de:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	490e      	ldr	r1, [pc, #56]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024f2:	f000 f855 	bl	80025a0 <HAL_RCC_GetSysClockFreq>
 80024f6:	4602      	mov	r2, r0
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_RCC_ClockConfig+0x1bc>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	091b      	lsrs	r3, r3, #4
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	490a      	ldr	r1, [pc, #40]	; (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002504:	5ccb      	ldrb	r3, [r1, r3]
 8002506:	fa22 f303 	lsr.w	r3, r2, r3
 800250a:	4a09      	ldr	r2, [pc, #36]	; (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <HAL_RCC_ClockConfig+0x1c8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fc22 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40023c00 	.word	0x40023c00
 8002528:	40023800 	.word	0x40023800
 800252c:	0800709c 	.word	0x0800709c
 8002530:	20000000 	.word	0x20000000
 8002534:	20000004 	.word	0x20000004

08002538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <HAL_RCC_GetHCLKFreq+0x14>)
 800253e:	681b      	ldr	r3, [r3, #0]
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	20000000 	.word	0x20000000

08002550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002554:	f7ff fff0 	bl	8002538 <HAL_RCC_GetHCLKFreq>
 8002558:	4602      	mov	r2, r0
 800255a:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	0a9b      	lsrs	r3, r3, #10
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	4903      	ldr	r1, [pc, #12]	; (8002574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002566:	5ccb      	ldrb	r3, [r1, r3]
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800256c:	4618      	mov	r0, r3
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	080070ac 	.word	0x080070ac

08002578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800257c:	f7ff ffdc 	bl	8002538 <HAL_RCC_GetHCLKFreq>
 8002580:	4602      	mov	r2, r0
 8002582:	4b05      	ldr	r3, [pc, #20]	; (8002598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	0b5b      	lsrs	r3, r3, #13
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	4903      	ldr	r1, [pc, #12]	; (800259c <HAL_RCC_GetPCLK2Freq+0x24>)
 800258e:	5ccb      	ldrb	r3, [r1, r3]
 8002590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002594:	4618      	mov	r0, r3
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40023800 	.word	0x40023800
 800259c:	080070ac 	.word	0x080070ac

080025a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025a4:	b0ae      	sub	sp, #184	; 0xb8
 80025a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025c6:	4bcb      	ldr	r3, [pc, #812]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b0c      	cmp	r3, #12
 80025d0:	f200 8206 	bhi.w	80029e0 <HAL_RCC_GetSysClockFreq+0x440>
 80025d4:	a201      	add	r2, pc, #4	; (adr r2, 80025dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80025d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025da:	bf00      	nop
 80025dc:	08002611 	.word	0x08002611
 80025e0:	080029e1 	.word	0x080029e1
 80025e4:	080029e1 	.word	0x080029e1
 80025e8:	080029e1 	.word	0x080029e1
 80025ec:	08002619 	.word	0x08002619
 80025f0:	080029e1 	.word	0x080029e1
 80025f4:	080029e1 	.word	0x080029e1
 80025f8:	080029e1 	.word	0x080029e1
 80025fc:	08002621 	.word	0x08002621
 8002600:	080029e1 	.word	0x080029e1
 8002604:	080029e1 	.word	0x080029e1
 8002608:	080029e1 	.word	0x080029e1
 800260c:	08002811 	.word	0x08002811
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002610:	4bb9      	ldr	r3, [pc, #740]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002612:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002616:	e1e7      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002618:	4bb8      	ldr	r3, [pc, #736]	; (80028fc <HAL_RCC_GetSysClockFreq+0x35c>)
 800261a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800261e:	e1e3      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002620:	4bb4      	ldr	r3, [pc, #720]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002628:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800262c:	4bb1      	ldr	r3, [pc, #708]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d071      	beq.n	800271c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002638:	4bae      	ldr	r3, [pc, #696]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	099b      	lsrs	r3, r3, #6
 800263e:	2200      	movs	r2, #0
 8002640:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002644:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002648:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800264c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002650:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002654:	2300      	movs	r3, #0
 8002656:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800265a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800265e:	4622      	mov	r2, r4
 8002660:	462b      	mov	r3, r5
 8002662:	f04f 0000 	mov.w	r0, #0
 8002666:	f04f 0100 	mov.w	r1, #0
 800266a:	0159      	lsls	r1, r3, #5
 800266c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002670:	0150      	lsls	r0, r2, #5
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	4621      	mov	r1, r4
 8002678:	1a51      	subs	r1, r2, r1
 800267a:	6439      	str	r1, [r7, #64]	; 0x40
 800267c:	4629      	mov	r1, r5
 800267e:	eb63 0301 	sbc.w	r3, r3, r1
 8002682:	647b      	str	r3, [r7, #68]	; 0x44
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002690:	4649      	mov	r1, r9
 8002692:	018b      	lsls	r3, r1, #6
 8002694:	4641      	mov	r1, r8
 8002696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800269a:	4641      	mov	r1, r8
 800269c:	018a      	lsls	r2, r1, #6
 800269e:	4641      	mov	r1, r8
 80026a0:	1a51      	subs	r1, r2, r1
 80026a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80026a4:	4649      	mov	r1, r9
 80026a6:	eb63 0301 	sbc.w	r3, r3, r1
 80026aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80026b8:	4649      	mov	r1, r9
 80026ba:	00cb      	lsls	r3, r1, #3
 80026bc:	4641      	mov	r1, r8
 80026be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026c2:	4641      	mov	r1, r8
 80026c4:	00ca      	lsls	r2, r1, #3
 80026c6:	4610      	mov	r0, r2
 80026c8:	4619      	mov	r1, r3
 80026ca:	4603      	mov	r3, r0
 80026cc:	4622      	mov	r2, r4
 80026ce:	189b      	adds	r3, r3, r2
 80026d0:	633b      	str	r3, [r7, #48]	; 0x30
 80026d2:	462b      	mov	r3, r5
 80026d4:	460a      	mov	r2, r1
 80026d6:	eb42 0303 	adc.w	r3, r2, r3
 80026da:	637b      	str	r3, [r7, #52]	; 0x34
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	f04f 0300 	mov.w	r3, #0
 80026e4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026e8:	4629      	mov	r1, r5
 80026ea:	024b      	lsls	r3, r1, #9
 80026ec:	4621      	mov	r1, r4
 80026ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026f2:	4621      	mov	r1, r4
 80026f4:	024a      	lsls	r2, r1, #9
 80026f6:	4610      	mov	r0, r2
 80026f8:	4619      	mov	r1, r3
 80026fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026fe:	2200      	movs	r2, #0
 8002700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002704:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002708:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800270c:	f7fe fabc 	bl	8000c88 <__aeabi_uldivmod>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4613      	mov	r3, r2
 8002716:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800271a:	e067      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800271c:	4b75      	ldr	r3, [pc, #468]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	099b      	lsrs	r3, r3, #6
 8002722:	2200      	movs	r2, #0
 8002724:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002728:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800272c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002734:	67bb      	str	r3, [r7, #120]	; 0x78
 8002736:	2300      	movs	r3, #0
 8002738:	67fb      	str	r3, [r7, #124]	; 0x7c
 800273a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800273e:	4622      	mov	r2, r4
 8002740:	462b      	mov	r3, r5
 8002742:	f04f 0000 	mov.w	r0, #0
 8002746:	f04f 0100 	mov.w	r1, #0
 800274a:	0159      	lsls	r1, r3, #5
 800274c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002750:	0150      	lsls	r0, r2, #5
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4621      	mov	r1, r4
 8002758:	1a51      	subs	r1, r2, r1
 800275a:	62b9      	str	r1, [r7, #40]	; 0x28
 800275c:	4629      	mov	r1, r5
 800275e:	eb63 0301 	sbc.w	r3, r3, r1
 8002762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002770:	4649      	mov	r1, r9
 8002772:	018b      	lsls	r3, r1, #6
 8002774:	4641      	mov	r1, r8
 8002776:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800277a:	4641      	mov	r1, r8
 800277c:	018a      	lsls	r2, r1, #6
 800277e:	4641      	mov	r1, r8
 8002780:	ebb2 0a01 	subs.w	sl, r2, r1
 8002784:	4649      	mov	r1, r9
 8002786:	eb63 0b01 	sbc.w	fp, r3, r1
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002796:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800279a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800279e:	4692      	mov	sl, r2
 80027a0:	469b      	mov	fp, r3
 80027a2:	4623      	mov	r3, r4
 80027a4:	eb1a 0303 	adds.w	r3, sl, r3
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	462b      	mov	r3, r5
 80027ac:	eb4b 0303 	adc.w	r3, fp, r3
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80027be:	4629      	mov	r1, r5
 80027c0:	028b      	lsls	r3, r1, #10
 80027c2:	4621      	mov	r1, r4
 80027c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027c8:	4621      	mov	r1, r4
 80027ca:	028a      	lsls	r2, r1, #10
 80027cc:	4610      	mov	r0, r2
 80027ce:	4619      	mov	r1, r3
 80027d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027d4:	2200      	movs	r2, #0
 80027d6:	673b      	str	r3, [r7, #112]	; 0x70
 80027d8:	677a      	str	r2, [r7, #116]	; 0x74
 80027da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80027de:	f7fe fa53 	bl	8000c88 <__aeabi_uldivmod>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4613      	mov	r3, r2
 80027e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027ec:	4b41      	ldr	r3, [pc, #260]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	0c1b      	lsrs	r3, r3, #16
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	3301      	adds	r3, #1
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80027fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002802:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002806:	fbb2 f3f3 	udiv	r3, r2, r3
 800280a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800280e:	e0eb      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002810:	4b38      	ldr	r3, [pc, #224]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002818:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800281c:	4b35      	ldr	r3, [pc, #212]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d06b      	beq.n	8002900 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002828:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	099b      	lsrs	r3, r3, #6
 800282e:	2200      	movs	r2, #0
 8002830:	66bb      	str	r3, [r7, #104]	; 0x68
 8002832:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002834:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800283a:	663b      	str	r3, [r7, #96]	; 0x60
 800283c:	2300      	movs	r3, #0
 800283e:	667b      	str	r3, [r7, #100]	; 0x64
 8002840:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002844:	4622      	mov	r2, r4
 8002846:	462b      	mov	r3, r5
 8002848:	f04f 0000 	mov.w	r0, #0
 800284c:	f04f 0100 	mov.w	r1, #0
 8002850:	0159      	lsls	r1, r3, #5
 8002852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002856:	0150      	lsls	r0, r2, #5
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4621      	mov	r1, r4
 800285e:	1a51      	subs	r1, r2, r1
 8002860:	61b9      	str	r1, [r7, #24]
 8002862:	4629      	mov	r1, r5
 8002864:	eb63 0301 	sbc.w	r3, r3, r1
 8002868:	61fb      	str	r3, [r7, #28]
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	f04f 0300 	mov.w	r3, #0
 8002872:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002876:	4659      	mov	r1, fp
 8002878:	018b      	lsls	r3, r1, #6
 800287a:	4651      	mov	r1, sl
 800287c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002880:	4651      	mov	r1, sl
 8002882:	018a      	lsls	r2, r1, #6
 8002884:	4651      	mov	r1, sl
 8002886:	ebb2 0801 	subs.w	r8, r2, r1
 800288a:	4659      	mov	r1, fp
 800288c:	eb63 0901 	sbc.w	r9, r3, r1
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800289c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028a4:	4690      	mov	r8, r2
 80028a6:	4699      	mov	r9, r3
 80028a8:	4623      	mov	r3, r4
 80028aa:	eb18 0303 	adds.w	r3, r8, r3
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	462b      	mov	r3, r5
 80028b2:	eb49 0303 	adc.w	r3, r9, r3
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80028c4:	4629      	mov	r1, r5
 80028c6:	024b      	lsls	r3, r1, #9
 80028c8:	4621      	mov	r1, r4
 80028ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028ce:	4621      	mov	r1, r4
 80028d0:	024a      	lsls	r2, r1, #9
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028da:	2200      	movs	r2, #0
 80028dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80028de:	65fa      	str	r2, [r7, #92]	; 0x5c
 80028e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028e4:	f7fe f9d0 	bl	8000c88 <__aeabi_uldivmod>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4613      	mov	r3, r2
 80028ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80028f2:	e065      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x420>
 80028f4:	40023800 	.word	0x40023800
 80028f8:	00f42400 	.word	0x00f42400
 80028fc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002900:	4b3d      	ldr	r3, [pc, #244]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	099b      	lsrs	r3, r3, #6
 8002906:	2200      	movs	r2, #0
 8002908:	4618      	mov	r0, r3
 800290a:	4611      	mov	r1, r2
 800290c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002910:	653b      	str	r3, [r7, #80]	; 0x50
 8002912:	2300      	movs	r3, #0
 8002914:	657b      	str	r3, [r7, #84]	; 0x54
 8002916:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800291a:	4642      	mov	r2, r8
 800291c:	464b      	mov	r3, r9
 800291e:	f04f 0000 	mov.w	r0, #0
 8002922:	f04f 0100 	mov.w	r1, #0
 8002926:	0159      	lsls	r1, r3, #5
 8002928:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800292c:	0150      	lsls	r0, r2, #5
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4641      	mov	r1, r8
 8002934:	1a51      	subs	r1, r2, r1
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	4649      	mov	r1, r9
 800293a:	eb63 0301 	sbc.w	r3, r3, r1
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800294c:	4659      	mov	r1, fp
 800294e:	018b      	lsls	r3, r1, #6
 8002950:	4651      	mov	r1, sl
 8002952:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002956:	4651      	mov	r1, sl
 8002958:	018a      	lsls	r2, r1, #6
 800295a:	4651      	mov	r1, sl
 800295c:	1a54      	subs	r4, r2, r1
 800295e:	4659      	mov	r1, fp
 8002960:	eb63 0501 	sbc.w	r5, r3, r1
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	00eb      	lsls	r3, r5, #3
 800296e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002972:	00e2      	lsls	r2, r4, #3
 8002974:	4614      	mov	r4, r2
 8002976:	461d      	mov	r5, r3
 8002978:	4643      	mov	r3, r8
 800297a:	18e3      	adds	r3, r4, r3
 800297c:	603b      	str	r3, [r7, #0]
 800297e:	464b      	mov	r3, r9
 8002980:	eb45 0303 	adc.w	r3, r5, r3
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002992:	4629      	mov	r1, r5
 8002994:	028b      	lsls	r3, r1, #10
 8002996:	4621      	mov	r1, r4
 8002998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800299c:	4621      	mov	r1, r4
 800299e:	028a      	lsls	r2, r1, #10
 80029a0:	4610      	mov	r0, r2
 80029a2:	4619      	mov	r1, r3
 80029a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029a8:	2200      	movs	r2, #0
 80029aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80029ac:	64fa      	str	r2, [r7, #76]	; 0x4c
 80029ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029b2:	f7fe f969 	bl	8000c88 <__aeabi_uldivmod>
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	4613      	mov	r3, r2
 80029bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <HAL_RCC_GetSysClockFreq+0x458>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	0f1b      	lsrs	r3, r3, #28
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80029ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029de:	e003      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_RCC_GetSysClockFreq+0x45c>)
 80029e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	37b8      	adds	r7, #184	; 0xb8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029f6:	bf00      	nop
 80029f8:	40023800 	.word	0x40023800
 80029fc:	00f42400 	.word	0x00f42400

08002a00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e28d      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8083 	beq.w	8002b26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a20:	4b94      	ldr	r3, [pc, #592]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d019      	beq.n	8002a60 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a2c:	4b91      	ldr	r3, [pc, #580]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d106      	bne.n	8002a46 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a38:	4b8e      	ldr	r3, [pc, #568]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a44:	d00c      	beq.n	8002a60 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a46:	4b8b      	ldr	r3, [pc, #556]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a4e:	2b0c      	cmp	r3, #12
 8002a50:	d112      	bne.n	8002a78 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a52:	4b88      	ldr	r3, [pc, #544]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a5e:	d10b      	bne.n	8002a78 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a60:	4b84      	ldr	r3, [pc, #528]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d05b      	beq.n	8002b24 <HAL_RCC_OscConfig+0x124>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d157      	bne.n	8002b24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e25a      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a80:	d106      	bne.n	8002a90 <HAL_RCC_OscConfig+0x90>
 8002a82:	4b7c      	ldr	r3, [pc, #496]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a7b      	ldr	r2, [pc, #492]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	e01d      	b.n	8002acc <HAL_RCC_OscConfig+0xcc>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a98:	d10c      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xb4>
 8002a9a:	4b76      	ldr	r3, [pc, #472]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a75      	ldr	r2, [pc, #468]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	4b73      	ldr	r3, [pc, #460]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a72      	ldr	r2, [pc, #456]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e00b      	b.n	8002acc <HAL_RCC_OscConfig+0xcc>
 8002ab4:	4b6f      	ldr	r3, [pc, #444]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a6e      	ldr	r2, [pc, #440]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b6c      	ldr	r3, [pc, #432]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a6b      	ldr	r2, [pc, #428]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d013      	beq.n	8002afc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7ff f986 	bl	8001de4 <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002adc:	f7ff f982 	bl	8001de4 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b64      	cmp	r3, #100	; 0x64
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e21f      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aee:	4b61      	ldr	r3, [pc, #388]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0f0      	beq.n	8002adc <HAL_RCC_OscConfig+0xdc>
 8002afa:	e014      	b.n	8002b26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afc:	f7ff f972 	bl	8001de4 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b04:	f7ff f96e 	bl	8001de4 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b64      	cmp	r3, #100	; 0x64
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e20b      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b16:	4b57      	ldr	r3, [pc, #348]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1f0      	bne.n	8002b04 <HAL_RCC_OscConfig+0x104>
 8002b22:	e000      	b.n	8002b26 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d06f      	beq.n	8002c12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b32:	4b50      	ldr	r3, [pc, #320]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d017      	beq.n	8002b6e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b3e:	4b4d      	ldr	r3, [pc, #308]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b46:	2b08      	cmp	r3, #8
 8002b48:	d105      	bne.n	8002b56 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b4a:	4b4a      	ldr	r3, [pc, #296]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00b      	beq.n	8002b6e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b56:	4b47      	ldr	r3, [pc, #284]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b5e:	2b0c      	cmp	r3, #12
 8002b60:	d11c      	bne.n	8002b9c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b62:	4b44      	ldr	r3, [pc, #272]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d116      	bne.n	8002b9c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b6e:	4b41      	ldr	r3, [pc, #260]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_RCC_OscConfig+0x186>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d001      	beq.n	8002b86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e1d3      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b86:	4b3b      	ldr	r3, [pc, #236]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	4937      	ldr	r1, [pc, #220]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b9a:	e03a      	b.n	8002c12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d020      	beq.n	8002be6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba4:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <HAL_RCC_OscConfig+0x278>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002baa:	f7ff f91b 	bl	8001de4 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bb2:	f7ff f917 	bl	8001de4 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e1b4      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0f0      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd0:	4b28      	ldr	r3, [pc, #160]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	4925      	ldr	r1, [pc, #148]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	600b      	str	r3, [r1, #0]
 8002be4:	e015      	b.n	8002c12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be6:	4b24      	ldr	r3, [pc, #144]	; (8002c78 <HAL_RCC_OscConfig+0x278>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7ff f8fa 	bl	8001de4 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bf4:	f7ff f8f6 	bl	8001de4 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e193      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	4b1b      	ldr	r3, [pc, #108]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f0      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d036      	beq.n	8002c8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d016      	beq.n	8002c54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c26:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <HAL_RCC_OscConfig+0x27c>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2c:	f7ff f8da 	bl	8001de4 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c34:	f7ff f8d6 	bl	8001de4 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e173      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c46:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <HAL_RCC_OscConfig+0x274>)
 8002c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x234>
 8002c52:	e01b      	b.n	8002c8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c54:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <HAL_RCC_OscConfig+0x27c>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5a:	f7ff f8c3 	bl	8001de4 <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c60:	e00e      	b.n	8002c80 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c62:	f7ff f8bf 	bl	8001de4 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d907      	bls.n	8002c80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e15c      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
 8002c74:	40023800 	.word	0x40023800
 8002c78:	42470000 	.word	0x42470000
 8002c7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	4b8a      	ldr	r3, [pc, #552]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1ea      	bne.n	8002c62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 8097 	beq.w	8002dc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9e:	4b83      	ldr	r3, [pc, #524]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10f      	bne.n	8002cca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	4b7f      	ldr	r3, [pc, #508]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	4a7e      	ldr	r2, [pc, #504]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cba:	4b7c      	ldr	r3, [pc, #496]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b79      	ldr	r3, [pc, #484]	; (8002eb0 <HAL_RCC_OscConfig+0x4b0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d118      	bne.n	8002d08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd6:	4b76      	ldr	r3, [pc, #472]	; (8002eb0 <HAL_RCC_OscConfig+0x4b0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a75      	ldr	r2, [pc, #468]	; (8002eb0 <HAL_RCC_OscConfig+0x4b0>)
 8002cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ce2:	f7ff f87f 	bl	8001de4 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cea:	f7ff f87b 	bl	8001de4 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e118      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfc:	4b6c      	ldr	r3, [pc, #432]	; (8002eb0 <HAL_RCC_OscConfig+0x4b0>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0f0      	beq.n	8002cea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d106      	bne.n	8002d1e <HAL_RCC_OscConfig+0x31e>
 8002d10:	4b66      	ldr	r3, [pc, #408]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d14:	4a65      	ldr	r2, [pc, #404]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d1c:	e01c      	b.n	8002d58 <HAL_RCC_OscConfig+0x358>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b05      	cmp	r3, #5
 8002d24:	d10c      	bne.n	8002d40 <HAL_RCC_OscConfig+0x340>
 8002d26:	4b61      	ldr	r3, [pc, #388]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2a:	4a60      	ldr	r2, [pc, #384]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	6713      	str	r3, [r2, #112]	; 0x70
 8002d32:	4b5e      	ldr	r3, [pc, #376]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d36:	4a5d      	ldr	r2, [pc, #372]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d3e:	e00b      	b.n	8002d58 <HAL_RCC_OscConfig+0x358>
 8002d40:	4b5a      	ldr	r3, [pc, #360]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d44:	4a59      	ldr	r2, [pc, #356]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d4c:	4b57      	ldr	r3, [pc, #348]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	4a56      	ldr	r2, [pc, #344]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d52:	f023 0304 	bic.w	r3, r3, #4
 8002d56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d015      	beq.n	8002d8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d60:	f7ff f840 	bl	8001de4 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d66:	e00a      	b.n	8002d7e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d68:	f7ff f83c 	bl	8001de4 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e0d7      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7e:	4b4b      	ldr	r3, [pc, #300]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0ee      	beq.n	8002d68 <HAL_RCC_OscConfig+0x368>
 8002d8a:	e014      	b.n	8002db6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d8c:	f7ff f82a 	bl	8001de4 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d92:	e00a      	b.n	8002daa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d94:	f7ff f826 	bl	8001de4 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e0c1      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002daa:	4b40      	ldr	r3, [pc, #256]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1ee      	bne.n	8002d94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db6:	7dfb      	ldrb	r3, [r7, #23]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d105      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dbc:	4b3b      	ldr	r3, [pc, #236]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc0:	4a3a      	ldr	r2, [pc, #232]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f000 80ad 	beq.w	8002f2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dd2:	4b36      	ldr	r3, [pc, #216]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 030c 	and.w	r3, r3, #12
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	d060      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d145      	bne.n	8002e72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de6:	4b33      	ldr	r3, [pc, #204]	; (8002eb4 <HAL_RCC_OscConfig+0x4b4>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7fe fffa 	bl	8001de4 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002df4:	f7fe fff6 	bl	8001de4 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e093      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e06:	4b29      	ldr	r3, [pc, #164]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69da      	ldr	r2, [r3, #28]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e20:	019b      	lsls	r3, r3, #6
 8002e22:	431a      	orrs	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e28:	085b      	lsrs	r3, r3, #1
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	041b      	lsls	r3, r3, #16
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	061b      	lsls	r3, r3, #24
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3c:	071b      	lsls	r3, r3, #28
 8002e3e:	491b      	ldr	r1, [pc, #108]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e44:	4b1b      	ldr	r3, [pc, #108]	; (8002eb4 <HAL_RCC_OscConfig+0x4b4>)
 8002e46:	2201      	movs	r2, #1
 8002e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e4a:	f7fe ffcb 	bl	8001de4 <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e50:	e008      	b.n	8002e64 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e52:	f7fe ffc7 	bl	8001de4 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e064      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e64:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0f0      	beq.n	8002e52 <HAL_RCC_OscConfig+0x452>
 8002e70:	e05c      	b.n	8002f2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e72:	4b10      	ldr	r3, [pc, #64]	; (8002eb4 <HAL_RCC_OscConfig+0x4b4>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7fe ffb4 	bl	8001de4 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e80:	f7fe ffb0 	bl	8001de4 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e04d      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e92:	4b06      	ldr	r3, [pc, #24]	; (8002eac <HAL_RCC_OscConfig+0x4ac>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x480>
 8002e9e:	e045      	b.n	8002f2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d107      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e040      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
 8002eac:	40023800 	.word	0x40023800
 8002eb0:	40007000 	.word	0x40007000
 8002eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002eb8:	4b1f      	ldr	r3, [pc, #124]	; (8002f38 <HAL_RCC_OscConfig+0x538>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d030      	beq.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d129      	bne.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d122      	bne.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ee8:	4013      	ands	r3, r2
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d119      	bne.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002efe:	085b      	lsrs	r3, r3, #1
 8002f00:	3b01      	subs	r3, #1
 8002f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d10f      	bne.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d107      	bne.n	8002f28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d001      	beq.n	8002f2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40023800 	.word	0x40023800

08002f3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e07b      	b.n	8003046 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d108      	bne.n	8002f68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f5e:	d009      	beq.n	8002f74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	61da      	str	r2, [r3, #28]
 8002f66:	e005      	b.n	8002f74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d106      	bne.n	8002f94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7fe fce4 	bl	800195c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002faa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ff8:	ea42 0103 	orr.w	r1, r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003000:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	0c1b      	lsrs	r3, r3, #16
 8003012:	f003 0104 	and.w	r1, r3, #4
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	f003 0210 	and.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	69da      	ldr	r2, [r3, #28]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003034:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b08c      	sub	sp, #48	; 0x30
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800305c:	2301      	movs	r3, #1
 800305e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003060:	2300      	movs	r3, #0
 8003062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_SPI_TransmitReceive+0x26>
 8003070:	2302      	movs	r3, #2
 8003072:	e18a      	b.n	800338a <HAL_SPI_TransmitReceive+0x33c>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800307c:	f7fe feb2 	bl	8001de4 <HAL_GetTick>
 8003080:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003088:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003092:	887b      	ldrh	r3, [r7, #2]
 8003094:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003096:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800309a:	2b01      	cmp	r3, #1
 800309c:	d00f      	beq.n	80030be <HAL_SPI_TransmitReceive+0x70>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030a4:	d107      	bne.n	80030b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d103      	bne.n	80030b6 <HAL_SPI_TransmitReceive+0x68>
 80030ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d003      	beq.n	80030be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80030b6:	2302      	movs	r3, #2
 80030b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030bc:	e15b      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d005      	beq.n	80030d0 <HAL_SPI_TransmitReceive+0x82>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <HAL_SPI_TransmitReceive+0x82>
 80030ca:	887b      	ldrh	r3, [r7, #2]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d103      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80030d6:	e14e      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d003      	beq.n	80030ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2205      	movs	r2, #5
 80030e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	887a      	ldrh	r2, [r7, #2]
 80030fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	887a      	ldrh	r2, [r7, #2]
 8003102:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	887a      	ldrh	r2, [r7, #2]
 800310e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	887a      	ldrh	r2, [r7, #2]
 8003114:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800312c:	2b40      	cmp	r3, #64	; 0x40
 800312e:	d007      	beq.n	8003140 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800313e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003148:	d178      	bne.n	800323c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <HAL_SPI_TransmitReceive+0x10a>
 8003152:	8b7b      	ldrh	r3, [r7, #26]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d166      	bne.n	8003226 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003168:	1c9a      	adds	r2, r3, #2
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800317c:	e053      	b.n	8003226 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b02      	cmp	r3, #2
 800318a:	d11b      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x176>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003190:	b29b      	uxth	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d016      	beq.n	80031c4 <HAL_SPI_TransmitReceive+0x176>
 8003196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d113      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a0:	881a      	ldrh	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ac:	1c9a      	adds	r2, r3, #2
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d119      	bne.n	8003206 <HAL_SPI_TransmitReceive+0x1b8>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d014      	beq.n	8003206 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e6:	b292      	uxth	r2, r2
 80031e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ee:	1c9a      	adds	r2, r3, #2
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	3b01      	subs	r3, #1
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003202:	2301      	movs	r3, #1
 8003204:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003206:	f7fe fded 	bl	8001de4 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003212:	429a      	cmp	r2, r3
 8003214:	d807      	bhi.n	8003226 <HAL_SPI_TransmitReceive+0x1d8>
 8003216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321c:	d003      	beq.n	8003226 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003224:	e0a7      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800322a:	b29b      	uxth	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1a6      	bne.n	800317e <HAL_SPI_TransmitReceive+0x130>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003234:	b29b      	uxth	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1a1      	bne.n	800317e <HAL_SPI_TransmitReceive+0x130>
 800323a:	e07c      	b.n	8003336 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d002      	beq.n	800324a <HAL_SPI_TransmitReceive+0x1fc>
 8003244:	8b7b      	ldrh	r3, [r7, #26]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d16b      	bne.n	8003322 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	330c      	adds	r3, #12
 8003254:	7812      	ldrb	r2, [r2, #0]
 8003256:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325c:	1c5a      	adds	r2, r3, #1
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003270:	e057      	b.n	8003322 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b02      	cmp	r3, #2
 800327e:	d11c      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x26c>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003284:	b29b      	uxth	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d017      	beq.n	80032ba <HAL_SPI_TransmitReceive+0x26c>
 800328a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800328c:	2b01      	cmp	r3, #1
 800328e:	d114      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	330c      	adds	r3, #12
 800329a:	7812      	ldrb	r2, [r2, #0]
 800329c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	1c5a      	adds	r2, r3, #1
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032b6:	2300      	movs	r3, #0
 80032b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d119      	bne.n	80032fc <HAL_SPI_TransmitReceive+0x2ae>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d014      	beq.n	80032fc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032dc:	b2d2      	uxtb	r2, r2
 80032de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032f8:	2301      	movs	r3, #1
 80032fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80032fc:	f7fe fd72 	bl	8001de4 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003308:	429a      	cmp	r2, r3
 800330a:	d803      	bhi.n	8003314 <HAL_SPI_TransmitReceive+0x2c6>
 800330c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003312:	d102      	bne.n	800331a <HAL_SPI_TransmitReceive+0x2cc>
 8003314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003316:	2b00      	cmp	r3, #0
 8003318:	d103      	bne.n	8003322 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003320:	e029      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1a2      	bne.n	8003272 <HAL_SPI_TransmitReceive+0x224>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d19d      	bne.n	8003272 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003338:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f8b2 	bl	80034a4 <SPI_EndRxTxTransaction>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2220      	movs	r2, #32
 8003350:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003352:	e010      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10b      	bne.n	8003374 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	e000      	b.n	8003376 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003374:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003386:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800338a:	4618      	mov	r0, r3
 800338c:	3730      	adds	r7, #48	; 0x30
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	4613      	mov	r3, r2
 80033a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80033a4:	f7fe fd1e 	bl	8001de4 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	4413      	add	r3, r2
 80033b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80033b4:	f7fe fd16 	bl	8001de4 <HAL_GetTick>
 80033b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033ba:	4b39      	ldr	r3, [pc, #228]	; (80034a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	015b      	lsls	r3, r3, #5
 80033c0:	0d1b      	lsrs	r3, r3, #20
 80033c2:	69fa      	ldr	r2, [r7, #28]
 80033c4:	fb02 f303 	mul.w	r3, r2, r3
 80033c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033ca:	e054      	b.n	8003476 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d2:	d050      	beq.n	8003476 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033d4:	f7fe fd06 	bl	8001de4 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d902      	bls.n	80033ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d13d      	bne.n	8003466 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003402:	d111      	bne.n	8003428 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800340c:	d004      	beq.n	8003418 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003416:	d107      	bne.n	8003428 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003426:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003430:	d10f      	bne.n	8003452 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003450:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e017      	b.n	8003496 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	3b01      	subs	r3, #1
 8003474:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4013      	ands	r3, r2
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	429a      	cmp	r2, r3
 8003484:	bf0c      	ite	eq
 8003486:	2301      	moveq	r3, #1
 8003488:	2300      	movne	r3, #0
 800348a:	b2db      	uxtb	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	429a      	cmp	r2, r3
 8003492:	d19b      	bne.n	80033cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3720      	adds	r7, #32
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20000000 	.word	0x20000000

080034a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b088      	sub	sp, #32
 80034a8:	af02      	add	r7, sp, #8
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80034b0:	4b1b      	ldr	r3, [pc, #108]	; (8003520 <SPI_EndRxTxTransaction+0x7c>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a1b      	ldr	r2, [pc, #108]	; (8003524 <SPI_EndRxTxTransaction+0x80>)
 80034b6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ba:	0d5b      	lsrs	r3, r3, #21
 80034bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034c0:	fb02 f303 	mul.w	r3, r2, r3
 80034c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034ce:	d112      	bne.n	80034f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2200      	movs	r2, #0
 80034d8:	2180      	movs	r1, #128	; 0x80
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f7ff ff5a 	bl	8003394 <SPI_WaitFlagStateUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d016      	beq.n	8003514 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ea:	f043 0220 	orr.w	r2, r3, #32
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e00f      	b.n	8003516 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	3b01      	subs	r3, #1
 8003500:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800350c:	2b80      	cmp	r3, #128	; 0x80
 800350e:	d0f2      	beq.n	80034f6 <SPI_EndRxTxTransaction+0x52>
 8003510:	e000      	b.n	8003514 <SPI_EndRxTxTransaction+0x70>
        break;
 8003512:	bf00      	nop
  }

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3718      	adds	r7, #24
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000000 	.word	0x20000000
 8003524:	165e9f81 	.word	0x165e9f81

08003528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e041      	b.n	80035be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d106      	bne.n	8003554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7fe fa4c 	bl	80019ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3304      	adds	r3, #4
 8003564:	4619      	mov	r1, r3
 8003566:	4610      	mov	r0, r2
 8003568:	f000 f95e 	bl	8003828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d001      	beq.n	80035e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e046      	b.n	800366e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a23      	ldr	r2, [pc, #140]	; (800367c <HAL_TIM_Base_Start+0xb4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d022      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035fa:	d01d      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a1f      	ldr	r2, [pc, #124]	; (8003680 <HAL_TIM_Base_Start+0xb8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d018      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a1e      	ldr	r2, [pc, #120]	; (8003684 <HAL_TIM_Base_Start+0xbc>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d013      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a1c      	ldr	r2, [pc, #112]	; (8003688 <HAL_TIM_Base_Start+0xc0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00e      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a1b      	ldr	r2, [pc, #108]	; (800368c <HAL_TIM_Base_Start+0xc4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d009      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a19      	ldr	r2, [pc, #100]	; (8003690 <HAL_TIM_Base_Start+0xc8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d004      	beq.n	8003638 <HAL_TIM_Base_Start+0x70>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a18      	ldr	r2, [pc, #96]	; (8003694 <HAL_TIM_Base_Start+0xcc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d111      	bne.n	800365c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2b06      	cmp	r3, #6
 8003648:	d010      	beq.n	800366c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365a:	e007      	b.n	800366c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0201 	orr.w	r2, r2, #1
 800366a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	40010000 	.word	0x40010000
 8003680:	40000400 	.word	0x40000400
 8003684:	40000800 	.word	0x40000800
 8003688:	40000c00 	.word	0x40000c00
 800368c:	40010400 	.word	0x40010400
 8003690:	40014000 	.word	0x40014000
 8003694:	40001800 	.word	0x40001800

08003698 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036a2:	2300      	movs	r3, #0
 80036a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_TIM_ConfigClockSource+0x1c>
 80036b0:	2302      	movs	r3, #2
 80036b2:	e0b4      	b.n	800381e <HAL_TIM_ConfigClockSource+0x186>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036ec:	d03e      	beq.n	800376c <HAL_TIM_ConfigClockSource+0xd4>
 80036ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f2:	f200 8087 	bhi.w	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 80036f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036fa:	f000 8086 	beq.w	800380a <HAL_TIM_ConfigClockSource+0x172>
 80036fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003702:	d87f      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 8003704:	2b70      	cmp	r3, #112	; 0x70
 8003706:	d01a      	beq.n	800373e <HAL_TIM_ConfigClockSource+0xa6>
 8003708:	2b70      	cmp	r3, #112	; 0x70
 800370a:	d87b      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 800370c:	2b60      	cmp	r3, #96	; 0x60
 800370e:	d050      	beq.n	80037b2 <HAL_TIM_ConfigClockSource+0x11a>
 8003710:	2b60      	cmp	r3, #96	; 0x60
 8003712:	d877      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 8003714:	2b50      	cmp	r3, #80	; 0x50
 8003716:	d03c      	beq.n	8003792 <HAL_TIM_ConfigClockSource+0xfa>
 8003718:	2b50      	cmp	r3, #80	; 0x50
 800371a:	d873      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 800371c:	2b40      	cmp	r3, #64	; 0x40
 800371e:	d058      	beq.n	80037d2 <HAL_TIM_ConfigClockSource+0x13a>
 8003720:	2b40      	cmp	r3, #64	; 0x40
 8003722:	d86f      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 8003724:	2b30      	cmp	r3, #48	; 0x30
 8003726:	d064      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003728:	2b30      	cmp	r3, #48	; 0x30
 800372a:	d86b      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 800372c:	2b20      	cmp	r3, #32
 800372e:	d060      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003730:	2b20      	cmp	r3, #32
 8003732:	d867      	bhi.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d05c      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003738:	2b10      	cmp	r3, #16
 800373a:	d05a      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0x15a>
 800373c:	e062      	b.n	8003804 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6899      	ldr	r1, [r3, #8]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	f000 f985 	bl	8003a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003760:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	609a      	str	r2, [r3, #8]
      break;
 800376a:	e04f      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	6899      	ldr	r1, [r3, #8]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f000 f96e 	bl	8003a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800378e:	609a      	str	r2, [r3, #8]
      break;
 8003790:	e03c      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6818      	ldr	r0, [r3, #0]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	6859      	ldr	r1, [r3, #4]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	461a      	mov	r2, r3
 80037a0:	f000 f8e2 	bl	8003968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2150      	movs	r1, #80	; 0x50
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 f93b 	bl	8003a26 <TIM_ITRx_SetConfig>
      break;
 80037b0:	e02c      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6859      	ldr	r1, [r3, #4]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	461a      	mov	r2, r3
 80037c0:	f000 f901 	bl	80039c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2160      	movs	r1, #96	; 0x60
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 f92b 	bl	8003a26 <TIM_ITRx_SetConfig>
      break;
 80037d0:	e01c      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6818      	ldr	r0, [r3, #0]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	6859      	ldr	r1, [r3, #4]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	461a      	mov	r2, r3
 80037e0:	f000 f8c2 	bl	8003968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2140      	movs	r1, #64	; 0x40
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 f91b 	bl	8003a26 <TIM_ITRx_SetConfig>
      break;
 80037f0:	e00c      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4619      	mov	r1, r3
 80037fc:	4610      	mov	r0, r2
 80037fe:	f000 f912 	bl	8003a26 <TIM_ITRx_SetConfig>
      break;
 8003802:	e003      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      break;
 8003808:	e000      	b.n	800380c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800380a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a40      	ldr	r2, [pc, #256]	; (800393c <TIM_Base_SetConfig+0x114>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d013      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003846:	d00f      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a3d      	ldr	r2, [pc, #244]	; (8003940 <TIM_Base_SetConfig+0x118>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d00b      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a3c      	ldr	r2, [pc, #240]	; (8003944 <TIM_Base_SetConfig+0x11c>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d007      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a3b      	ldr	r2, [pc, #236]	; (8003948 <TIM_Base_SetConfig+0x120>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <TIM_Base_SetConfig+0x40>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a3a      	ldr	r2, [pc, #232]	; (800394c <TIM_Base_SetConfig+0x124>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d108      	bne.n	800387a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800386e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a2f      	ldr	r2, [pc, #188]	; (800393c <TIM_Base_SetConfig+0x114>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d02b      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003888:	d027      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a2c      	ldr	r2, [pc, #176]	; (8003940 <TIM_Base_SetConfig+0x118>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d023      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2b      	ldr	r2, [pc, #172]	; (8003944 <TIM_Base_SetConfig+0x11c>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d01f      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2a      	ldr	r2, [pc, #168]	; (8003948 <TIM_Base_SetConfig+0x120>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d01b      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a29      	ldr	r2, [pc, #164]	; (800394c <TIM_Base_SetConfig+0x124>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d017      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a28      	ldr	r2, [pc, #160]	; (8003950 <TIM_Base_SetConfig+0x128>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d013      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a27      	ldr	r2, [pc, #156]	; (8003954 <TIM_Base_SetConfig+0x12c>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00f      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a26      	ldr	r2, [pc, #152]	; (8003958 <TIM_Base_SetConfig+0x130>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00b      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a25      	ldr	r2, [pc, #148]	; (800395c <TIM_Base_SetConfig+0x134>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d007      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a24      	ldr	r2, [pc, #144]	; (8003960 <TIM_Base_SetConfig+0x138>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d003      	beq.n	80038da <TIM_Base_SetConfig+0xb2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a23      	ldr	r2, [pc, #140]	; (8003964 <TIM_Base_SetConfig+0x13c>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d108      	bne.n	80038ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	689a      	ldr	r2, [r3, #8]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a0a      	ldr	r2, [pc, #40]	; (800393c <TIM_Base_SetConfig+0x114>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d003      	beq.n	8003920 <TIM_Base_SetConfig+0xf8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a0c      	ldr	r2, [pc, #48]	; (800394c <TIM_Base_SetConfig+0x124>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d103      	bne.n	8003928 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	615a      	str	r2, [r3, #20]
}
 800392e:	bf00      	nop
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40010000 	.word	0x40010000
 8003940:	40000400 	.word	0x40000400
 8003944:	40000800 	.word	0x40000800
 8003948:	40000c00 	.word	0x40000c00
 800394c:	40010400 	.word	0x40010400
 8003950:	40014000 	.word	0x40014000
 8003954:	40014400 	.word	0x40014400
 8003958:	40014800 	.word	0x40014800
 800395c:	40001800 	.word	0x40001800
 8003960:	40001c00 	.word	0x40001c00
 8003964:	40002000 	.word	0x40002000

08003968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	f023 0201 	bic.w	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f023 030a 	bic.w	r3, r3, #10
 80039a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	621a      	str	r2, [r3, #32]
}
 80039ba:	bf00      	nop
 80039bc:	371c      	adds	r7, #28
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b087      	sub	sp, #28
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	60f8      	str	r0, [r7, #12]
 80039ce:	60b9      	str	r1, [r7, #8]
 80039d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	f023 0210 	bic.w	r2, r3, #16
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	031b      	lsls	r3, r3, #12
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	621a      	str	r2, [r3, #32]
}
 8003a1a:	bf00      	nop
 8003a1c:	371c      	adds	r7, #28
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b085      	sub	sp, #20
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
 8003a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a3e:	683a      	ldr	r2, [r7, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f043 0307 	orr.w	r3, r3, #7
 8003a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	609a      	str	r2, [r3, #8]
}
 8003a50:	bf00      	nop
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
 8003a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	021a      	lsls	r2, r3, #8
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	609a      	str	r2, [r3, #8]
}
 8003a90:	bf00      	nop
 8003a92:	371c      	adds	r7, #28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e05a      	b.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ada:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a21      	ldr	r2, [pc, #132]	; (8003b78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d022      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b00:	d01d      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a1d      	ldr	r2, [pc, #116]	; (8003b7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d018      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a1b      	ldr	r2, [pc, #108]	; (8003b80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d013      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a1a      	ldr	r2, [pc, #104]	; (8003b84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d00e      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a18      	ldr	r2, [pc, #96]	; (8003b88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d009      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a17      	ldr	r2, [pc, #92]	; (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d004      	beq.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a15      	ldr	r2, [pc, #84]	; (8003b90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d10c      	bne.n	8003b58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	40010000 	.word	0x40010000
 8003b7c:	40000400 	.word	0x40000400
 8003b80:	40000800 	.word	0x40000800
 8003b84:	40000c00 	.word	0x40000c00
 8003b88:	40010400 	.word	0x40010400
 8003b8c:	40014000 	.word	0x40014000
 8003b90:	40001800 	.word	0x40001800

08003b94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e03f      	b.n	8003c26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d106      	bne.n	8003bc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7fd ff38 	bl	8001a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2224      	movs	r2, #36	; 0x24
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f929 	bl	8003e30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695a      	ldr	r2, [r3, #20]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bfc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2220      	movs	r2, #32
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2220      	movs	r2, #32
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b08a      	sub	sp, #40	; 0x28
 8003c32:	af02      	add	r7, sp, #8
 8003c34:	60f8      	str	r0, [r7, #12]
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	603b      	str	r3, [r7, #0]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b20      	cmp	r3, #32
 8003c4c:	d17c      	bne.n	8003d48 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d002      	beq.n	8003c5a <HAL_UART_Transmit+0x2c>
 8003c54:	88fb      	ldrh	r3, [r7, #6]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e075      	b.n	8003d4a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_UART_Transmit+0x3e>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e06e      	b.n	8003d4a <HAL_UART_Transmit+0x11c>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2221      	movs	r2, #33	; 0x21
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c82:	f7fe f8af 	bl	8001de4 <HAL_GetTick>
 8003c86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	88fa      	ldrh	r2, [r7, #6]
 8003c8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	88fa      	ldrh	r2, [r7, #6]
 8003c92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c9c:	d108      	bne.n	8003cb0 <HAL_UART_Transmit+0x82>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d104      	bne.n	8003cb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	e003      	b.n	8003cb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003cc0:	e02a      	b.n	8003d18 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	2180      	movs	r1, #128	; 0x80
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 f840 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e036      	b.n	8003d4a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10b      	bne.n	8003cfa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	3302      	adds	r3, #2
 8003cf6:	61bb      	str	r3, [r7, #24]
 8003cf8:	e007      	b.n	8003d0a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	781a      	ldrb	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	3301      	adds	r3, #1
 8003d08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1cf      	bne.n	8003cc2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2140      	movs	r1, #64	; 0x40
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 f810 	bl	8003d52 <UART_WaitOnFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e006      	b.n	8003d4a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003d44:	2300      	movs	r3, #0
 8003d46:	e000      	b.n	8003d4a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003d48:	2302      	movs	r3, #2
  }
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b090      	sub	sp, #64	; 0x40
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d62:	e050      	b.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6a:	d04c      	beq.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d72:	f7fe f837 	bl	8001de4 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d241      	bcs.n	8003e06 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	330c      	adds	r3, #12
 8003d88:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d8c:	e853 3f00 	ldrex	r3, [r3]
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	330c      	adds	r3, #12
 8003da0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003da2:	637a      	str	r2, [r7, #52]	; 0x34
 8003da4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003da8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003daa:	e841 2300 	strex	r3, r2, [r1]
 8003dae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1e5      	bne.n	8003d82 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	3314      	adds	r3, #20
 8003dbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	e853 3f00 	ldrex	r3, [r3]
 8003dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f023 0301 	bic.w	r3, r3, #1
 8003dcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	3314      	adds	r3, #20
 8003dd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dd6:	623a      	str	r2, [r7, #32]
 8003dd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	69f9      	ldr	r1, [r7, #28]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e5      	bne.n	8003db6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e00f      	b.n	8003e26 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d09f      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3740      	adds	r7, #64	; 0x40
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
	...

08003e30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e34:	b0c0      	sub	sp, #256	; 0x100
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4c:	68d9      	ldr	r1, [r3, #12]
 8003e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	ea40 0301 	orr.w	r3, r0, r1
 8003e58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e88:	f021 010c 	bic.w	r1, r1, #12
 8003e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e96:	430b      	orrs	r3, r1
 8003e98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eaa:	6999      	ldr	r1, [r3, #24]
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	ea40 0301 	orr.w	r3, r0, r1
 8003eb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	4b8f      	ldr	r3, [pc, #572]	; (80040fc <UART_SetConfig+0x2cc>)
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d005      	beq.n	8003ed0 <UART_SetConfig+0xa0>
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	4b8d      	ldr	r3, [pc, #564]	; (8004100 <UART_SetConfig+0x2d0>)
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d104      	bne.n	8003eda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ed0:	f7fe fb52 	bl	8002578 <HAL_RCC_GetPCLK2Freq>
 8003ed4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ed8:	e003      	b.n	8003ee2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eda:	f7fe fb39 	bl	8002550 <HAL_RCC_GetPCLK1Freq>
 8003ede:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eec:	f040 810c 	bne.w	8004108 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ef0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003efa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003efe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003f02:	4622      	mov	r2, r4
 8003f04:	462b      	mov	r3, r5
 8003f06:	1891      	adds	r1, r2, r2
 8003f08:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f0a:	415b      	adcs	r3, r3
 8003f0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f12:	4621      	mov	r1, r4
 8003f14:	eb12 0801 	adds.w	r8, r2, r1
 8003f18:	4629      	mov	r1, r5
 8003f1a:	eb43 0901 	adc.w	r9, r3, r1
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	f04f 0300 	mov.w	r3, #0
 8003f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f32:	4690      	mov	r8, r2
 8003f34:	4699      	mov	r9, r3
 8003f36:	4623      	mov	r3, r4
 8003f38:	eb18 0303 	adds.w	r3, r8, r3
 8003f3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f40:	462b      	mov	r3, r5
 8003f42:	eb49 0303 	adc.w	r3, r9, r3
 8003f46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f5e:	460b      	mov	r3, r1
 8003f60:	18db      	adds	r3, r3, r3
 8003f62:	653b      	str	r3, [r7, #80]	; 0x50
 8003f64:	4613      	mov	r3, r2
 8003f66:	eb42 0303 	adc.w	r3, r2, r3
 8003f6a:	657b      	str	r3, [r7, #84]	; 0x54
 8003f6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f74:	f7fc fe88 	bl	8000c88 <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4b61      	ldr	r3, [pc, #388]	; (8004104 <UART_SetConfig+0x2d4>)
 8003f7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	011c      	lsls	r4, r3, #4
 8003f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f98:	4642      	mov	r2, r8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	1891      	adds	r1, r2, r2
 8003f9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003fa0:	415b      	adcs	r3, r3
 8003fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fa4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fa8:	4641      	mov	r1, r8
 8003faa:	eb12 0a01 	adds.w	sl, r2, r1
 8003fae:	4649      	mov	r1, r9
 8003fb0:	eb43 0b01 	adc.w	fp, r3, r1
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fc8:	4692      	mov	sl, r2
 8003fca:	469b      	mov	fp, r3
 8003fcc:	4643      	mov	r3, r8
 8003fce:	eb1a 0303 	adds.w	r3, sl, r3
 8003fd2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fd6:	464b      	mov	r3, r9
 8003fd8:	eb4b 0303 	adc.w	r3, fp, r3
 8003fdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003ff0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	18db      	adds	r3, r3, r3
 8003ff8:	643b      	str	r3, [r7, #64]	; 0x40
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	eb42 0303 	adc.w	r3, r2, r3
 8004000:	647b      	str	r3, [r7, #68]	; 0x44
 8004002:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004006:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800400a:	f7fc fe3d 	bl	8000c88 <__aeabi_uldivmod>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4611      	mov	r1, r2
 8004014:	4b3b      	ldr	r3, [pc, #236]	; (8004104 <UART_SetConfig+0x2d4>)
 8004016:	fba3 2301 	umull	r2, r3, r3, r1
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	2264      	movs	r2, #100	; 0x64
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	1acb      	subs	r3, r1, r3
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800402a:	4b36      	ldr	r3, [pc, #216]	; (8004104 <UART_SetConfig+0x2d4>)
 800402c:	fba3 2302 	umull	r2, r3, r3, r2
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004038:	441c      	add	r4, r3
 800403a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800403e:	2200      	movs	r2, #0
 8004040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004044:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004048:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800404c:	4642      	mov	r2, r8
 800404e:	464b      	mov	r3, r9
 8004050:	1891      	adds	r1, r2, r2
 8004052:	63b9      	str	r1, [r7, #56]	; 0x38
 8004054:	415b      	adcs	r3, r3
 8004056:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004058:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800405c:	4641      	mov	r1, r8
 800405e:	1851      	adds	r1, r2, r1
 8004060:	6339      	str	r1, [r7, #48]	; 0x30
 8004062:	4649      	mov	r1, r9
 8004064:	414b      	adcs	r3, r1
 8004066:	637b      	str	r3, [r7, #52]	; 0x34
 8004068:	f04f 0200 	mov.w	r2, #0
 800406c:	f04f 0300 	mov.w	r3, #0
 8004070:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004074:	4659      	mov	r1, fp
 8004076:	00cb      	lsls	r3, r1, #3
 8004078:	4651      	mov	r1, sl
 800407a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800407e:	4651      	mov	r1, sl
 8004080:	00ca      	lsls	r2, r1, #3
 8004082:	4610      	mov	r0, r2
 8004084:	4619      	mov	r1, r3
 8004086:	4603      	mov	r3, r0
 8004088:	4642      	mov	r2, r8
 800408a:	189b      	adds	r3, r3, r2
 800408c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004090:	464b      	mov	r3, r9
 8004092:	460a      	mov	r2, r1
 8004094:	eb42 0303 	adc.w	r3, r2, r3
 8004098:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800409c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040a8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80040ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80040b0:	460b      	mov	r3, r1
 80040b2:	18db      	adds	r3, r3, r3
 80040b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80040b6:	4613      	mov	r3, r2
 80040b8:	eb42 0303 	adc.w	r3, r2, r3
 80040bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040c6:	f7fc fddf 	bl	8000c88 <__aeabi_uldivmod>
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	4b0d      	ldr	r3, [pc, #52]	; (8004104 <UART_SetConfig+0x2d4>)
 80040d0:	fba3 1302 	umull	r1, r3, r3, r2
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	2164      	movs	r1, #100	; 0x64
 80040d8:	fb01 f303 	mul.w	r3, r1, r3
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	00db      	lsls	r3, r3, #3
 80040e0:	3332      	adds	r3, #50	; 0x32
 80040e2:	4a08      	ldr	r2, [pc, #32]	; (8004104 <UART_SetConfig+0x2d4>)
 80040e4:	fba2 2303 	umull	r2, r3, r2, r3
 80040e8:	095b      	lsrs	r3, r3, #5
 80040ea:	f003 0207 	and.w	r2, r3, #7
 80040ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4422      	add	r2, r4
 80040f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040f8:	e106      	b.n	8004308 <UART_SetConfig+0x4d8>
 80040fa:	bf00      	nop
 80040fc:	40011000 	.word	0x40011000
 8004100:	40011400 	.word	0x40011400
 8004104:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800410c:	2200      	movs	r2, #0
 800410e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004112:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004116:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800411a:	4642      	mov	r2, r8
 800411c:	464b      	mov	r3, r9
 800411e:	1891      	adds	r1, r2, r2
 8004120:	6239      	str	r1, [r7, #32]
 8004122:	415b      	adcs	r3, r3
 8004124:	627b      	str	r3, [r7, #36]	; 0x24
 8004126:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800412a:	4641      	mov	r1, r8
 800412c:	1854      	adds	r4, r2, r1
 800412e:	4649      	mov	r1, r9
 8004130:	eb43 0501 	adc.w	r5, r3, r1
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	00eb      	lsls	r3, r5, #3
 800413e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004142:	00e2      	lsls	r2, r4, #3
 8004144:	4614      	mov	r4, r2
 8004146:	461d      	mov	r5, r3
 8004148:	4643      	mov	r3, r8
 800414a:	18e3      	adds	r3, r4, r3
 800414c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004150:	464b      	mov	r3, r9
 8004152:	eb45 0303 	adc.w	r3, r5, r3
 8004156:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800415a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004166:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800416a:	f04f 0200 	mov.w	r2, #0
 800416e:	f04f 0300 	mov.w	r3, #0
 8004172:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004176:	4629      	mov	r1, r5
 8004178:	008b      	lsls	r3, r1, #2
 800417a:	4621      	mov	r1, r4
 800417c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004180:	4621      	mov	r1, r4
 8004182:	008a      	lsls	r2, r1, #2
 8004184:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004188:	f7fc fd7e 	bl	8000c88 <__aeabi_uldivmod>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	4b60      	ldr	r3, [pc, #384]	; (8004314 <UART_SetConfig+0x4e4>)
 8004192:	fba3 2302 	umull	r2, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	011c      	lsls	r4, r3, #4
 800419a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800419e:	2200      	movs	r2, #0
 80041a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80041ac:	4642      	mov	r2, r8
 80041ae:	464b      	mov	r3, r9
 80041b0:	1891      	adds	r1, r2, r2
 80041b2:	61b9      	str	r1, [r7, #24]
 80041b4:	415b      	adcs	r3, r3
 80041b6:	61fb      	str	r3, [r7, #28]
 80041b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041bc:	4641      	mov	r1, r8
 80041be:	1851      	adds	r1, r2, r1
 80041c0:	6139      	str	r1, [r7, #16]
 80041c2:	4649      	mov	r1, r9
 80041c4:	414b      	adcs	r3, r1
 80041c6:	617b      	str	r3, [r7, #20]
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041d4:	4659      	mov	r1, fp
 80041d6:	00cb      	lsls	r3, r1, #3
 80041d8:	4651      	mov	r1, sl
 80041da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041de:	4651      	mov	r1, sl
 80041e0:	00ca      	lsls	r2, r1, #3
 80041e2:	4610      	mov	r0, r2
 80041e4:	4619      	mov	r1, r3
 80041e6:	4603      	mov	r3, r0
 80041e8:	4642      	mov	r2, r8
 80041ea:	189b      	adds	r3, r3, r2
 80041ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041f0:	464b      	mov	r3, r9
 80041f2:	460a      	mov	r2, r1
 80041f4:	eb42 0303 	adc.w	r3, r2, r3
 80041f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	67bb      	str	r3, [r7, #120]	; 0x78
 8004206:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004208:	f04f 0200 	mov.w	r2, #0
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004214:	4649      	mov	r1, r9
 8004216:	008b      	lsls	r3, r1, #2
 8004218:	4641      	mov	r1, r8
 800421a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800421e:	4641      	mov	r1, r8
 8004220:	008a      	lsls	r2, r1, #2
 8004222:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004226:	f7fc fd2f 	bl	8000c88 <__aeabi_uldivmod>
 800422a:	4602      	mov	r2, r0
 800422c:	460b      	mov	r3, r1
 800422e:	4611      	mov	r1, r2
 8004230:	4b38      	ldr	r3, [pc, #224]	; (8004314 <UART_SetConfig+0x4e4>)
 8004232:	fba3 2301 	umull	r2, r3, r3, r1
 8004236:	095b      	lsrs	r3, r3, #5
 8004238:	2264      	movs	r2, #100	; 0x64
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	1acb      	subs	r3, r1, r3
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	3332      	adds	r3, #50	; 0x32
 8004244:	4a33      	ldr	r2, [pc, #204]	; (8004314 <UART_SetConfig+0x4e4>)
 8004246:	fba2 2303 	umull	r2, r3, r2, r3
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004250:	441c      	add	r4, r3
 8004252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004256:	2200      	movs	r2, #0
 8004258:	673b      	str	r3, [r7, #112]	; 0x70
 800425a:	677a      	str	r2, [r7, #116]	; 0x74
 800425c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004260:	4642      	mov	r2, r8
 8004262:	464b      	mov	r3, r9
 8004264:	1891      	adds	r1, r2, r2
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	415b      	adcs	r3, r3
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004270:	4641      	mov	r1, r8
 8004272:	1851      	adds	r1, r2, r1
 8004274:	6039      	str	r1, [r7, #0]
 8004276:	4649      	mov	r1, r9
 8004278:	414b      	adcs	r3, r1
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004288:	4659      	mov	r1, fp
 800428a:	00cb      	lsls	r3, r1, #3
 800428c:	4651      	mov	r1, sl
 800428e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004292:	4651      	mov	r1, sl
 8004294:	00ca      	lsls	r2, r1, #3
 8004296:	4610      	mov	r0, r2
 8004298:	4619      	mov	r1, r3
 800429a:	4603      	mov	r3, r0
 800429c:	4642      	mov	r2, r8
 800429e:	189b      	adds	r3, r3, r2
 80042a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80042a2:	464b      	mov	r3, r9
 80042a4:	460a      	mov	r2, r1
 80042a6:	eb42 0303 	adc.w	r3, r2, r3
 80042aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	663b      	str	r3, [r7, #96]	; 0x60
 80042b6:	667a      	str	r2, [r7, #100]	; 0x64
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042c4:	4649      	mov	r1, r9
 80042c6:	008b      	lsls	r3, r1, #2
 80042c8:	4641      	mov	r1, r8
 80042ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042ce:	4641      	mov	r1, r8
 80042d0:	008a      	lsls	r2, r1, #2
 80042d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042d6:	f7fc fcd7 	bl	8000c88 <__aeabi_uldivmod>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <UART_SetConfig+0x4e4>)
 80042e0:	fba3 1302 	umull	r1, r3, r3, r2
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	2164      	movs	r1, #100	; 0x64
 80042e8:	fb01 f303 	mul.w	r3, r1, r3
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	3332      	adds	r3, #50	; 0x32
 80042f2:	4a08      	ldr	r2, [pc, #32]	; (8004314 <UART_SetConfig+0x4e4>)
 80042f4:	fba2 2303 	umull	r2, r3, r2, r3
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	f003 020f 	and.w	r2, r3, #15
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4422      	add	r2, r4
 8004306:	609a      	str	r2, [r3, #8]
}
 8004308:	bf00      	nop
 800430a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800430e:	46bd      	mov	sp, r7
 8004310:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004314:	51eb851f 	.word	0x51eb851f

08004318 <__cvt>:
 8004318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800431c:	ec55 4b10 	vmov	r4, r5, d0
 8004320:	2d00      	cmp	r5, #0
 8004322:	460e      	mov	r6, r1
 8004324:	4619      	mov	r1, r3
 8004326:	462b      	mov	r3, r5
 8004328:	bfbb      	ittet	lt
 800432a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800432e:	461d      	movlt	r5, r3
 8004330:	2300      	movge	r3, #0
 8004332:	232d      	movlt	r3, #45	; 0x2d
 8004334:	700b      	strb	r3, [r1, #0]
 8004336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004338:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800433c:	4691      	mov	r9, r2
 800433e:	f023 0820 	bic.w	r8, r3, #32
 8004342:	bfbc      	itt	lt
 8004344:	4622      	movlt	r2, r4
 8004346:	4614      	movlt	r4, r2
 8004348:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800434c:	d005      	beq.n	800435a <__cvt+0x42>
 800434e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004352:	d100      	bne.n	8004356 <__cvt+0x3e>
 8004354:	3601      	adds	r6, #1
 8004356:	2102      	movs	r1, #2
 8004358:	e000      	b.n	800435c <__cvt+0x44>
 800435a:	2103      	movs	r1, #3
 800435c:	ab03      	add	r3, sp, #12
 800435e:	9301      	str	r3, [sp, #4]
 8004360:	ab02      	add	r3, sp, #8
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	ec45 4b10 	vmov	d0, r4, r5
 8004368:	4653      	mov	r3, sl
 800436a:	4632      	mov	r2, r6
 800436c:	f000 fe68 	bl	8005040 <_dtoa_r>
 8004370:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004374:	4607      	mov	r7, r0
 8004376:	d102      	bne.n	800437e <__cvt+0x66>
 8004378:	f019 0f01 	tst.w	r9, #1
 800437c:	d022      	beq.n	80043c4 <__cvt+0xac>
 800437e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004382:	eb07 0906 	add.w	r9, r7, r6
 8004386:	d110      	bne.n	80043aa <__cvt+0x92>
 8004388:	783b      	ldrb	r3, [r7, #0]
 800438a:	2b30      	cmp	r3, #48	; 0x30
 800438c:	d10a      	bne.n	80043a4 <__cvt+0x8c>
 800438e:	2200      	movs	r2, #0
 8004390:	2300      	movs	r3, #0
 8004392:	4620      	mov	r0, r4
 8004394:	4629      	mov	r1, r5
 8004396:	f7fc fbb7 	bl	8000b08 <__aeabi_dcmpeq>
 800439a:	b918      	cbnz	r0, 80043a4 <__cvt+0x8c>
 800439c:	f1c6 0601 	rsb	r6, r6, #1
 80043a0:	f8ca 6000 	str.w	r6, [sl]
 80043a4:	f8da 3000 	ldr.w	r3, [sl]
 80043a8:	4499      	add	r9, r3
 80043aa:	2200      	movs	r2, #0
 80043ac:	2300      	movs	r3, #0
 80043ae:	4620      	mov	r0, r4
 80043b0:	4629      	mov	r1, r5
 80043b2:	f7fc fba9 	bl	8000b08 <__aeabi_dcmpeq>
 80043b6:	b108      	cbz	r0, 80043bc <__cvt+0xa4>
 80043b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80043bc:	2230      	movs	r2, #48	; 0x30
 80043be:	9b03      	ldr	r3, [sp, #12]
 80043c0:	454b      	cmp	r3, r9
 80043c2:	d307      	bcc.n	80043d4 <__cvt+0xbc>
 80043c4:	9b03      	ldr	r3, [sp, #12]
 80043c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043c8:	1bdb      	subs	r3, r3, r7
 80043ca:	4638      	mov	r0, r7
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	b004      	add	sp, #16
 80043d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043d4:	1c59      	adds	r1, r3, #1
 80043d6:	9103      	str	r1, [sp, #12]
 80043d8:	701a      	strb	r2, [r3, #0]
 80043da:	e7f0      	b.n	80043be <__cvt+0xa6>

080043dc <__exponent>:
 80043dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043de:	4603      	mov	r3, r0
 80043e0:	2900      	cmp	r1, #0
 80043e2:	bfb8      	it	lt
 80043e4:	4249      	neglt	r1, r1
 80043e6:	f803 2b02 	strb.w	r2, [r3], #2
 80043ea:	bfb4      	ite	lt
 80043ec:	222d      	movlt	r2, #45	; 0x2d
 80043ee:	222b      	movge	r2, #43	; 0x2b
 80043f0:	2909      	cmp	r1, #9
 80043f2:	7042      	strb	r2, [r0, #1]
 80043f4:	dd2a      	ble.n	800444c <__exponent+0x70>
 80043f6:	f10d 0207 	add.w	r2, sp, #7
 80043fa:	4617      	mov	r7, r2
 80043fc:	260a      	movs	r6, #10
 80043fe:	4694      	mov	ip, r2
 8004400:	fb91 f5f6 	sdiv	r5, r1, r6
 8004404:	fb06 1415 	mls	r4, r6, r5, r1
 8004408:	3430      	adds	r4, #48	; 0x30
 800440a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800440e:	460c      	mov	r4, r1
 8004410:	2c63      	cmp	r4, #99	; 0x63
 8004412:	f102 32ff 	add.w	r2, r2, #4294967295
 8004416:	4629      	mov	r1, r5
 8004418:	dcf1      	bgt.n	80043fe <__exponent+0x22>
 800441a:	3130      	adds	r1, #48	; 0x30
 800441c:	f1ac 0402 	sub.w	r4, ip, #2
 8004420:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004424:	1c41      	adds	r1, r0, #1
 8004426:	4622      	mov	r2, r4
 8004428:	42ba      	cmp	r2, r7
 800442a:	d30a      	bcc.n	8004442 <__exponent+0x66>
 800442c:	f10d 0209 	add.w	r2, sp, #9
 8004430:	eba2 020c 	sub.w	r2, r2, ip
 8004434:	42bc      	cmp	r4, r7
 8004436:	bf88      	it	hi
 8004438:	2200      	movhi	r2, #0
 800443a:	4413      	add	r3, r2
 800443c:	1a18      	subs	r0, r3, r0
 800443e:	b003      	add	sp, #12
 8004440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004442:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004446:	f801 5f01 	strb.w	r5, [r1, #1]!
 800444a:	e7ed      	b.n	8004428 <__exponent+0x4c>
 800444c:	2330      	movs	r3, #48	; 0x30
 800444e:	3130      	adds	r1, #48	; 0x30
 8004450:	7083      	strb	r3, [r0, #2]
 8004452:	70c1      	strb	r1, [r0, #3]
 8004454:	1d03      	adds	r3, r0, #4
 8004456:	e7f1      	b.n	800443c <__exponent+0x60>

08004458 <_printf_float>:
 8004458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445c:	ed2d 8b02 	vpush	{d8}
 8004460:	b08d      	sub	sp, #52	; 0x34
 8004462:	460c      	mov	r4, r1
 8004464:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004468:	4616      	mov	r6, r2
 800446a:	461f      	mov	r7, r3
 800446c:	4605      	mov	r5, r0
 800446e:	f000 fce7 	bl	8004e40 <_localeconv_r>
 8004472:	f8d0 a000 	ldr.w	sl, [r0]
 8004476:	4650      	mov	r0, sl
 8004478:	f7fb ff1a 	bl	80002b0 <strlen>
 800447c:	2300      	movs	r3, #0
 800447e:	930a      	str	r3, [sp, #40]	; 0x28
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	9305      	str	r3, [sp, #20]
 8004484:	f8d8 3000 	ldr.w	r3, [r8]
 8004488:	f894 b018 	ldrb.w	fp, [r4, #24]
 800448c:	3307      	adds	r3, #7
 800448e:	f023 0307 	bic.w	r3, r3, #7
 8004492:	f103 0208 	add.w	r2, r3, #8
 8004496:	f8c8 2000 	str.w	r2, [r8]
 800449a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800449e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80044a2:	9307      	str	r3, [sp, #28]
 80044a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80044a8:	ee08 0a10 	vmov	s16, r0
 80044ac:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80044b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044b4:	4b9e      	ldr	r3, [pc, #632]	; (8004730 <_printf_float+0x2d8>)
 80044b6:	f04f 32ff 	mov.w	r2, #4294967295
 80044ba:	f7fc fb57 	bl	8000b6c <__aeabi_dcmpun>
 80044be:	bb88      	cbnz	r0, 8004524 <_printf_float+0xcc>
 80044c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044c4:	4b9a      	ldr	r3, [pc, #616]	; (8004730 <_printf_float+0x2d8>)
 80044c6:	f04f 32ff 	mov.w	r2, #4294967295
 80044ca:	f7fc fb31 	bl	8000b30 <__aeabi_dcmple>
 80044ce:	bb48      	cbnz	r0, 8004524 <_printf_float+0xcc>
 80044d0:	2200      	movs	r2, #0
 80044d2:	2300      	movs	r3, #0
 80044d4:	4640      	mov	r0, r8
 80044d6:	4649      	mov	r1, r9
 80044d8:	f7fc fb20 	bl	8000b1c <__aeabi_dcmplt>
 80044dc:	b110      	cbz	r0, 80044e4 <_printf_float+0x8c>
 80044de:	232d      	movs	r3, #45	; 0x2d
 80044e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044e4:	4a93      	ldr	r2, [pc, #588]	; (8004734 <_printf_float+0x2dc>)
 80044e6:	4b94      	ldr	r3, [pc, #592]	; (8004738 <_printf_float+0x2e0>)
 80044e8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80044ec:	bf94      	ite	ls
 80044ee:	4690      	movls	r8, r2
 80044f0:	4698      	movhi	r8, r3
 80044f2:	2303      	movs	r3, #3
 80044f4:	6123      	str	r3, [r4, #16]
 80044f6:	9b05      	ldr	r3, [sp, #20]
 80044f8:	f023 0304 	bic.w	r3, r3, #4
 80044fc:	6023      	str	r3, [r4, #0]
 80044fe:	f04f 0900 	mov.w	r9, #0
 8004502:	9700      	str	r7, [sp, #0]
 8004504:	4633      	mov	r3, r6
 8004506:	aa0b      	add	r2, sp, #44	; 0x2c
 8004508:	4621      	mov	r1, r4
 800450a:	4628      	mov	r0, r5
 800450c:	f000 f9da 	bl	80048c4 <_printf_common>
 8004510:	3001      	adds	r0, #1
 8004512:	f040 8090 	bne.w	8004636 <_printf_float+0x1de>
 8004516:	f04f 30ff 	mov.w	r0, #4294967295
 800451a:	b00d      	add	sp, #52	; 0x34
 800451c:	ecbd 8b02 	vpop	{d8}
 8004520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004524:	4642      	mov	r2, r8
 8004526:	464b      	mov	r3, r9
 8004528:	4640      	mov	r0, r8
 800452a:	4649      	mov	r1, r9
 800452c:	f7fc fb1e 	bl	8000b6c <__aeabi_dcmpun>
 8004530:	b140      	cbz	r0, 8004544 <_printf_float+0xec>
 8004532:	464b      	mov	r3, r9
 8004534:	2b00      	cmp	r3, #0
 8004536:	bfbc      	itt	lt
 8004538:	232d      	movlt	r3, #45	; 0x2d
 800453a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800453e:	4a7f      	ldr	r2, [pc, #508]	; (800473c <_printf_float+0x2e4>)
 8004540:	4b7f      	ldr	r3, [pc, #508]	; (8004740 <_printf_float+0x2e8>)
 8004542:	e7d1      	b.n	80044e8 <_printf_float+0x90>
 8004544:	6863      	ldr	r3, [r4, #4]
 8004546:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800454a:	9206      	str	r2, [sp, #24]
 800454c:	1c5a      	adds	r2, r3, #1
 800454e:	d13f      	bne.n	80045d0 <_printf_float+0x178>
 8004550:	2306      	movs	r3, #6
 8004552:	6063      	str	r3, [r4, #4]
 8004554:	9b05      	ldr	r3, [sp, #20]
 8004556:	6861      	ldr	r1, [r4, #4]
 8004558:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800455c:	2300      	movs	r3, #0
 800455e:	9303      	str	r3, [sp, #12]
 8004560:	ab0a      	add	r3, sp, #40	; 0x28
 8004562:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004566:	ab09      	add	r3, sp, #36	; 0x24
 8004568:	ec49 8b10 	vmov	d0, r8, r9
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	6022      	str	r2, [r4, #0]
 8004570:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004574:	4628      	mov	r0, r5
 8004576:	f7ff fecf 	bl	8004318 <__cvt>
 800457a:	9b06      	ldr	r3, [sp, #24]
 800457c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800457e:	2b47      	cmp	r3, #71	; 0x47
 8004580:	4680      	mov	r8, r0
 8004582:	d108      	bne.n	8004596 <_printf_float+0x13e>
 8004584:	1cc8      	adds	r0, r1, #3
 8004586:	db02      	blt.n	800458e <_printf_float+0x136>
 8004588:	6863      	ldr	r3, [r4, #4]
 800458a:	4299      	cmp	r1, r3
 800458c:	dd41      	ble.n	8004612 <_printf_float+0x1ba>
 800458e:	f1ab 0302 	sub.w	r3, fp, #2
 8004592:	fa5f fb83 	uxtb.w	fp, r3
 8004596:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800459a:	d820      	bhi.n	80045de <_printf_float+0x186>
 800459c:	3901      	subs	r1, #1
 800459e:	465a      	mov	r2, fp
 80045a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80045a4:	9109      	str	r1, [sp, #36]	; 0x24
 80045a6:	f7ff ff19 	bl	80043dc <__exponent>
 80045aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045ac:	1813      	adds	r3, r2, r0
 80045ae:	2a01      	cmp	r2, #1
 80045b0:	4681      	mov	r9, r0
 80045b2:	6123      	str	r3, [r4, #16]
 80045b4:	dc02      	bgt.n	80045bc <_printf_float+0x164>
 80045b6:	6822      	ldr	r2, [r4, #0]
 80045b8:	07d2      	lsls	r2, r2, #31
 80045ba:	d501      	bpl.n	80045c0 <_printf_float+0x168>
 80045bc:	3301      	adds	r3, #1
 80045be:	6123      	str	r3, [r4, #16]
 80045c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d09c      	beq.n	8004502 <_printf_float+0xaa>
 80045c8:	232d      	movs	r3, #45	; 0x2d
 80045ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045ce:	e798      	b.n	8004502 <_printf_float+0xaa>
 80045d0:	9a06      	ldr	r2, [sp, #24]
 80045d2:	2a47      	cmp	r2, #71	; 0x47
 80045d4:	d1be      	bne.n	8004554 <_printf_float+0xfc>
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1bc      	bne.n	8004554 <_printf_float+0xfc>
 80045da:	2301      	movs	r3, #1
 80045dc:	e7b9      	b.n	8004552 <_printf_float+0xfa>
 80045de:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80045e2:	d118      	bne.n	8004616 <_printf_float+0x1be>
 80045e4:	2900      	cmp	r1, #0
 80045e6:	6863      	ldr	r3, [r4, #4]
 80045e8:	dd0b      	ble.n	8004602 <_printf_float+0x1aa>
 80045ea:	6121      	str	r1, [r4, #16]
 80045ec:	b913      	cbnz	r3, 80045f4 <_printf_float+0x19c>
 80045ee:	6822      	ldr	r2, [r4, #0]
 80045f0:	07d0      	lsls	r0, r2, #31
 80045f2:	d502      	bpl.n	80045fa <_printf_float+0x1a2>
 80045f4:	3301      	adds	r3, #1
 80045f6:	440b      	add	r3, r1
 80045f8:	6123      	str	r3, [r4, #16]
 80045fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80045fc:	f04f 0900 	mov.w	r9, #0
 8004600:	e7de      	b.n	80045c0 <_printf_float+0x168>
 8004602:	b913      	cbnz	r3, 800460a <_printf_float+0x1b2>
 8004604:	6822      	ldr	r2, [r4, #0]
 8004606:	07d2      	lsls	r2, r2, #31
 8004608:	d501      	bpl.n	800460e <_printf_float+0x1b6>
 800460a:	3302      	adds	r3, #2
 800460c:	e7f4      	b.n	80045f8 <_printf_float+0x1a0>
 800460e:	2301      	movs	r3, #1
 8004610:	e7f2      	b.n	80045f8 <_printf_float+0x1a0>
 8004612:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004618:	4299      	cmp	r1, r3
 800461a:	db05      	blt.n	8004628 <_printf_float+0x1d0>
 800461c:	6823      	ldr	r3, [r4, #0]
 800461e:	6121      	str	r1, [r4, #16]
 8004620:	07d8      	lsls	r0, r3, #31
 8004622:	d5ea      	bpl.n	80045fa <_printf_float+0x1a2>
 8004624:	1c4b      	adds	r3, r1, #1
 8004626:	e7e7      	b.n	80045f8 <_printf_float+0x1a0>
 8004628:	2900      	cmp	r1, #0
 800462a:	bfd4      	ite	le
 800462c:	f1c1 0202 	rsble	r2, r1, #2
 8004630:	2201      	movgt	r2, #1
 8004632:	4413      	add	r3, r2
 8004634:	e7e0      	b.n	80045f8 <_printf_float+0x1a0>
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	055a      	lsls	r2, r3, #21
 800463a:	d407      	bmi.n	800464c <_printf_float+0x1f4>
 800463c:	6923      	ldr	r3, [r4, #16]
 800463e:	4642      	mov	r2, r8
 8004640:	4631      	mov	r1, r6
 8004642:	4628      	mov	r0, r5
 8004644:	47b8      	blx	r7
 8004646:	3001      	adds	r0, #1
 8004648:	d12c      	bne.n	80046a4 <_printf_float+0x24c>
 800464a:	e764      	b.n	8004516 <_printf_float+0xbe>
 800464c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004650:	f240 80e0 	bls.w	8004814 <_printf_float+0x3bc>
 8004654:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004658:	2200      	movs	r2, #0
 800465a:	2300      	movs	r3, #0
 800465c:	f7fc fa54 	bl	8000b08 <__aeabi_dcmpeq>
 8004660:	2800      	cmp	r0, #0
 8004662:	d034      	beq.n	80046ce <_printf_float+0x276>
 8004664:	4a37      	ldr	r2, [pc, #220]	; (8004744 <_printf_float+0x2ec>)
 8004666:	2301      	movs	r3, #1
 8004668:	4631      	mov	r1, r6
 800466a:	4628      	mov	r0, r5
 800466c:	47b8      	blx	r7
 800466e:	3001      	adds	r0, #1
 8004670:	f43f af51 	beq.w	8004516 <_printf_float+0xbe>
 8004674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004678:	429a      	cmp	r2, r3
 800467a:	db02      	blt.n	8004682 <_printf_float+0x22a>
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	07d8      	lsls	r0, r3, #31
 8004680:	d510      	bpl.n	80046a4 <_printf_float+0x24c>
 8004682:	ee18 3a10 	vmov	r3, s16
 8004686:	4652      	mov	r2, sl
 8004688:	4631      	mov	r1, r6
 800468a:	4628      	mov	r0, r5
 800468c:	47b8      	blx	r7
 800468e:	3001      	adds	r0, #1
 8004690:	f43f af41 	beq.w	8004516 <_printf_float+0xbe>
 8004694:	f04f 0800 	mov.w	r8, #0
 8004698:	f104 091a 	add.w	r9, r4, #26
 800469c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800469e:	3b01      	subs	r3, #1
 80046a0:	4543      	cmp	r3, r8
 80046a2:	dc09      	bgt.n	80046b8 <_printf_float+0x260>
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	079b      	lsls	r3, r3, #30
 80046a8:	f100 8107 	bmi.w	80048ba <_printf_float+0x462>
 80046ac:	68e0      	ldr	r0, [r4, #12]
 80046ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046b0:	4298      	cmp	r0, r3
 80046b2:	bfb8      	it	lt
 80046b4:	4618      	movlt	r0, r3
 80046b6:	e730      	b.n	800451a <_printf_float+0xc2>
 80046b8:	2301      	movs	r3, #1
 80046ba:	464a      	mov	r2, r9
 80046bc:	4631      	mov	r1, r6
 80046be:	4628      	mov	r0, r5
 80046c0:	47b8      	blx	r7
 80046c2:	3001      	adds	r0, #1
 80046c4:	f43f af27 	beq.w	8004516 <_printf_float+0xbe>
 80046c8:	f108 0801 	add.w	r8, r8, #1
 80046cc:	e7e6      	b.n	800469c <_printf_float+0x244>
 80046ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	dc39      	bgt.n	8004748 <_printf_float+0x2f0>
 80046d4:	4a1b      	ldr	r2, [pc, #108]	; (8004744 <_printf_float+0x2ec>)
 80046d6:	2301      	movs	r3, #1
 80046d8:	4631      	mov	r1, r6
 80046da:	4628      	mov	r0, r5
 80046dc:	47b8      	blx	r7
 80046de:	3001      	adds	r0, #1
 80046e0:	f43f af19 	beq.w	8004516 <_printf_float+0xbe>
 80046e4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80046e8:	4313      	orrs	r3, r2
 80046ea:	d102      	bne.n	80046f2 <_printf_float+0x29a>
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	07d9      	lsls	r1, r3, #31
 80046f0:	d5d8      	bpl.n	80046a4 <_printf_float+0x24c>
 80046f2:	ee18 3a10 	vmov	r3, s16
 80046f6:	4652      	mov	r2, sl
 80046f8:	4631      	mov	r1, r6
 80046fa:	4628      	mov	r0, r5
 80046fc:	47b8      	blx	r7
 80046fe:	3001      	adds	r0, #1
 8004700:	f43f af09 	beq.w	8004516 <_printf_float+0xbe>
 8004704:	f04f 0900 	mov.w	r9, #0
 8004708:	f104 0a1a 	add.w	sl, r4, #26
 800470c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800470e:	425b      	negs	r3, r3
 8004710:	454b      	cmp	r3, r9
 8004712:	dc01      	bgt.n	8004718 <_printf_float+0x2c0>
 8004714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004716:	e792      	b.n	800463e <_printf_float+0x1e6>
 8004718:	2301      	movs	r3, #1
 800471a:	4652      	mov	r2, sl
 800471c:	4631      	mov	r1, r6
 800471e:	4628      	mov	r0, r5
 8004720:	47b8      	blx	r7
 8004722:	3001      	adds	r0, #1
 8004724:	f43f aef7 	beq.w	8004516 <_printf_float+0xbe>
 8004728:	f109 0901 	add.w	r9, r9, #1
 800472c:	e7ee      	b.n	800470c <_printf_float+0x2b4>
 800472e:	bf00      	nop
 8004730:	7fefffff 	.word	0x7fefffff
 8004734:	080070b4 	.word	0x080070b4
 8004738:	080070b8 	.word	0x080070b8
 800473c:	080070bc 	.word	0x080070bc
 8004740:	080070c0 	.word	0x080070c0
 8004744:	080070c4 	.word	0x080070c4
 8004748:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800474a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800474c:	429a      	cmp	r2, r3
 800474e:	bfa8      	it	ge
 8004750:	461a      	movge	r2, r3
 8004752:	2a00      	cmp	r2, #0
 8004754:	4691      	mov	r9, r2
 8004756:	dc37      	bgt.n	80047c8 <_printf_float+0x370>
 8004758:	f04f 0b00 	mov.w	fp, #0
 800475c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004760:	f104 021a 	add.w	r2, r4, #26
 8004764:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004766:	9305      	str	r3, [sp, #20]
 8004768:	eba3 0309 	sub.w	r3, r3, r9
 800476c:	455b      	cmp	r3, fp
 800476e:	dc33      	bgt.n	80047d8 <_printf_float+0x380>
 8004770:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004774:	429a      	cmp	r2, r3
 8004776:	db3b      	blt.n	80047f0 <_printf_float+0x398>
 8004778:	6823      	ldr	r3, [r4, #0]
 800477a:	07da      	lsls	r2, r3, #31
 800477c:	d438      	bmi.n	80047f0 <_printf_float+0x398>
 800477e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004782:	eba2 0903 	sub.w	r9, r2, r3
 8004786:	9b05      	ldr	r3, [sp, #20]
 8004788:	1ad2      	subs	r2, r2, r3
 800478a:	4591      	cmp	r9, r2
 800478c:	bfa8      	it	ge
 800478e:	4691      	movge	r9, r2
 8004790:	f1b9 0f00 	cmp.w	r9, #0
 8004794:	dc35      	bgt.n	8004802 <_printf_float+0x3aa>
 8004796:	f04f 0800 	mov.w	r8, #0
 800479a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800479e:	f104 0a1a 	add.w	sl, r4, #26
 80047a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	eba3 0309 	sub.w	r3, r3, r9
 80047ac:	4543      	cmp	r3, r8
 80047ae:	f77f af79 	ble.w	80046a4 <_printf_float+0x24c>
 80047b2:	2301      	movs	r3, #1
 80047b4:	4652      	mov	r2, sl
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f aeaa 	beq.w	8004516 <_printf_float+0xbe>
 80047c2:	f108 0801 	add.w	r8, r8, #1
 80047c6:	e7ec      	b.n	80047a2 <_printf_float+0x34a>
 80047c8:	4613      	mov	r3, r2
 80047ca:	4631      	mov	r1, r6
 80047cc:	4642      	mov	r2, r8
 80047ce:	4628      	mov	r0, r5
 80047d0:	47b8      	blx	r7
 80047d2:	3001      	adds	r0, #1
 80047d4:	d1c0      	bne.n	8004758 <_printf_float+0x300>
 80047d6:	e69e      	b.n	8004516 <_printf_float+0xbe>
 80047d8:	2301      	movs	r3, #1
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	9205      	str	r2, [sp, #20]
 80047e0:	47b8      	blx	r7
 80047e2:	3001      	adds	r0, #1
 80047e4:	f43f ae97 	beq.w	8004516 <_printf_float+0xbe>
 80047e8:	9a05      	ldr	r2, [sp, #20]
 80047ea:	f10b 0b01 	add.w	fp, fp, #1
 80047ee:	e7b9      	b.n	8004764 <_printf_float+0x30c>
 80047f0:	ee18 3a10 	vmov	r3, s16
 80047f4:	4652      	mov	r2, sl
 80047f6:	4631      	mov	r1, r6
 80047f8:	4628      	mov	r0, r5
 80047fa:	47b8      	blx	r7
 80047fc:	3001      	adds	r0, #1
 80047fe:	d1be      	bne.n	800477e <_printf_float+0x326>
 8004800:	e689      	b.n	8004516 <_printf_float+0xbe>
 8004802:	9a05      	ldr	r2, [sp, #20]
 8004804:	464b      	mov	r3, r9
 8004806:	4442      	add	r2, r8
 8004808:	4631      	mov	r1, r6
 800480a:	4628      	mov	r0, r5
 800480c:	47b8      	blx	r7
 800480e:	3001      	adds	r0, #1
 8004810:	d1c1      	bne.n	8004796 <_printf_float+0x33e>
 8004812:	e680      	b.n	8004516 <_printf_float+0xbe>
 8004814:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004816:	2a01      	cmp	r2, #1
 8004818:	dc01      	bgt.n	800481e <_printf_float+0x3c6>
 800481a:	07db      	lsls	r3, r3, #31
 800481c:	d53a      	bpl.n	8004894 <_printf_float+0x43c>
 800481e:	2301      	movs	r3, #1
 8004820:	4642      	mov	r2, r8
 8004822:	4631      	mov	r1, r6
 8004824:	4628      	mov	r0, r5
 8004826:	47b8      	blx	r7
 8004828:	3001      	adds	r0, #1
 800482a:	f43f ae74 	beq.w	8004516 <_printf_float+0xbe>
 800482e:	ee18 3a10 	vmov	r3, s16
 8004832:	4652      	mov	r2, sl
 8004834:	4631      	mov	r1, r6
 8004836:	4628      	mov	r0, r5
 8004838:	47b8      	blx	r7
 800483a:	3001      	adds	r0, #1
 800483c:	f43f ae6b 	beq.w	8004516 <_printf_float+0xbe>
 8004840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004844:	2200      	movs	r2, #0
 8004846:	2300      	movs	r3, #0
 8004848:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800484c:	f7fc f95c 	bl	8000b08 <__aeabi_dcmpeq>
 8004850:	b9d8      	cbnz	r0, 800488a <_printf_float+0x432>
 8004852:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004856:	f108 0201 	add.w	r2, r8, #1
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	d10e      	bne.n	8004882 <_printf_float+0x42a>
 8004864:	e657      	b.n	8004516 <_printf_float+0xbe>
 8004866:	2301      	movs	r3, #1
 8004868:	4652      	mov	r2, sl
 800486a:	4631      	mov	r1, r6
 800486c:	4628      	mov	r0, r5
 800486e:	47b8      	blx	r7
 8004870:	3001      	adds	r0, #1
 8004872:	f43f ae50 	beq.w	8004516 <_printf_float+0xbe>
 8004876:	f108 0801 	add.w	r8, r8, #1
 800487a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800487c:	3b01      	subs	r3, #1
 800487e:	4543      	cmp	r3, r8
 8004880:	dcf1      	bgt.n	8004866 <_printf_float+0x40e>
 8004882:	464b      	mov	r3, r9
 8004884:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004888:	e6da      	b.n	8004640 <_printf_float+0x1e8>
 800488a:	f04f 0800 	mov.w	r8, #0
 800488e:	f104 0a1a 	add.w	sl, r4, #26
 8004892:	e7f2      	b.n	800487a <_printf_float+0x422>
 8004894:	2301      	movs	r3, #1
 8004896:	4642      	mov	r2, r8
 8004898:	e7df      	b.n	800485a <_printf_float+0x402>
 800489a:	2301      	movs	r3, #1
 800489c:	464a      	mov	r2, r9
 800489e:	4631      	mov	r1, r6
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b8      	blx	r7
 80048a4:	3001      	adds	r0, #1
 80048a6:	f43f ae36 	beq.w	8004516 <_printf_float+0xbe>
 80048aa:	f108 0801 	add.w	r8, r8, #1
 80048ae:	68e3      	ldr	r3, [r4, #12]
 80048b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048b2:	1a5b      	subs	r3, r3, r1
 80048b4:	4543      	cmp	r3, r8
 80048b6:	dcf0      	bgt.n	800489a <_printf_float+0x442>
 80048b8:	e6f8      	b.n	80046ac <_printf_float+0x254>
 80048ba:	f04f 0800 	mov.w	r8, #0
 80048be:	f104 0919 	add.w	r9, r4, #25
 80048c2:	e7f4      	b.n	80048ae <_printf_float+0x456>

080048c4 <_printf_common>:
 80048c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048c8:	4616      	mov	r6, r2
 80048ca:	4699      	mov	r9, r3
 80048cc:	688a      	ldr	r2, [r1, #8]
 80048ce:	690b      	ldr	r3, [r1, #16]
 80048d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048d4:	4293      	cmp	r3, r2
 80048d6:	bfb8      	it	lt
 80048d8:	4613      	movlt	r3, r2
 80048da:	6033      	str	r3, [r6, #0]
 80048dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048e0:	4607      	mov	r7, r0
 80048e2:	460c      	mov	r4, r1
 80048e4:	b10a      	cbz	r2, 80048ea <_printf_common+0x26>
 80048e6:	3301      	adds	r3, #1
 80048e8:	6033      	str	r3, [r6, #0]
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	0699      	lsls	r1, r3, #26
 80048ee:	bf42      	ittt	mi
 80048f0:	6833      	ldrmi	r3, [r6, #0]
 80048f2:	3302      	addmi	r3, #2
 80048f4:	6033      	strmi	r3, [r6, #0]
 80048f6:	6825      	ldr	r5, [r4, #0]
 80048f8:	f015 0506 	ands.w	r5, r5, #6
 80048fc:	d106      	bne.n	800490c <_printf_common+0x48>
 80048fe:	f104 0a19 	add.w	sl, r4, #25
 8004902:	68e3      	ldr	r3, [r4, #12]
 8004904:	6832      	ldr	r2, [r6, #0]
 8004906:	1a9b      	subs	r3, r3, r2
 8004908:	42ab      	cmp	r3, r5
 800490a:	dc26      	bgt.n	800495a <_printf_common+0x96>
 800490c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004910:	1e13      	subs	r3, r2, #0
 8004912:	6822      	ldr	r2, [r4, #0]
 8004914:	bf18      	it	ne
 8004916:	2301      	movne	r3, #1
 8004918:	0692      	lsls	r2, r2, #26
 800491a:	d42b      	bmi.n	8004974 <_printf_common+0xb0>
 800491c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004920:	4649      	mov	r1, r9
 8004922:	4638      	mov	r0, r7
 8004924:	47c0      	blx	r8
 8004926:	3001      	adds	r0, #1
 8004928:	d01e      	beq.n	8004968 <_printf_common+0xa4>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	6922      	ldr	r2, [r4, #16]
 800492e:	f003 0306 	and.w	r3, r3, #6
 8004932:	2b04      	cmp	r3, #4
 8004934:	bf02      	ittt	eq
 8004936:	68e5      	ldreq	r5, [r4, #12]
 8004938:	6833      	ldreq	r3, [r6, #0]
 800493a:	1aed      	subeq	r5, r5, r3
 800493c:	68a3      	ldr	r3, [r4, #8]
 800493e:	bf0c      	ite	eq
 8004940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004944:	2500      	movne	r5, #0
 8004946:	4293      	cmp	r3, r2
 8004948:	bfc4      	itt	gt
 800494a:	1a9b      	subgt	r3, r3, r2
 800494c:	18ed      	addgt	r5, r5, r3
 800494e:	2600      	movs	r6, #0
 8004950:	341a      	adds	r4, #26
 8004952:	42b5      	cmp	r5, r6
 8004954:	d11a      	bne.n	800498c <_printf_common+0xc8>
 8004956:	2000      	movs	r0, #0
 8004958:	e008      	b.n	800496c <_printf_common+0xa8>
 800495a:	2301      	movs	r3, #1
 800495c:	4652      	mov	r2, sl
 800495e:	4649      	mov	r1, r9
 8004960:	4638      	mov	r0, r7
 8004962:	47c0      	blx	r8
 8004964:	3001      	adds	r0, #1
 8004966:	d103      	bne.n	8004970 <_printf_common+0xac>
 8004968:	f04f 30ff 	mov.w	r0, #4294967295
 800496c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004970:	3501      	adds	r5, #1
 8004972:	e7c6      	b.n	8004902 <_printf_common+0x3e>
 8004974:	18e1      	adds	r1, r4, r3
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	2030      	movs	r0, #48	; 0x30
 800497a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800497e:	4422      	add	r2, r4
 8004980:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004984:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004988:	3302      	adds	r3, #2
 800498a:	e7c7      	b.n	800491c <_printf_common+0x58>
 800498c:	2301      	movs	r3, #1
 800498e:	4622      	mov	r2, r4
 8004990:	4649      	mov	r1, r9
 8004992:	4638      	mov	r0, r7
 8004994:	47c0      	blx	r8
 8004996:	3001      	adds	r0, #1
 8004998:	d0e6      	beq.n	8004968 <_printf_common+0xa4>
 800499a:	3601      	adds	r6, #1
 800499c:	e7d9      	b.n	8004952 <_printf_common+0x8e>
	...

080049a0 <_printf_i>:
 80049a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049a4:	7e0f      	ldrb	r7, [r1, #24]
 80049a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80049a8:	2f78      	cmp	r7, #120	; 0x78
 80049aa:	4691      	mov	r9, r2
 80049ac:	4680      	mov	r8, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	469a      	mov	sl, r3
 80049b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049b6:	d807      	bhi.n	80049c8 <_printf_i+0x28>
 80049b8:	2f62      	cmp	r7, #98	; 0x62
 80049ba:	d80a      	bhi.n	80049d2 <_printf_i+0x32>
 80049bc:	2f00      	cmp	r7, #0
 80049be:	f000 80d4 	beq.w	8004b6a <_printf_i+0x1ca>
 80049c2:	2f58      	cmp	r7, #88	; 0x58
 80049c4:	f000 80c0 	beq.w	8004b48 <_printf_i+0x1a8>
 80049c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049d0:	e03a      	b.n	8004a48 <_printf_i+0xa8>
 80049d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049d6:	2b15      	cmp	r3, #21
 80049d8:	d8f6      	bhi.n	80049c8 <_printf_i+0x28>
 80049da:	a101      	add	r1, pc, #4	; (adr r1, 80049e0 <_printf_i+0x40>)
 80049dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049e0:	08004a39 	.word	0x08004a39
 80049e4:	08004a4d 	.word	0x08004a4d
 80049e8:	080049c9 	.word	0x080049c9
 80049ec:	080049c9 	.word	0x080049c9
 80049f0:	080049c9 	.word	0x080049c9
 80049f4:	080049c9 	.word	0x080049c9
 80049f8:	08004a4d 	.word	0x08004a4d
 80049fc:	080049c9 	.word	0x080049c9
 8004a00:	080049c9 	.word	0x080049c9
 8004a04:	080049c9 	.word	0x080049c9
 8004a08:	080049c9 	.word	0x080049c9
 8004a0c:	08004b51 	.word	0x08004b51
 8004a10:	08004a79 	.word	0x08004a79
 8004a14:	08004b0b 	.word	0x08004b0b
 8004a18:	080049c9 	.word	0x080049c9
 8004a1c:	080049c9 	.word	0x080049c9
 8004a20:	08004b73 	.word	0x08004b73
 8004a24:	080049c9 	.word	0x080049c9
 8004a28:	08004a79 	.word	0x08004a79
 8004a2c:	080049c9 	.word	0x080049c9
 8004a30:	080049c9 	.word	0x080049c9
 8004a34:	08004b13 	.word	0x08004b13
 8004a38:	682b      	ldr	r3, [r5, #0]
 8004a3a:	1d1a      	adds	r2, r3, #4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	602a      	str	r2, [r5, #0]
 8004a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e09f      	b.n	8004b8c <_printf_i+0x1ec>
 8004a4c:	6820      	ldr	r0, [r4, #0]
 8004a4e:	682b      	ldr	r3, [r5, #0]
 8004a50:	0607      	lsls	r7, r0, #24
 8004a52:	f103 0104 	add.w	r1, r3, #4
 8004a56:	6029      	str	r1, [r5, #0]
 8004a58:	d501      	bpl.n	8004a5e <_printf_i+0xbe>
 8004a5a:	681e      	ldr	r6, [r3, #0]
 8004a5c:	e003      	b.n	8004a66 <_printf_i+0xc6>
 8004a5e:	0646      	lsls	r6, r0, #25
 8004a60:	d5fb      	bpl.n	8004a5a <_printf_i+0xba>
 8004a62:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a66:	2e00      	cmp	r6, #0
 8004a68:	da03      	bge.n	8004a72 <_printf_i+0xd2>
 8004a6a:	232d      	movs	r3, #45	; 0x2d
 8004a6c:	4276      	negs	r6, r6
 8004a6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a72:	485a      	ldr	r0, [pc, #360]	; (8004bdc <_printf_i+0x23c>)
 8004a74:	230a      	movs	r3, #10
 8004a76:	e012      	b.n	8004a9e <_printf_i+0xfe>
 8004a78:	682b      	ldr	r3, [r5, #0]
 8004a7a:	6820      	ldr	r0, [r4, #0]
 8004a7c:	1d19      	adds	r1, r3, #4
 8004a7e:	6029      	str	r1, [r5, #0]
 8004a80:	0605      	lsls	r5, r0, #24
 8004a82:	d501      	bpl.n	8004a88 <_printf_i+0xe8>
 8004a84:	681e      	ldr	r6, [r3, #0]
 8004a86:	e002      	b.n	8004a8e <_printf_i+0xee>
 8004a88:	0641      	lsls	r1, r0, #25
 8004a8a:	d5fb      	bpl.n	8004a84 <_printf_i+0xe4>
 8004a8c:	881e      	ldrh	r6, [r3, #0]
 8004a8e:	4853      	ldr	r0, [pc, #332]	; (8004bdc <_printf_i+0x23c>)
 8004a90:	2f6f      	cmp	r7, #111	; 0x6f
 8004a92:	bf0c      	ite	eq
 8004a94:	2308      	moveq	r3, #8
 8004a96:	230a      	movne	r3, #10
 8004a98:	2100      	movs	r1, #0
 8004a9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a9e:	6865      	ldr	r5, [r4, #4]
 8004aa0:	60a5      	str	r5, [r4, #8]
 8004aa2:	2d00      	cmp	r5, #0
 8004aa4:	bfa2      	ittt	ge
 8004aa6:	6821      	ldrge	r1, [r4, #0]
 8004aa8:	f021 0104 	bicge.w	r1, r1, #4
 8004aac:	6021      	strge	r1, [r4, #0]
 8004aae:	b90e      	cbnz	r6, 8004ab4 <_printf_i+0x114>
 8004ab0:	2d00      	cmp	r5, #0
 8004ab2:	d04b      	beq.n	8004b4c <_printf_i+0x1ac>
 8004ab4:	4615      	mov	r5, r2
 8004ab6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004aba:	fb03 6711 	mls	r7, r3, r1, r6
 8004abe:	5dc7      	ldrb	r7, [r0, r7]
 8004ac0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ac4:	4637      	mov	r7, r6
 8004ac6:	42bb      	cmp	r3, r7
 8004ac8:	460e      	mov	r6, r1
 8004aca:	d9f4      	bls.n	8004ab6 <_printf_i+0x116>
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d10b      	bne.n	8004ae8 <_printf_i+0x148>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	07de      	lsls	r6, r3, #31
 8004ad4:	d508      	bpl.n	8004ae8 <_printf_i+0x148>
 8004ad6:	6923      	ldr	r3, [r4, #16]
 8004ad8:	6861      	ldr	r1, [r4, #4]
 8004ada:	4299      	cmp	r1, r3
 8004adc:	bfde      	ittt	le
 8004ade:	2330      	movle	r3, #48	; 0x30
 8004ae0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ae4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ae8:	1b52      	subs	r2, r2, r5
 8004aea:	6122      	str	r2, [r4, #16]
 8004aec:	f8cd a000 	str.w	sl, [sp]
 8004af0:	464b      	mov	r3, r9
 8004af2:	aa03      	add	r2, sp, #12
 8004af4:	4621      	mov	r1, r4
 8004af6:	4640      	mov	r0, r8
 8004af8:	f7ff fee4 	bl	80048c4 <_printf_common>
 8004afc:	3001      	adds	r0, #1
 8004afe:	d14a      	bne.n	8004b96 <_printf_i+0x1f6>
 8004b00:	f04f 30ff 	mov.w	r0, #4294967295
 8004b04:	b004      	add	sp, #16
 8004b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	f043 0320 	orr.w	r3, r3, #32
 8004b10:	6023      	str	r3, [r4, #0]
 8004b12:	4833      	ldr	r0, [pc, #204]	; (8004be0 <_printf_i+0x240>)
 8004b14:	2778      	movs	r7, #120	; 0x78
 8004b16:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	6829      	ldr	r1, [r5, #0]
 8004b1e:	061f      	lsls	r7, r3, #24
 8004b20:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b24:	d402      	bmi.n	8004b2c <_printf_i+0x18c>
 8004b26:	065f      	lsls	r7, r3, #25
 8004b28:	bf48      	it	mi
 8004b2a:	b2b6      	uxthmi	r6, r6
 8004b2c:	07df      	lsls	r7, r3, #31
 8004b2e:	bf48      	it	mi
 8004b30:	f043 0320 	orrmi.w	r3, r3, #32
 8004b34:	6029      	str	r1, [r5, #0]
 8004b36:	bf48      	it	mi
 8004b38:	6023      	strmi	r3, [r4, #0]
 8004b3a:	b91e      	cbnz	r6, 8004b44 <_printf_i+0x1a4>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	f023 0320 	bic.w	r3, r3, #32
 8004b42:	6023      	str	r3, [r4, #0]
 8004b44:	2310      	movs	r3, #16
 8004b46:	e7a7      	b.n	8004a98 <_printf_i+0xf8>
 8004b48:	4824      	ldr	r0, [pc, #144]	; (8004bdc <_printf_i+0x23c>)
 8004b4a:	e7e4      	b.n	8004b16 <_printf_i+0x176>
 8004b4c:	4615      	mov	r5, r2
 8004b4e:	e7bd      	b.n	8004acc <_printf_i+0x12c>
 8004b50:	682b      	ldr	r3, [r5, #0]
 8004b52:	6826      	ldr	r6, [r4, #0]
 8004b54:	6961      	ldr	r1, [r4, #20]
 8004b56:	1d18      	adds	r0, r3, #4
 8004b58:	6028      	str	r0, [r5, #0]
 8004b5a:	0635      	lsls	r5, r6, #24
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	d501      	bpl.n	8004b64 <_printf_i+0x1c4>
 8004b60:	6019      	str	r1, [r3, #0]
 8004b62:	e002      	b.n	8004b6a <_printf_i+0x1ca>
 8004b64:	0670      	lsls	r0, r6, #25
 8004b66:	d5fb      	bpl.n	8004b60 <_printf_i+0x1c0>
 8004b68:	8019      	strh	r1, [r3, #0]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	6123      	str	r3, [r4, #16]
 8004b6e:	4615      	mov	r5, r2
 8004b70:	e7bc      	b.n	8004aec <_printf_i+0x14c>
 8004b72:	682b      	ldr	r3, [r5, #0]
 8004b74:	1d1a      	adds	r2, r3, #4
 8004b76:	602a      	str	r2, [r5, #0]
 8004b78:	681d      	ldr	r5, [r3, #0]
 8004b7a:	6862      	ldr	r2, [r4, #4]
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f7fb fb46 	bl	8000210 <memchr>
 8004b84:	b108      	cbz	r0, 8004b8a <_printf_i+0x1ea>
 8004b86:	1b40      	subs	r0, r0, r5
 8004b88:	6060      	str	r0, [r4, #4]
 8004b8a:	6863      	ldr	r3, [r4, #4]
 8004b8c:	6123      	str	r3, [r4, #16]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b94:	e7aa      	b.n	8004aec <_printf_i+0x14c>
 8004b96:	6923      	ldr	r3, [r4, #16]
 8004b98:	462a      	mov	r2, r5
 8004b9a:	4649      	mov	r1, r9
 8004b9c:	4640      	mov	r0, r8
 8004b9e:	47d0      	blx	sl
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	d0ad      	beq.n	8004b00 <_printf_i+0x160>
 8004ba4:	6823      	ldr	r3, [r4, #0]
 8004ba6:	079b      	lsls	r3, r3, #30
 8004ba8:	d413      	bmi.n	8004bd2 <_printf_i+0x232>
 8004baa:	68e0      	ldr	r0, [r4, #12]
 8004bac:	9b03      	ldr	r3, [sp, #12]
 8004bae:	4298      	cmp	r0, r3
 8004bb0:	bfb8      	it	lt
 8004bb2:	4618      	movlt	r0, r3
 8004bb4:	e7a6      	b.n	8004b04 <_printf_i+0x164>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	4632      	mov	r2, r6
 8004bba:	4649      	mov	r1, r9
 8004bbc:	4640      	mov	r0, r8
 8004bbe:	47d0      	blx	sl
 8004bc0:	3001      	adds	r0, #1
 8004bc2:	d09d      	beq.n	8004b00 <_printf_i+0x160>
 8004bc4:	3501      	adds	r5, #1
 8004bc6:	68e3      	ldr	r3, [r4, #12]
 8004bc8:	9903      	ldr	r1, [sp, #12]
 8004bca:	1a5b      	subs	r3, r3, r1
 8004bcc:	42ab      	cmp	r3, r5
 8004bce:	dcf2      	bgt.n	8004bb6 <_printf_i+0x216>
 8004bd0:	e7eb      	b.n	8004baa <_printf_i+0x20a>
 8004bd2:	2500      	movs	r5, #0
 8004bd4:	f104 0619 	add.w	r6, r4, #25
 8004bd8:	e7f5      	b.n	8004bc6 <_printf_i+0x226>
 8004bda:	bf00      	nop
 8004bdc:	080070c6 	.word	0x080070c6
 8004be0:	080070d7 	.word	0x080070d7

08004be4 <std>:
 8004be4:	2300      	movs	r3, #0
 8004be6:	b510      	push	{r4, lr}
 8004be8:	4604      	mov	r4, r0
 8004bea:	e9c0 3300 	strd	r3, r3, [r0]
 8004bee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004bf2:	6083      	str	r3, [r0, #8]
 8004bf4:	8181      	strh	r1, [r0, #12]
 8004bf6:	6643      	str	r3, [r0, #100]	; 0x64
 8004bf8:	81c2      	strh	r2, [r0, #14]
 8004bfa:	6183      	str	r3, [r0, #24]
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	2208      	movs	r2, #8
 8004c00:	305c      	adds	r0, #92	; 0x5c
 8004c02:	f000 f914 	bl	8004e2e <memset>
 8004c06:	4b0d      	ldr	r3, [pc, #52]	; (8004c3c <std+0x58>)
 8004c08:	6263      	str	r3, [r4, #36]	; 0x24
 8004c0a:	4b0d      	ldr	r3, [pc, #52]	; (8004c40 <std+0x5c>)
 8004c0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c0e:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <std+0x60>)
 8004c10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c12:	4b0d      	ldr	r3, [pc, #52]	; (8004c48 <std+0x64>)
 8004c14:	6323      	str	r3, [r4, #48]	; 0x30
 8004c16:	4b0d      	ldr	r3, [pc, #52]	; (8004c4c <std+0x68>)
 8004c18:	6224      	str	r4, [r4, #32]
 8004c1a:	429c      	cmp	r4, r3
 8004c1c:	d006      	beq.n	8004c2c <std+0x48>
 8004c1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004c22:	4294      	cmp	r4, r2
 8004c24:	d002      	beq.n	8004c2c <std+0x48>
 8004c26:	33d0      	adds	r3, #208	; 0xd0
 8004c28:	429c      	cmp	r4, r3
 8004c2a:	d105      	bne.n	8004c38 <std+0x54>
 8004c2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c34:	f000 b978 	b.w	8004f28 <__retarget_lock_init_recursive>
 8004c38:	bd10      	pop	{r4, pc}
 8004c3a:	bf00      	nop
 8004c3c:	08004da9 	.word	0x08004da9
 8004c40:	08004dcb 	.word	0x08004dcb
 8004c44:	08004e03 	.word	0x08004e03
 8004c48:	08004e27 	.word	0x08004e27
 8004c4c:	200002dc 	.word	0x200002dc

08004c50 <stdio_exit_handler>:
 8004c50:	4a02      	ldr	r2, [pc, #8]	; (8004c5c <stdio_exit_handler+0xc>)
 8004c52:	4903      	ldr	r1, [pc, #12]	; (8004c60 <stdio_exit_handler+0x10>)
 8004c54:	4803      	ldr	r0, [pc, #12]	; (8004c64 <stdio_exit_handler+0x14>)
 8004c56:	f000 b869 	b.w	8004d2c <_fwalk_sglue>
 8004c5a:	bf00      	nop
 8004c5c:	2000000c 	.word	0x2000000c
 8004c60:	080068d9 	.word	0x080068d9
 8004c64:	20000018 	.word	0x20000018

08004c68 <cleanup_stdio>:
 8004c68:	6841      	ldr	r1, [r0, #4]
 8004c6a:	4b0c      	ldr	r3, [pc, #48]	; (8004c9c <cleanup_stdio+0x34>)
 8004c6c:	4299      	cmp	r1, r3
 8004c6e:	b510      	push	{r4, lr}
 8004c70:	4604      	mov	r4, r0
 8004c72:	d001      	beq.n	8004c78 <cleanup_stdio+0x10>
 8004c74:	f001 fe30 	bl	80068d8 <_fflush_r>
 8004c78:	68a1      	ldr	r1, [r4, #8]
 8004c7a:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <cleanup_stdio+0x38>)
 8004c7c:	4299      	cmp	r1, r3
 8004c7e:	d002      	beq.n	8004c86 <cleanup_stdio+0x1e>
 8004c80:	4620      	mov	r0, r4
 8004c82:	f001 fe29 	bl	80068d8 <_fflush_r>
 8004c86:	68e1      	ldr	r1, [r4, #12]
 8004c88:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <cleanup_stdio+0x3c>)
 8004c8a:	4299      	cmp	r1, r3
 8004c8c:	d004      	beq.n	8004c98 <cleanup_stdio+0x30>
 8004c8e:	4620      	mov	r0, r4
 8004c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c94:	f001 be20 	b.w	80068d8 <_fflush_r>
 8004c98:	bd10      	pop	{r4, pc}
 8004c9a:	bf00      	nop
 8004c9c:	200002dc 	.word	0x200002dc
 8004ca0:	20000344 	.word	0x20000344
 8004ca4:	200003ac 	.word	0x200003ac

08004ca8 <global_stdio_init.part.0>:
 8004ca8:	b510      	push	{r4, lr}
 8004caa:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <global_stdio_init.part.0+0x30>)
 8004cac:	4c0b      	ldr	r4, [pc, #44]	; (8004cdc <global_stdio_init.part.0+0x34>)
 8004cae:	4a0c      	ldr	r2, [pc, #48]	; (8004ce0 <global_stdio_init.part.0+0x38>)
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2104      	movs	r1, #4
 8004cb8:	f7ff ff94 	bl	8004be4 <std>
 8004cbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	2109      	movs	r1, #9
 8004cc4:	f7ff ff8e 	bl	8004be4 <std>
 8004cc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004ccc:	2202      	movs	r2, #2
 8004cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cd2:	2112      	movs	r1, #18
 8004cd4:	f7ff bf86 	b.w	8004be4 <std>
 8004cd8:	20000414 	.word	0x20000414
 8004cdc:	200002dc 	.word	0x200002dc
 8004ce0:	08004c51 	.word	0x08004c51

08004ce4 <__sfp_lock_acquire>:
 8004ce4:	4801      	ldr	r0, [pc, #4]	; (8004cec <__sfp_lock_acquire+0x8>)
 8004ce6:	f000 b920 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 8004cea:	bf00      	nop
 8004cec:	2000041d 	.word	0x2000041d

08004cf0 <__sfp_lock_release>:
 8004cf0:	4801      	ldr	r0, [pc, #4]	; (8004cf8 <__sfp_lock_release+0x8>)
 8004cf2:	f000 b91b 	b.w	8004f2c <__retarget_lock_release_recursive>
 8004cf6:	bf00      	nop
 8004cf8:	2000041d 	.word	0x2000041d

08004cfc <__sinit>:
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	4604      	mov	r4, r0
 8004d00:	f7ff fff0 	bl	8004ce4 <__sfp_lock_acquire>
 8004d04:	6a23      	ldr	r3, [r4, #32]
 8004d06:	b11b      	cbz	r3, 8004d10 <__sinit+0x14>
 8004d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d0c:	f7ff bff0 	b.w	8004cf0 <__sfp_lock_release>
 8004d10:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <__sinit+0x28>)
 8004d12:	6223      	str	r3, [r4, #32]
 8004d14:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <__sinit+0x2c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1f5      	bne.n	8004d08 <__sinit+0xc>
 8004d1c:	f7ff ffc4 	bl	8004ca8 <global_stdio_init.part.0>
 8004d20:	e7f2      	b.n	8004d08 <__sinit+0xc>
 8004d22:	bf00      	nop
 8004d24:	08004c69 	.word	0x08004c69
 8004d28:	20000414 	.word	0x20000414

08004d2c <_fwalk_sglue>:
 8004d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d30:	4607      	mov	r7, r0
 8004d32:	4688      	mov	r8, r1
 8004d34:	4614      	mov	r4, r2
 8004d36:	2600      	movs	r6, #0
 8004d38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d3c:	f1b9 0901 	subs.w	r9, r9, #1
 8004d40:	d505      	bpl.n	8004d4e <_fwalk_sglue+0x22>
 8004d42:	6824      	ldr	r4, [r4, #0]
 8004d44:	2c00      	cmp	r4, #0
 8004d46:	d1f7      	bne.n	8004d38 <_fwalk_sglue+0xc>
 8004d48:	4630      	mov	r0, r6
 8004d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d4e:	89ab      	ldrh	r3, [r5, #12]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d907      	bls.n	8004d64 <_fwalk_sglue+0x38>
 8004d54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	d003      	beq.n	8004d64 <_fwalk_sglue+0x38>
 8004d5c:	4629      	mov	r1, r5
 8004d5e:	4638      	mov	r0, r7
 8004d60:	47c0      	blx	r8
 8004d62:	4306      	orrs	r6, r0
 8004d64:	3568      	adds	r5, #104	; 0x68
 8004d66:	e7e9      	b.n	8004d3c <_fwalk_sglue+0x10>

08004d68 <siprintf>:
 8004d68:	b40e      	push	{r1, r2, r3}
 8004d6a:	b500      	push	{lr}
 8004d6c:	b09c      	sub	sp, #112	; 0x70
 8004d6e:	ab1d      	add	r3, sp, #116	; 0x74
 8004d70:	9002      	str	r0, [sp, #8]
 8004d72:	9006      	str	r0, [sp, #24]
 8004d74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d78:	4809      	ldr	r0, [pc, #36]	; (8004da0 <siprintf+0x38>)
 8004d7a:	9107      	str	r1, [sp, #28]
 8004d7c:	9104      	str	r1, [sp, #16]
 8004d7e:	4909      	ldr	r1, [pc, #36]	; (8004da4 <siprintf+0x3c>)
 8004d80:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d84:	9105      	str	r1, [sp, #20]
 8004d86:	6800      	ldr	r0, [r0, #0]
 8004d88:	9301      	str	r3, [sp, #4]
 8004d8a:	a902      	add	r1, sp, #8
 8004d8c:	f001 fc20 	bl	80065d0 <_svfiprintf_r>
 8004d90:	9b02      	ldr	r3, [sp, #8]
 8004d92:	2200      	movs	r2, #0
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	b01c      	add	sp, #112	; 0x70
 8004d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d9c:	b003      	add	sp, #12
 8004d9e:	4770      	bx	lr
 8004da0:	20000064 	.word	0x20000064
 8004da4:	ffff0208 	.word	0xffff0208

08004da8 <__sread>:
 8004da8:	b510      	push	{r4, lr}
 8004daa:	460c      	mov	r4, r1
 8004dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004db0:	f000 f86c 	bl	8004e8c <_read_r>
 8004db4:	2800      	cmp	r0, #0
 8004db6:	bfab      	itete	ge
 8004db8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004dba:	89a3      	ldrhlt	r3, [r4, #12]
 8004dbc:	181b      	addge	r3, r3, r0
 8004dbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004dc2:	bfac      	ite	ge
 8004dc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004dc6:	81a3      	strhlt	r3, [r4, #12]
 8004dc8:	bd10      	pop	{r4, pc}

08004dca <__swrite>:
 8004dca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dce:	461f      	mov	r7, r3
 8004dd0:	898b      	ldrh	r3, [r1, #12]
 8004dd2:	05db      	lsls	r3, r3, #23
 8004dd4:	4605      	mov	r5, r0
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	4616      	mov	r6, r2
 8004dda:	d505      	bpl.n	8004de8 <__swrite+0x1e>
 8004ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004de0:	2302      	movs	r3, #2
 8004de2:	2200      	movs	r2, #0
 8004de4:	f000 f840 	bl	8004e68 <_lseek_r>
 8004de8:	89a3      	ldrh	r3, [r4, #12]
 8004dea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004df2:	81a3      	strh	r3, [r4, #12]
 8004df4:	4632      	mov	r2, r6
 8004df6:	463b      	mov	r3, r7
 8004df8:	4628      	mov	r0, r5
 8004dfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dfe:	f000 b857 	b.w	8004eb0 <_write_r>

08004e02 <__sseek>:
 8004e02:	b510      	push	{r4, lr}
 8004e04:	460c      	mov	r4, r1
 8004e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e0a:	f000 f82d 	bl	8004e68 <_lseek_r>
 8004e0e:	1c43      	adds	r3, r0, #1
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	bf15      	itete	ne
 8004e14:	6560      	strne	r0, [r4, #84]	; 0x54
 8004e16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004e1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e1e:	81a3      	strheq	r3, [r4, #12]
 8004e20:	bf18      	it	ne
 8004e22:	81a3      	strhne	r3, [r4, #12]
 8004e24:	bd10      	pop	{r4, pc}

08004e26 <__sclose>:
 8004e26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e2a:	f000 b80d 	b.w	8004e48 <_close_r>

08004e2e <memset>:
 8004e2e:	4402      	add	r2, r0
 8004e30:	4603      	mov	r3, r0
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d100      	bne.n	8004e38 <memset+0xa>
 8004e36:	4770      	bx	lr
 8004e38:	f803 1b01 	strb.w	r1, [r3], #1
 8004e3c:	e7f9      	b.n	8004e32 <memset+0x4>
	...

08004e40 <_localeconv_r>:
 8004e40:	4800      	ldr	r0, [pc, #0]	; (8004e44 <_localeconv_r+0x4>)
 8004e42:	4770      	bx	lr
 8004e44:	20000158 	.word	0x20000158

08004e48 <_close_r>:
 8004e48:	b538      	push	{r3, r4, r5, lr}
 8004e4a:	4d06      	ldr	r5, [pc, #24]	; (8004e64 <_close_r+0x1c>)
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	4604      	mov	r4, r0
 8004e50:	4608      	mov	r0, r1
 8004e52:	602b      	str	r3, [r5, #0]
 8004e54:	f7fc feb9 	bl	8001bca <_close>
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	d102      	bne.n	8004e62 <_close_r+0x1a>
 8004e5c:	682b      	ldr	r3, [r5, #0]
 8004e5e:	b103      	cbz	r3, 8004e62 <_close_r+0x1a>
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	20000418 	.word	0x20000418

08004e68 <_lseek_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4d07      	ldr	r5, [pc, #28]	; (8004e88 <_lseek_r+0x20>)
 8004e6c:	4604      	mov	r4, r0
 8004e6e:	4608      	mov	r0, r1
 8004e70:	4611      	mov	r1, r2
 8004e72:	2200      	movs	r2, #0
 8004e74:	602a      	str	r2, [r5, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f7fc fece 	bl	8001c18 <_lseek>
 8004e7c:	1c43      	adds	r3, r0, #1
 8004e7e:	d102      	bne.n	8004e86 <_lseek_r+0x1e>
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	b103      	cbz	r3, 8004e86 <_lseek_r+0x1e>
 8004e84:	6023      	str	r3, [r4, #0]
 8004e86:	bd38      	pop	{r3, r4, r5, pc}
 8004e88:	20000418 	.word	0x20000418

08004e8c <_read_r>:
 8004e8c:	b538      	push	{r3, r4, r5, lr}
 8004e8e:	4d07      	ldr	r5, [pc, #28]	; (8004eac <_read_r+0x20>)
 8004e90:	4604      	mov	r4, r0
 8004e92:	4608      	mov	r0, r1
 8004e94:	4611      	mov	r1, r2
 8004e96:	2200      	movs	r2, #0
 8004e98:	602a      	str	r2, [r5, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	f7fc fe5c 	bl	8001b58 <_read>
 8004ea0:	1c43      	adds	r3, r0, #1
 8004ea2:	d102      	bne.n	8004eaa <_read_r+0x1e>
 8004ea4:	682b      	ldr	r3, [r5, #0]
 8004ea6:	b103      	cbz	r3, 8004eaa <_read_r+0x1e>
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	bd38      	pop	{r3, r4, r5, pc}
 8004eac:	20000418 	.word	0x20000418

08004eb0 <_write_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4d07      	ldr	r5, [pc, #28]	; (8004ed0 <_write_r+0x20>)
 8004eb4:	4604      	mov	r4, r0
 8004eb6:	4608      	mov	r0, r1
 8004eb8:	4611      	mov	r1, r2
 8004eba:	2200      	movs	r2, #0
 8004ebc:	602a      	str	r2, [r5, #0]
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	f7fc fe67 	bl	8001b92 <_write>
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d102      	bne.n	8004ece <_write_r+0x1e>
 8004ec8:	682b      	ldr	r3, [r5, #0]
 8004eca:	b103      	cbz	r3, 8004ece <_write_r+0x1e>
 8004ecc:	6023      	str	r3, [r4, #0]
 8004ece:	bd38      	pop	{r3, r4, r5, pc}
 8004ed0:	20000418 	.word	0x20000418

08004ed4 <__errno>:
 8004ed4:	4b01      	ldr	r3, [pc, #4]	; (8004edc <__errno+0x8>)
 8004ed6:	6818      	ldr	r0, [r3, #0]
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20000064 	.word	0x20000064

08004ee0 <__libc_init_array>:
 8004ee0:	b570      	push	{r4, r5, r6, lr}
 8004ee2:	4d0d      	ldr	r5, [pc, #52]	; (8004f18 <__libc_init_array+0x38>)
 8004ee4:	4c0d      	ldr	r4, [pc, #52]	; (8004f1c <__libc_init_array+0x3c>)
 8004ee6:	1b64      	subs	r4, r4, r5
 8004ee8:	10a4      	asrs	r4, r4, #2
 8004eea:	2600      	movs	r6, #0
 8004eec:	42a6      	cmp	r6, r4
 8004eee:	d109      	bne.n	8004f04 <__libc_init_array+0x24>
 8004ef0:	4d0b      	ldr	r5, [pc, #44]	; (8004f20 <__libc_init_array+0x40>)
 8004ef2:	4c0c      	ldr	r4, [pc, #48]	; (8004f24 <__libc_init_array+0x44>)
 8004ef4:	f002 f894 	bl	8007020 <_init>
 8004ef8:	1b64      	subs	r4, r4, r5
 8004efa:	10a4      	asrs	r4, r4, #2
 8004efc:	2600      	movs	r6, #0
 8004efe:	42a6      	cmp	r6, r4
 8004f00:	d105      	bne.n	8004f0e <__libc_init_array+0x2e>
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
 8004f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f08:	4798      	blx	r3
 8004f0a:	3601      	adds	r6, #1
 8004f0c:	e7ee      	b.n	8004eec <__libc_init_array+0xc>
 8004f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f12:	4798      	blx	r3
 8004f14:	3601      	adds	r6, #1
 8004f16:	e7f2      	b.n	8004efe <__libc_init_array+0x1e>
 8004f18:	0800742c 	.word	0x0800742c
 8004f1c:	0800742c 	.word	0x0800742c
 8004f20:	0800742c 	.word	0x0800742c
 8004f24:	08007430 	.word	0x08007430

08004f28 <__retarget_lock_init_recursive>:
 8004f28:	4770      	bx	lr

08004f2a <__retarget_lock_acquire_recursive>:
 8004f2a:	4770      	bx	lr

08004f2c <__retarget_lock_release_recursive>:
 8004f2c:	4770      	bx	lr

08004f2e <quorem>:
 8004f2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f32:	6903      	ldr	r3, [r0, #16]
 8004f34:	690c      	ldr	r4, [r1, #16]
 8004f36:	42a3      	cmp	r3, r4
 8004f38:	4607      	mov	r7, r0
 8004f3a:	db7e      	blt.n	800503a <quorem+0x10c>
 8004f3c:	3c01      	subs	r4, #1
 8004f3e:	f101 0814 	add.w	r8, r1, #20
 8004f42:	f100 0514 	add.w	r5, r0, #20
 8004f46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f4a:	9301      	str	r3, [sp, #4]
 8004f4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f54:	3301      	adds	r3, #1
 8004f56:	429a      	cmp	r2, r3
 8004f58:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004f5c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f60:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f64:	d331      	bcc.n	8004fca <quorem+0x9c>
 8004f66:	f04f 0e00 	mov.w	lr, #0
 8004f6a:	4640      	mov	r0, r8
 8004f6c:	46ac      	mov	ip, r5
 8004f6e:	46f2      	mov	sl, lr
 8004f70:	f850 2b04 	ldr.w	r2, [r0], #4
 8004f74:	b293      	uxth	r3, r2
 8004f76:	fb06 e303 	mla	r3, r6, r3, lr
 8004f7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f7e:	0c1a      	lsrs	r2, r3, #16
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	ebaa 0303 	sub.w	r3, sl, r3
 8004f86:	f8dc a000 	ldr.w	sl, [ip]
 8004f8a:	fa13 f38a 	uxtah	r3, r3, sl
 8004f8e:	fb06 220e 	mla	r2, r6, lr, r2
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	9b00      	ldr	r3, [sp, #0]
 8004f96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f9a:	b292      	uxth	r2, r2
 8004f9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004fa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fa4:	f8bd 3000 	ldrh.w	r3, [sp]
 8004fa8:	4581      	cmp	r9, r0
 8004faa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fae:	f84c 3b04 	str.w	r3, [ip], #4
 8004fb2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004fb6:	d2db      	bcs.n	8004f70 <quorem+0x42>
 8004fb8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004fbc:	b92b      	cbnz	r3, 8004fca <quorem+0x9c>
 8004fbe:	9b01      	ldr	r3, [sp, #4]
 8004fc0:	3b04      	subs	r3, #4
 8004fc2:	429d      	cmp	r5, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	d32c      	bcc.n	8005022 <quorem+0xf4>
 8004fc8:	613c      	str	r4, [r7, #16]
 8004fca:	4638      	mov	r0, r7
 8004fcc:	f001 f9a6 	bl	800631c <__mcmp>
 8004fd0:	2800      	cmp	r0, #0
 8004fd2:	db22      	blt.n	800501a <quorem+0xec>
 8004fd4:	3601      	adds	r6, #1
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	2000      	movs	r0, #0
 8004fda:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fde:	f8d1 c000 	ldr.w	ip, [r1]
 8004fe2:	b293      	uxth	r3, r2
 8004fe4:	1ac3      	subs	r3, r0, r3
 8004fe6:	0c12      	lsrs	r2, r2, #16
 8004fe8:	fa13 f38c 	uxtah	r3, r3, ip
 8004fec:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004ff0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ffa:	45c1      	cmp	r9, r8
 8004ffc:	f841 3b04 	str.w	r3, [r1], #4
 8005000:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005004:	d2e9      	bcs.n	8004fda <quorem+0xac>
 8005006:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800500a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800500e:	b922      	cbnz	r2, 800501a <quorem+0xec>
 8005010:	3b04      	subs	r3, #4
 8005012:	429d      	cmp	r5, r3
 8005014:	461a      	mov	r2, r3
 8005016:	d30a      	bcc.n	800502e <quorem+0x100>
 8005018:	613c      	str	r4, [r7, #16]
 800501a:	4630      	mov	r0, r6
 800501c:	b003      	add	sp, #12
 800501e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	3b04      	subs	r3, #4
 8005026:	2a00      	cmp	r2, #0
 8005028:	d1ce      	bne.n	8004fc8 <quorem+0x9a>
 800502a:	3c01      	subs	r4, #1
 800502c:	e7c9      	b.n	8004fc2 <quorem+0x94>
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	3b04      	subs	r3, #4
 8005032:	2a00      	cmp	r2, #0
 8005034:	d1f0      	bne.n	8005018 <quorem+0xea>
 8005036:	3c01      	subs	r4, #1
 8005038:	e7eb      	b.n	8005012 <quorem+0xe4>
 800503a:	2000      	movs	r0, #0
 800503c:	e7ee      	b.n	800501c <quorem+0xee>
	...

08005040 <_dtoa_r>:
 8005040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	ed2d 8b04 	vpush	{d8-d9}
 8005048:	69c5      	ldr	r5, [r0, #28]
 800504a:	b093      	sub	sp, #76	; 0x4c
 800504c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005050:	ec57 6b10 	vmov	r6, r7, d0
 8005054:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005058:	9107      	str	r1, [sp, #28]
 800505a:	4604      	mov	r4, r0
 800505c:	920a      	str	r2, [sp, #40]	; 0x28
 800505e:	930d      	str	r3, [sp, #52]	; 0x34
 8005060:	b975      	cbnz	r5, 8005080 <_dtoa_r+0x40>
 8005062:	2010      	movs	r0, #16
 8005064:	f000 fe2a 	bl	8005cbc <malloc>
 8005068:	4602      	mov	r2, r0
 800506a:	61e0      	str	r0, [r4, #28]
 800506c:	b920      	cbnz	r0, 8005078 <_dtoa_r+0x38>
 800506e:	4bae      	ldr	r3, [pc, #696]	; (8005328 <_dtoa_r+0x2e8>)
 8005070:	21ef      	movs	r1, #239	; 0xef
 8005072:	48ae      	ldr	r0, [pc, #696]	; (800532c <_dtoa_r+0x2ec>)
 8005074:	f001 fc90 	bl	8006998 <__assert_func>
 8005078:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800507c:	6005      	str	r5, [r0, #0]
 800507e:	60c5      	str	r5, [r0, #12]
 8005080:	69e3      	ldr	r3, [r4, #28]
 8005082:	6819      	ldr	r1, [r3, #0]
 8005084:	b151      	cbz	r1, 800509c <_dtoa_r+0x5c>
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	604a      	str	r2, [r1, #4]
 800508a:	2301      	movs	r3, #1
 800508c:	4093      	lsls	r3, r2
 800508e:	608b      	str	r3, [r1, #8]
 8005090:	4620      	mov	r0, r4
 8005092:	f000 ff07 	bl	8005ea4 <_Bfree>
 8005096:	69e3      	ldr	r3, [r4, #28]
 8005098:	2200      	movs	r2, #0
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	1e3b      	subs	r3, r7, #0
 800509e:	bfbb      	ittet	lt
 80050a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80050a4:	9303      	strlt	r3, [sp, #12]
 80050a6:	2300      	movge	r3, #0
 80050a8:	2201      	movlt	r2, #1
 80050aa:	bfac      	ite	ge
 80050ac:	f8c8 3000 	strge.w	r3, [r8]
 80050b0:	f8c8 2000 	strlt.w	r2, [r8]
 80050b4:	4b9e      	ldr	r3, [pc, #632]	; (8005330 <_dtoa_r+0x2f0>)
 80050b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80050ba:	ea33 0308 	bics.w	r3, r3, r8
 80050be:	d11b      	bne.n	80050f8 <_dtoa_r+0xb8>
 80050c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80050c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80050c6:	6013      	str	r3, [r2, #0]
 80050c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80050cc:	4333      	orrs	r3, r6
 80050ce:	f000 8593 	beq.w	8005bf8 <_dtoa_r+0xbb8>
 80050d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050d4:	b963      	cbnz	r3, 80050f0 <_dtoa_r+0xb0>
 80050d6:	4b97      	ldr	r3, [pc, #604]	; (8005334 <_dtoa_r+0x2f4>)
 80050d8:	e027      	b.n	800512a <_dtoa_r+0xea>
 80050da:	4b97      	ldr	r3, [pc, #604]	; (8005338 <_dtoa_r+0x2f8>)
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	3308      	adds	r3, #8
 80050e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	9800      	ldr	r0, [sp, #0]
 80050e6:	b013      	add	sp, #76	; 0x4c
 80050e8:	ecbd 8b04 	vpop	{d8-d9}
 80050ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f0:	4b90      	ldr	r3, [pc, #576]	; (8005334 <_dtoa_r+0x2f4>)
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	3303      	adds	r3, #3
 80050f6:	e7f3      	b.n	80050e0 <_dtoa_r+0xa0>
 80050f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80050fc:	2200      	movs	r2, #0
 80050fe:	ec51 0b17 	vmov	r0, r1, d7
 8005102:	eeb0 8a47 	vmov.f32	s16, s14
 8005106:	eef0 8a67 	vmov.f32	s17, s15
 800510a:	2300      	movs	r3, #0
 800510c:	f7fb fcfc 	bl	8000b08 <__aeabi_dcmpeq>
 8005110:	4681      	mov	r9, r0
 8005112:	b160      	cbz	r0, 800512e <_dtoa_r+0xee>
 8005114:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005116:	2301      	movs	r3, #1
 8005118:	6013      	str	r3, [r2, #0]
 800511a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 8568 	beq.w	8005bf2 <_dtoa_r+0xbb2>
 8005122:	4b86      	ldr	r3, [pc, #536]	; (800533c <_dtoa_r+0x2fc>)
 8005124:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	3b01      	subs	r3, #1
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	e7da      	b.n	80050e4 <_dtoa_r+0xa4>
 800512e:	aa10      	add	r2, sp, #64	; 0x40
 8005130:	a911      	add	r1, sp, #68	; 0x44
 8005132:	4620      	mov	r0, r4
 8005134:	eeb0 0a48 	vmov.f32	s0, s16
 8005138:	eef0 0a68 	vmov.f32	s1, s17
 800513c:	f001 f994 	bl	8006468 <__d2b>
 8005140:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005144:	4682      	mov	sl, r0
 8005146:	2d00      	cmp	r5, #0
 8005148:	d07f      	beq.n	800524a <_dtoa_r+0x20a>
 800514a:	ee18 3a90 	vmov	r3, s17
 800514e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005152:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005156:	ec51 0b18 	vmov	r0, r1, d8
 800515a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800515e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005162:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005166:	4619      	mov	r1, r3
 8005168:	2200      	movs	r2, #0
 800516a:	4b75      	ldr	r3, [pc, #468]	; (8005340 <_dtoa_r+0x300>)
 800516c:	f7fb f8ac 	bl	80002c8 <__aeabi_dsub>
 8005170:	a367      	add	r3, pc, #412	; (adr r3, 8005310 <_dtoa_r+0x2d0>)
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f7fb fa5f 	bl	8000638 <__aeabi_dmul>
 800517a:	a367      	add	r3, pc, #412	; (adr r3, 8005318 <_dtoa_r+0x2d8>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f7fb f8a4 	bl	80002cc <__adddf3>
 8005184:	4606      	mov	r6, r0
 8005186:	4628      	mov	r0, r5
 8005188:	460f      	mov	r7, r1
 800518a:	f7fb f9eb 	bl	8000564 <__aeabi_i2d>
 800518e:	a364      	add	r3, pc, #400	; (adr r3, 8005320 <_dtoa_r+0x2e0>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f7fb fa50 	bl	8000638 <__aeabi_dmul>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4630      	mov	r0, r6
 800519e:	4639      	mov	r1, r7
 80051a0:	f7fb f894 	bl	80002cc <__adddf3>
 80051a4:	4606      	mov	r6, r0
 80051a6:	460f      	mov	r7, r1
 80051a8:	f7fb fcf6 	bl	8000b98 <__aeabi_d2iz>
 80051ac:	2200      	movs	r2, #0
 80051ae:	4683      	mov	fp, r0
 80051b0:	2300      	movs	r3, #0
 80051b2:	4630      	mov	r0, r6
 80051b4:	4639      	mov	r1, r7
 80051b6:	f7fb fcb1 	bl	8000b1c <__aeabi_dcmplt>
 80051ba:	b148      	cbz	r0, 80051d0 <_dtoa_r+0x190>
 80051bc:	4658      	mov	r0, fp
 80051be:	f7fb f9d1 	bl	8000564 <__aeabi_i2d>
 80051c2:	4632      	mov	r2, r6
 80051c4:	463b      	mov	r3, r7
 80051c6:	f7fb fc9f 	bl	8000b08 <__aeabi_dcmpeq>
 80051ca:	b908      	cbnz	r0, 80051d0 <_dtoa_r+0x190>
 80051cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051d0:	f1bb 0f16 	cmp.w	fp, #22
 80051d4:	d857      	bhi.n	8005286 <_dtoa_r+0x246>
 80051d6:	4b5b      	ldr	r3, [pc, #364]	; (8005344 <_dtoa_r+0x304>)
 80051d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	ec51 0b18 	vmov	r0, r1, d8
 80051e4:	f7fb fc9a 	bl	8000b1c <__aeabi_dcmplt>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	d04e      	beq.n	800528a <_dtoa_r+0x24a>
 80051ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051f0:	2300      	movs	r3, #0
 80051f2:	930c      	str	r3, [sp, #48]	; 0x30
 80051f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051f6:	1b5b      	subs	r3, r3, r5
 80051f8:	1e5a      	subs	r2, r3, #1
 80051fa:	bf45      	ittet	mi
 80051fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8005200:	9305      	strmi	r3, [sp, #20]
 8005202:	2300      	movpl	r3, #0
 8005204:	2300      	movmi	r3, #0
 8005206:	9206      	str	r2, [sp, #24]
 8005208:	bf54      	ite	pl
 800520a:	9305      	strpl	r3, [sp, #20]
 800520c:	9306      	strmi	r3, [sp, #24]
 800520e:	f1bb 0f00 	cmp.w	fp, #0
 8005212:	db3c      	blt.n	800528e <_dtoa_r+0x24e>
 8005214:	9b06      	ldr	r3, [sp, #24]
 8005216:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800521a:	445b      	add	r3, fp
 800521c:	9306      	str	r3, [sp, #24]
 800521e:	2300      	movs	r3, #0
 8005220:	9308      	str	r3, [sp, #32]
 8005222:	9b07      	ldr	r3, [sp, #28]
 8005224:	2b09      	cmp	r3, #9
 8005226:	d868      	bhi.n	80052fa <_dtoa_r+0x2ba>
 8005228:	2b05      	cmp	r3, #5
 800522a:	bfc4      	itt	gt
 800522c:	3b04      	subgt	r3, #4
 800522e:	9307      	strgt	r3, [sp, #28]
 8005230:	9b07      	ldr	r3, [sp, #28]
 8005232:	f1a3 0302 	sub.w	r3, r3, #2
 8005236:	bfcc      	ite	gt
 8005238:	2500      	movgt	r5, #0
 800523a:	2501      	movle	r5, #1
 800523c:	2b03      	cmp	r3, #3
 800523e:	f200 8085 	bhi.w	800534c <_dtoa_r+0x30c>
 8005242:	e8df f003 	tbb	[pc, r3]
 8005246:	3b2e      	.short	0x3b2e
 8005248:	5839      	.short	0x5839
 800524a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800524e:	441d      	add	r5, r3
 8005250:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005254:	2b20      	cmp	r3, #32
 8005256:	bfc1      	itttt	gt
 8005258:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800525c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005260:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005264:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005268:	bfd6      	itet	le
 800526a:	f1c3 0320 	rsble	r3, r3, #32
 800526e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005272:	fa06 f003 	lslle.w	r0, r6, r3
 8005276:	f7fb f965 	bl	8000544 <__aeabi_ui2d>
 800527a:	2201      	movs	r2, #1
 800527c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005280:	3d01      	subs	r5, #1
 8005282:	920e      	str	r2, [sp, #56]	; 0x38
 8005284:	e76f      	b.n	8005166 <_dtoa_r+0x126>
 8005286:	2301      	movs	r3, #1
 8005288:	e7b3      	b.n	80051f2 <_dtoa_r+0x1b2>
 800528a:	900c      	str	r0, [sp, #48]	; 0x30
 800528c:	e7b2      	b.n	80051f4 <_dtoa_r+0x1b4>
 800528e:	9b05      	ldr	r3, [sp, #20]
 8005290:	eba3 030b 	sub.w	r3, r3, fp
 8005294:	9305      	str	r3, [sp, #20]
 8005296:	f1cb 0300 	rsb	r3, fp, #0
 800529a:	9308      	str	r3, [sp, #32]
 800529c:	2300      	movs	r3, #0
 800529e:	930b      	str	r3, [sp, #44]	; 0x2c
 80052a0:	e7bf      	b.n	8005222 <_dtoa_r+0x1e2>
 80052a2:	2300      	movs	r3, #0
 80052a4:	9309      	str	r3, [sp, #36]	; 0x24
 80052a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	dc52      	bgt.n	8005352 <_dtoa_r+0x312>
 80052ac:	2301      	movs	r3, #1
 80052ae:	9301      	str	r3, [sp, #4]
 80052b0:	9304      	str	r3, [sp, #16]
 80052b2:	461a      	mov	r2, r3
 80052b4:	920a      	str	r2, [sp, #40]	; 0x28
 80052b6:	e00b      	b.n	80052d0 <_dtoa_r+0x290>
 80052b8:	2301      	movs	r3, #1
 80052ba:	e7f3      	b.n	80052a4 <_dtoa_r+0x264>
 80052bc:	2300      	movs	r3, #0
 80052be:	9309      	str	r3, [sp, #36]	; 0x24
 80052c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052c2:	445b      	add	r3, fp
 80052c4:	9301      	str	r3, [sp, #4]
 80052c6:	3301      	adds	r3, #1
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	9304      	str	r3, [sp, #16]
 80052cc:	bfb8      	it	lt
 80052ce:	2301      	movlt	r3, #1
 80052d0:	69e0      	ldr	r0, [r4, #28]
 80052d2:	2100      	movs	r1, #0
 80052d4:	2204      	movs	r2, #4
 80052d6:	f102 0614 	add.w	r6, r2, #20
 80052da:	429e      	cmp	r6, r3
 80052dc:	d93d      	bls.n	800535a <_dtoa_r+0x31a>
 80052de:	6041      	str	r1, [r0, #4]
 80052e0:	4620      	mov	r0, r4
 80052e2:	f000 fd9f 	bl	8005e24 <_Balloc>
 80052e6:	9000      	str	r0, [sp, #0]
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d139      	bne.n	8005360 <_dtoa_r+0x320>
 80052ec:	4b16      	ldr	r3, [pc, #88]	; (8005348 <_dtoa_r+0x308>)
 80052ee:	4602      	mov	r2, r0
 80052f0:	f240 11af 	movw	r1, #431	; 0x1af
 80052f4:	e6bd      	b.n	8005072 <_dtoa_r+0x32>
 80052f6:	2301      	movs	r3, #1
 80052f8:	e7e1      	b.n	80052be <_dtoa_r+0x27e>
 80052fa:	2501      	movs	r5, #1
 80052fc:	2300      	movs	r3, #0
 80052fe:	9307      	str	r3, [sp, #28]
 8005300:	9509      	str	r5, [sp, #36]	; 0x24
 8005302:	f04f 33ff 	mov.w	r3, #4294967295
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	9304      	str	r3, [sp, #16]
 800530a:	2200      	movs	r2, #0
 800530c:	2312      	movs	r3, #18
 800530e:	e7d1      	b.n	80052b4 <_dtoa_r+0x274>
 8005310:	636f4361 	.word	0x636f4361
 8005314:	3fd287a7 	.word	0x3fd287a7
 8005318:	8b60c8b3 	.word	0x8b60c8b3
 800531c:	3fc68a28 	.word	0x3fc68a28
 8005320:	509f79fb 	.word	0x509f79fb
 8005324:	3fd34413 	.word	0x3fd34413
 8005328:	080070f5 	.word	0x080070f5
 800532c:	0800710c 	.word	0x0800710c
 8005330:	7ff00000 	.word	0x7ff00000
 8005334:	080070f1 	.word	0x080070f1
 8005338:	080070e8 	.word	0x080070e8
 800533c:	080070c5 	.word	0x080070c5
 8005340:	3ff80000 	.word	0x3ff80000
 8005344:	080071f8 	.word	0x080071f8
 8005348:	08007164 	.word	0x08007164
 800534c:	2301      	movs	r3, #1
 800534e:	9309      	str	r3, [sp, #36]	; 0x24
 8005350:	e7d7      	b.n	8005302 <_dtoa_r+0x2c2>
 8005352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005354:	9301      	str	r3, [sp, #4]
 8005356:	9304      	str	r3, [sp, #16]
 8005358:	e7ba      	b.n	80052d0 <_dtoa_r+0x290>
 800535a:	3101      	adds	r1, #1
 800535c:	0052      	lsls	r2, r2, #1
 800535e:	e7ba      	b.n	80052d6 <_dtoa_r+0x296>
 8005360:	69e3      	ldr	r3, [r4, #28]
 8005362:	9a00      	ldr	r2, [sp, #0]
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	9b04      	ldr	r3, [sp, #16]
 8005368:	2b0e      	cmp	r3, #14
 800536a:	f200 80a8 	bhi.w	80054be <_dtoa_r+0x47e>
 800536e:	2d00      	cmp	r5, #0
 8005370:	f000 80a5 	beq.w	80054be <_dtoa_r+0x47e>
 8005374:	f1bb 0f00 	cmp.w	fp, #0
 8005378:	dd38      	ble.n	80053ec <_dtoa_r+0x3ac>
 800537a:	4bc0      	ldr	r3, [pc, #768]	; (800567c <_dtoa_r+0x63c>)
 800537c:	f00b 020f 	and.w	r2, fp, #15
 8005380:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005384:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005388:	e9d3 6700 	ldrd	r6, r7, [r3]
 800538c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005390:	d019      	beq.n	80053c6 <_dtoa_r+0x386>
 8005392:	4bbb      	ldr	r3, [pc, #748]	; (8005680 <_dtoa_r+0x640>)
 8005394:	ec51 0b18 	vmov	r0, r1, d8
 8005398:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800539c:	f7fb fa76 	bl	800088c <__aeabi_ddiv>
 80053a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053a4:	f008 080f 	and.w	r8, r8, #15
 80053a8:	2503      	movs	r5, #3
 80053aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005680 <_dtoa_r+0x640>
 80053ae:	f1b8 0f00 	cmp.w	r8, #0
 80053b2:	d10a      	bne.n	80053ca <_dtoa_r+0x38a>
 80053b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053b8:	4632      	mov	r2, r6
 80053ba:	463b      	mov	r3, r7
 80053bc:	f7fb fa66 	bl	800088c <__aeabi_ddiv>
 80053c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053c4:	e02b      	b.n	800541e <_dtoa_r+0x3de>
 80053c6:	2502      	movs	r5, #2
 80053c8:	e7ef      	b.n	80053aa <_dtoa_r+0x36a>
 80053ca:	f018 0f01 	tst.w	r8, #1
 80053ce:	d008      	beq.n	80053e2 <_dtoa_r+0x3a2>
 80053d0:	4630      	mov	r0, r6
 80053d2:	4639      	mov	r1, r7
 80053d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80053d8:	f7fb f92e 	bl	8000638 <__aeabi_dmul>
 80053dc:	3501      	adds	r5, #1
 80053de:	4606      	mov	r6, r0
 80053e0:	460f      	mov	r7, r1
 80053e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80053e6:	f109 0908 	add.w	r9, r9, #8
 80053ea:	e7e0      	b.n	80053ae <_dtoa_r+0x36e>
 80053ec:	f000 809f 	beq.w	800552e <_dtoa_r+0x4ee>
 80053f0:	f1cb 0600 	rsb	r6, fp, #0
 80053f4:	4ba1      	ldr	r3, [pc, #644]	; (800567c <_dtoa_r+0x63c>)
 80053f6:	4fa2      	ldr	r7, [pc, #648]	; (8005680 <_dtoa_r+0x640>)
 80053f8:	f006 020f 	and.w	r2, r6, #15
 80053fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005404:	ec51 0b18 	vmov	r0, r1, d8
 8005408:	f7fb f916 	bl	8000638 <__aeabi_dmul>
 800540c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005410:	1136      	asrs	r6, r6, #4
 8005412:	2300      	movs	r3, #0
 8005414:	2502      	movs	r5, #2
 8005416:	2e00      	cmp	r6, #0
 8005418:	d17e      	bne.n	8005518 <_dtoa_r+0x4d8>
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1d0      	bne.n	80053c0 <_dtoa_r+0x380>
 800541e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005420:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 8084 	beq.w	8005532 <_dtoa_r+0x4f2>
 800542a:	4b96      	ldr	r3, [pc, #600]	; (8005684 <_dtoa_r+0x644>)
 800542c:	2200      	movs	r2, #0
 800542e:	4640      	mov	r0, r8
 8005430:	4649      	mov	r1, r9
 8005432:	f7fb fb73 	bl	8000b1c <__aeabi_dcmplt>
 8005436:	2800      	cmp	r0, #0
 8005438:	d07b      	beq.n	8005532 <_dtoa_r+0x4f2>
 800543a:	9b04      	ldr	r3, [sp, #16]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d078      	beq.n	8005532 <_dtoa_r+0x4f2>
 8005440:	9b01      	ldr	r3, [sp, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	dd39      	ble.n	80054ba <_dtoa_r+0x47a>
 8005446:	4b90      	ldr	r3, [pc, #576]	; (8005688 <_dtoa_r+0x648>)
 8005448:	2200      	movs	r2, #0
 800544a:	4640      	mov	r0, r8
 800544c:	4649      	mov	r1, r9
 800544e:	f7fb f8f3 	bl	8000638 <__aeabi_dmul>
 8005452:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005456:	9e01      	ldr	r6, [sp, #4]
 8005458:	f10b 37ff 	add.w	r7, fp, #4294967295
 800545c:	3501      	adds	r5, #1
 800545e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005462:	4628      	mov	r0, r5
 8005464:	f7fb f87e 	bl	8000564 <__aeabi_i2d>
 8005468:	4642      	mov	r2, r8
 800546a:	464b      	mov	r3, r9
 800546c:	f7fb f8e4 	bl	8000638 <__aeabi_dmul>
 8005470:	4b86      	ldr	r3, [pc, #536]	; (800568c <_dtoa_r+0x64c>)
 8005472:	2200      	movs	r2, #0
 8005474:	f7fa ff2a 	bl	80002cc <__adddf3>
 8005478:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800547c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005480:	9303      	str	r3, [sp, #12]
 8005482:	2e00      	cmp	r6, #0
 8005484:	d158      	bne.n	8005538 <_dtoa_r+0x4f8>
 8005486:	4b82      	ldr	r3, [pc, #520]	; (8005690 <_dtoa_r+0x650>)
 8005488:	2200      	movs	r2, #0
 800548a:	4640      	mov	r0, r8
 800548c:	4649      	mov	r1, r9
 800548e:	f7fa ff1b 	bl	80002c8 <__aeabi_dsub>
 8005492:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005496:	4680      	mov	r8, r0
 8005498:	4689      	mov	r9, r1
 800549a:	f7fb fb5d 	bl	8000b58 <__aeabi_dcmpgt>
 800549e:	2800      	cmp	r0, #0
 80054a0:	f040 8296 	bne.w	80059d0 <_dtoa_r+0x990>
 80054a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80054a8:	4640      	mov	r0, r8
 80054aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054ae:	4649      	mov	r1, r9
 80054b0:	f7fb fb34 	bl	8000b1c <__aeabi_dcmplt>
 80054b4:	2800      	cmp	r0, #0
 80054b6:	f040 8289 	bne.w	80059cc <_dtoa_r+0x98c>
 80054ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80054be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f2c0 814e 	blt.w	8005762 <_dtoa_r+0x722>
 80054c6:	f1bb 0f0e 	cmp.w	fp, #14
 80054ca:	f300 814a 	bgt.w	8005762 <_dtoa_r+0x722>
 80054ce:	4b6b      	ldr	r3, [pc, #428]	; (800567c <_dtoa_r+0x63c>)
 80054d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80054d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f280 80dc 	bge.w	8005698 <_dtoa_r+0x658>
 80054e0:	9b04      	ldr	r3, [sp, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f300 80d8 	bgt.w	8005698 <_dtoa_r+0x658>
 80054e8:	f040 826f 	bne.w	80059ca <_dtoa_r+0x98a>
 80054ec:	4b68      	ldr	r3, [pc, #416]	; (8005690 <_dtoa_r+0x650>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	4640      	mov	r0, r8
 80054f2:	4649      	mov	r1, r9
 80054f4:	f7fb f8a0 	bl	8000638 <__aeabi_dmul>
 80054f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054fc:	f7fb fb22 	bl	8000b44 <__aeabi_dcmpge>
 8005500:	9e04      	ldr	r6, [sp, #16]
 8005502:	4637      	mov	r7, r6
 8005504:	2800      	cmp	r0, #0
 8005506:	f040 8245 	bne.w	8005994 <_dtoa_r+0x954>
 800550a:	9d00      	ldr	r5, [sp, #0]
 800550c:	2331      	movs	r3, #49	; 0x31
 800550e:	f805 3b01 	strb.w	r3, [r5], #1
 8005512:	f10b 0b01 	add.w	fp, fp, #1
 8005516:	e241      	b.n	800599c <_dtoa_r+0x95c>
 8005518:	07f2      	lsls	r2, r6, #31
 800551a:	d505      	bpl.n	8005528 <_dtoa_r+0x4e8>
 800551c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005520:	f7fb f88a 	bl	8000638 <__aeabi_dmul>
 8005524:	3501      	adds	r5, #1
 8005526:	2301      	movs	r3, #1
 8005528:	1076      	asrs	r6, r6, #1
 800552a:	3708      	adds	r7, #8
 800552c:	e773      	b.n	8005416 <_dtoa_r+0x3d6>
 800552e:	2502      	movs	r5, #2
 8005530:	e775      	b.n	800541e <_dtoa_r+0x3de>
 8005532:	9e04      	ldr	r6, [sp, #16]
 8005534:	465f      	mov	r7, fp
 8005536:	e792      	b.n	800545e <_dtoa_r+0x41e>
 8005538:	9900      	ldr	r1, [sp, #0]
 800553a:	4b50      	ldr	r3, [pc, #320]	; (800567c <_dtoa_r+0x63c>)
 800553c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005540:	4431      	add	r1, r6
 8005542:	9102      	str	r1, [sp, #8]
 8005544:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005546:	eeb0 9a47 	vmov.f32	s18, s14
 800554a:	eef0 9a67 	vmov.f32	s19, s15
 800554e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005552:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005556:	2900      	cmp	r1, #0
 8005558:	d044      	beq.n	80055e4 <_dtoa_r+0x5a4>
 800555a:	494e      	ldr	r1, [pc, #312]	; (8005694 <_dtoa_r+0x654>)
 800555c:	2000      	movs	r0, #0
 800555e:	f7fb f995 	bl	800088c <__aeabi_ddiv>
 8005562:	ec53 2b19 	vmov	r2, r3, d9
 8005566:	f7fa feaf 	bl	80002c8 <__aeabi_dsub>
 800556a:	9d00      	ldr	r5, [sp, #0]
 800556c:	ec41 0b19 	vmov	d9, r0, r1
 8005570:	4649      	mov	r1, r9
 8005572:	4640      	mov	r0, r8
 8005574:	f7fb fb10 	bl	8000b98 <__aeabi_d2iz>
 8005578:	4606      	mov	r6, r0
 800557a:	f7fa fff3 	bl	8000564 <__aeabi_i2d>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4640      	mov	r0, r8
 8005584:	4649      	mov	r1, r9
 8005586:	f7fa fe9f 	bl	80002c8 <__aeabi_dsub>
 800558a:	3630      	adds	r6, #48	; 0x30
 800558c:	f805 6b01 	strb.w	r6, [r5], #1
 8005590:	ec53 2b19 	vmov	r2, r3, d9
 8005594:	4680      	mov	r8, r0
 8005596:	4689      	mov	r9, r1
 8005598:	f7fb fac0 	bl	8000b1c <__aeabi_dcmplt>
 800559c:	2800      	cmp	r0, #0
 800559e:	d164      	bne.n	800566a <_dtoa_r+0x62a>
 80055a0:	4642      	mov	r2, r8
 80055a2:	464b      	mov	r3, r9
 80055a4:	4937      	ldr	r1, [pc, #220]	; (8005684 <_dtoa_r+0x644>)
 80055a6:	2000      	movs	r0, #0
 80055a8:	f7fa fe8e 	bl	80002c8 <__aeabi_dsub>
 80055ac:	ec53 2b19 	vmov	r2, r3, d9
 80055b0:	f7fb fab4 	bl	8000b1c <__aeabi_dcmplt>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f040 80b6 	bne.w	8005726 <_dtoa_r+0x6e6>
 80055ba:	9b02      	ldr	r3, [sp, #8]
 80055bc:	429d      	cmp	r5, r3
 80055be:	f43f af7c 	beq.w	80054ba <_dtoa_r+0x47a>
 80055c2:	4b31      	ldr	r3, [pc, #196]	; (8005688 <_dtoa_r+0x648>)
 80055c4:	ec51 0b19 	vmov	r0, r1, d9
 80055c8:	2200      	movs	r2, #0
 80055ca:	f7fb f835 	bl	8000638 <__aeabi_dmul>
 80055ce:	4b2e      	ldr	r3, [pc, #184]	; (8005688 <_dtoa_r+0x648>)
 80055d0:	ec41 0b19 	vmov	d9, r0, r1
 80055d4:	2200      	movs	r2, #0
 80055d6:	4640      	mov	r0, r8
 80055d8:	4649      	mov	r1, r9
 80055da:	f7fb f82d 	bl	8000638 <__aeabi_dmul>
 80055de:	4680      	mov	r8, r0
 80055e0:	4689      	mov	r9, r1
 80055e2:	e7c5      	b.n	8005570 <_dtoa_r+0x530>
 80055e4:	ec51 0b17 	vmov	r0, r1, d7
 80055e8:	f7fb f826 	bl	8000638 <__aeabi_dmul>
 80055ec:	9b02      	ldr	r3, [sp, #8]
 80055ee:	9d00      	ldr	r5, [sp, #0]
 80055f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80055f2:	ec41 0b19 	vmov	d9, r0, r1
 80055f6:	4649      	mov	r1, r9
 80055f8:	4640      	mov	r0, r8
 80055fa:	f7fb facd 	bl	8000b98 <__aeabi_d2iz>
 80055fe:	4606      	mov	r6, r0
 8005600:	f7fa ffb0 	bl	8000564 <__aeabi_i2d>
 8005604:	3630      	adds	r6, #48	; 0x30
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4640      	mov	r0, r8
 800560c:	4649      	mov	r1, r9
 800560e:	f7fa fe5b 	bl	80002c8 <__aeabi_dsub>
 8005612:	f805 6b01 	strb.w	r6, [r5], #1
 8005616:	9b02      	ldr	r3, [sp, #8]
 8005618:	429d      	cmp	r5, r3
 800561a:	4680      	mov	r8, r0
 800561c:	4689      	mov	r9, r1
 800561e:	f04f 0200 	mov.w	r2, #0
 8005622:	d124      	bne.n	800566e <_dtoa_r+0x62e>
 8005624:	4b1b      	ldr	r3, [pc, #108]	; (8005694 <_dtoa_r+0x654>)
 8005626:	ec51 0b19 	vmov	r0, r1, d9
 800562a:	f7fa fe4f 	bl	80002cc <__adddf3>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	4640      	mov	r0, r8
 8005634:	4649      	mov	r1, r9
 8005636:	f7fb fa8f 	bl	8000b58 <__aeabi_dcmpgt>
 800563a:	2800      	cmp	r0, #0
 800563c:	d173      	bne.n	8005726 <_dtoa_r+0x6e6>
 800563e:	ec53 2b19 	vmov	r2, r3, d9
 8005642:	4914      	ldr	r1, [pc, #80]	; (8005694 <_dtoa_r+0x654>)
 8005644:	2000      	movs	r0, #0
 8005646:	f7fa fe3f 	bl	80002c8 <__aeabi_dsub>
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	4640      	mov	r0, r8
 8005650:	4649      	mov	r1, r9
 8005652:	f7fb fa63 	bl	8000b1c <__aeabi_dcmplt>
 8005656:	2800      	cmp	r0, #0
 8005658:	f43f af2f 	beq.w	80054ba <_dtoa_r+0x47a>
 800565c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800565e:	1e6b      	subs	r3, r5, #1
 8005660:	930f      	str	r3, [sp, #60]	; 0x3c
 8005662:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005666:	2b30      	cmp	r3, #48	; 0x30
 8005668:	d0f8      	beq.n	800565c <_dtoa_r+0x61c>
 800566a:	46bb      	mov	fp, r7
 800566c:	e04a      	b.n	8005704 <_dtoa_r+0x6c4>
 800566e:	4b06      	ldr	r3, [pc, #24]	; (8005688 <_dtoa_r+0x648>)
 8005670:	f7fa ffe2 	bl	8000638 <__aeabi_dmul>
 8005674:	4680      	mov	r8, r0
 8005676:	4689      	mov	r9, r1
 8005678:	e7bd      	b.n	80055f6 <_dtoa_r+0x5b6>
 800567a:	bf00      	nop
 800567c:	080071f8 	.word	0x080071f8
 8005680:	080071d0 	.word	0x080071d0
 8005684:	3ff00000 	.word	0x3ff00000
 8005688:	40240000 	.word	0x40240000
 800568c:	401c0000 	.word	0x401c0000
 8005690:	40140000 	.word	0x40140000
 8005694:	3fe00000 	.word	0x3fe00000
 8005698:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800569c:	9d00      	ldr	r5, [sp, #0]
 800569e:	4642      	mov	r2, r8
 80056a0:	464b      	mov	r3, r9
 80056a2:	4630      	mov	r0, r6
 80056a4:	4639      	mov	r1, r7
 80056a6:	f7fb f8f1 	bl	800088c <__aeabi_ddiv>
 80056aa:	f7fb fa75 	bl	8000b98 <__aeabi_d2iz>
 80056ae:	9001      	str	r0, [sp, #4]
 80056b0:	f7fa ff58 	bl	8000564 <__aeabi_i2d>
 80056b4:	4642      	mov	r2, r8
 80056b6:	464b      	mov	r3, r9
 80056b8:	f7fa ffbe 	bl	8000638 <__aeabi_dmul>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4630      	mov	r0, r6
 80056c2:	4639      	mov	r1, r7
 80056c4:	f7fa fe00 	bl	80002c8 <__aeabi_dsub>
 80056c8:	9e01      	ldr	r6, [sp, #4]
 80056ca:	9f04      	ldr	r7, [sp, #16]
 80056cc:	3630      	adds	r6, #48	; 0x30
 80056ce:	f805 6b01 	strb.w	r6, [r5], #1
 80056d2:	9e00      	ldr	r6, [sp, #0]
 80056d4:	1bae      	subs	r6, r5, r6
 80056d6:	42b7      	cmp	r7, r6
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	d134      	bne.n	8005748 <_dtoa_r+0x708>
 80056de:	f7fa fdf5 	bl	80002cc <__adddf3>
 80056e2:	4642      	mov	r2, r8
 80056e4:	464b      	mov	r3, r9
 80056e6:	4606      	mov	r6, r0
 80056e8:	460f      	mov	r7, r1
 80056ea:	f7fb fa35 	bl	8000b58 <__aeabi_dcmpgt>
 80056ee:	b9c8      	cbnz	r0, 8005724 <_dtoa_r+0x6e4>
 80056f0:	4642      	mov	r2, r8
 80056f2:	464b      	mov	r3, r9
 80056f4:	4630      	mov	r0, r6
 80056f6:	4639      	mov	r1, r7
 80056f8:	f7fb fa06 	bl	8000b08 <__aeabi_dcmpeq>
 80056fc:	b110      	cbz	r0, 8005704 <_dtoa_r+0x6c4>
 80056fe:	9b01      	ldr	r3, [sp, #4]
 8005700:	07db      	lsls	r3, r3, #31
 8005702:	d40f      	bmi.n	8005724 <_dtoa_r+0x6e4>
 8005704:	4651      	mov	r1, sl
 8005706:	4620      	mov	r0, r4
 8005708:	f000 fbcc 	bl	8005ea4 <_Bfree>
 800570c:	2300      	movs	r3, #0
 800570e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005710:	702b      	strb	r3, [r5, #0]
 8005712:	f10b 0301 	add.w	r3, fp, #1
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800571a:	2b00      	cmp	r3, #0
 800571c:	f43f ace2 	beq.w	80050e4 <_dtoa_r+0xa4>
 8005720:	601d      	str	r5, [r3, #0]
 8005722:	e4df      	b.n	80050e4 <_dtoa_r+0xa4>
 8005724:	465f      	mov	r7, fp
 8005726:	462b      	mov	r3, r5
 8005728:	461d      	mov	r5, r3
 800572a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800572e:	2a39      	cmp	r2, #57	; 0x39
 8005730:	d106      	bne.n	8005740 <_dtoa_r+0x700>
 8005732:	9a00      	ldr	r2, [sp, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d1f7      	bne.n	8005728 <_dtoa_r+0x6e8>
 8005738:	9900      	ldr	r1, [sp, #0]
 800573a:	2230      	movs	r2, #48	; 0x30
 800573c:	3701      	adds	r7, #1
 800573e:	700a      	strb	r2, [r1, #0]
 8005740:	781a      	ldrb	r2, [r3, #0]
 8005742:	3201      	adds	r2, #1
 8005744:	701a      	strb	r2, [r3, #0]
 8005746:	e790      	b.n	800566a <_dtoa_r+0x62a>
 8005748:	4ba3      	ldr	r3, [pc, #652]	; (80059d8 <_dtoa_r+0x998>)
 800574a:	2200      	movs	r2, #0
 800574c:	f7fa ff74 	bl	8000638 <__aeabi_dmul>
 8005750:	2200      	movs	r2, #0
 8005752:	2300      	movs	r3, #0
 8005754:	4606      	mov	r6, r0
 8005756:	460f      	mov	r7, r1
 8005758:	f7fb f9d6 	bl	8000b08 <__aeabi_dcmpeq>
 800575c:	2800      	cmp	r0, #0
 800575e:	d09e      	beq.n	800569e <_dtoa_r+0x65e>
 8005760:	e7d0      	b.n	8005704 <_dtoa_r+0x6c4>
 8005762:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005764:	2a00      	cmp	r2, #0
 8005766:	f000 80ca 	beq.w	80058fe <_dtoa_r+0x8be>
 800576a:	9a07      	ldr	r2, [sp, #28]
 800576c:	2a01      	cmp	r2, #1
 800576e:	f300 80ad 	bgt.w	80058cc <_dtoa_r+0x88c>
 8005772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005774:	2a00      	cmp	r2, #0
 8005776:	f000 80a5 	beq.w	80058c4 <_dtoa_r+0x884>
 800577a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800577e:	9e08      	ldr	r6, [sp, #32]
 8005780:	9d05      	ldr	r5, [sp, #20]
 8005782:	9a05      	ldr	r2, [sp, #20]
 8005784:	441a      	add	r2, r3
 8005786:	9205      	str	r2, [sp, #20]
 8005788:	9a06      	ldr	r2, [sp, #24]
 800578a:	2101      	movs	r1, #1
 800578c:	441a      	add	r2, r3
 800578e:	4620      	mov	r0, r4
 8005790:	9206      	str	r2, [sp, #24]
 8005792:	f000 fc3d 	bl	8006010 <__i2b>
 8005796:	4607      	mov	r7, r0
 8005798:	b165      	cbz	r5, 80057b4 <_dtoa_r+0x774>
 800579a:	9b06      	ldr	r3, [sp, #24]
 800579c:	2b00      	cmp	r3, #0
 800579e:	dd09      	ble.n	80057b4 <_dtoa_r+0x774>
 80057a0:	42ab      	cmp	r3, r5
 80057a2:	9a05      	ldr	r2, [sp, #20]
 80057a4:	bfa8      	it	ge
 80057a6:	462b      	movge	r3, r5
 80057a8:	1ad2      	subs	r2, r2, r3
 80057aa:	9205      	str	r2, [sp, #20]
 80057ac:	9a06      	ldr	r2, [sp, #24]
 80057ae:	1aed      	subs	r5, r5, r3
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	9306      	str	r3, [sp, #24]
 80057b4:	9b08      	ldr	r3, [sp, #32]
 80057b6:	b1f3      	cbz	r3, 80057f6 <_dtoa_r+0x7b6>
 80057b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 80a3 	beq.w	8005906 <_dtoa_r+0x8c6>
 80057c0:	2e00      	cmp	r6, #0
 80057c2:	dd10      	ble.n	80057e6 <_dtoa_r+0x7a6>
 80057c4:	4639      	mov	r1, r7
 80057c6:	4632      	mov	r2, r6
 80057c8:	4620      	mov	r0, r4
 80057ca:	f000 fce1 	bl	8006190 <__pow5mult>
 80057ce:	4652      	mov	r2, sl
 80057d0:	4601      	mov	r1, r0
 80057d2:	4607      	mov	r7, r0
 80057d4:	4620      	mov	r0, r4
 80057d6:	f000 fc31 	bl	800603c <__multiply>
 80057da:	4651      	mov	r1, sl
 80057dc:	4680      	mov	r8, r0
 80057de:	4620      	mov	r0, r4
 80057e0:	f000 fb60 	bl	8005ea4 <_Bfree>
 80057e4:	46c2      	mov	sl, r8
 80057e6:	9b08      	ldr	r3, [sp, #32]
 80057e8:	1b9a      	subs	r2, r3, r6
 80057ea:	d004      	beq.n	80057f6 <_dtoa_r+0x7b6>
 80057ec:	4651      	mov	r1, sl
 80057ee:	4620      	mov	r0, r4
 80057f0:	f000 fcce 	bl	8006190 <__pow5mult>
 80057f4:	4682      	mov	sl, r0
 80057f6:	2101      	movs	r1, #1
 80057f8:	4620      	mov	r0, r4
 80057fa:	f000 fc09 	bl	8006010 <__i2b>
 80057fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005800:	2b00      	cmp	r3, #0
 8005802:	4606      	mov	r6, r0
 8005804:	f340 8081 	ble.w	800590a <_dtoa_r+0x8ca>
 8005808:	461a      	mov	r2, r3
 800580a:	4601      	mov	r1, r0
 800580c:	4620      	mov	r0, r4
 800580e:	f000 fcbf 	bl	8006190 <__pow5mult>
 8005812:	9b07      	ldr	r3, [sp, #28]
 8005814:	2b01      	cmp	r3, #1
 8005816:	4606      	mov	r6, r0
 8005818:	dd7a      	ble.n	8005910 <_dtoa_r+0x8d0>
 800581a:	f04f 0800 	mov.w	r8, #0
 800581e:	6933      	ldr	r3, [r6, #16]
 8005820:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005824:	6918      	ldr	r0, [r3, #16]
 8005826:	f000 fba5 	bl	8005f74 <__hi0bits>
 800582a:	f1c0 0020 	rsb	r0, r0, #32
 800582e:	9b06      	ldr	r3, [sp, #24]
 8005830:	4418      	add	r0, r3
 8005832:	f010 001f 	ands.w	r0, r0, #31
 8005836:	f000 8094 	beq.w	8005962 <_dtoa_r+0x922>
 800583a:	f1c0 0320 	rsb	r3, r0, #32
 800583e:	2b04      	cmp	r3, #4
 8005840:	f340 8085 	ble.w	800594e <_dtoa_r+0x90e>
 8005844:	9b05      	ldr	r3, [sp, #20]
 8005846:	f1c0 001c 	rsb	r0, r0, #28
 800584a:	4403      	add	r3, r0
 800584c:	9305      	str	r3, [sp, #20]
 800584e:	9b06      	ldr	r3, [sp, #24]
 8005850:	4403      	add	r3, r0
 8005852:	4405      	add	r5, r0
 8005854:	9306      	str	r3, [sp, #24]
 8005856:	9b05      	ldr	r3, [sp, #20]
 8005858:	2b00      	cmp	r3, #0
 800585a:	dd05      	ble.n	8005868 <_dtoa_r+0x828>
 800585c:	4651      	mov	r1, sl
 800585e:	461a      	mov	r2, r3
 8005860:	4620      	mov	r0, r4
 8005862:	f000 fcef 	bl	8006244 <__lshift>
 8005866:	4682      	mov	sl, r0
 8005868:	9b06      	ldr	r3, [sp, #24]
 800586a:	2b00      	cmp	r3, #0
 800586c:	dd05      	ble.n	800587a <_dtoa_r+0x83a>
 800586e:	4631      	mov	r1, r6
 8005870:	461a      	mov	r2, r3
 8005872:	4620      	mov	r0, r4
 8005874:	f000 fce6 	bl	8006244 <__lshift>
 8005878:	4606      	mov	r6, r0
 800587a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800587c:	2b00      	cmp	r3, #0
 800587e:	d072      	beq.n	8005966 <_dtoa_r+0x926>
 8005880:	4631      	mov	r1, r6
 8005882:	4650      	mov	r0, sl
 8005884:	f000 fd4a 	bl	800631c <__mcmp>
 8005888:	2800      	cmp	r0, #0
 800588a:	da6c      	bge.n	8005966 <_dtoa_r+0x926>
 800588c:	2300      	movs	r3, #0
 800588e:	4651      	mov	r1, sl
 8005890:	220a      	movs	r2, #10
 8005892:	4620      	mov	r0, r4
 8005894:	f000 fb28 	bl	8005ee8 <__multadd>
 8005898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800589a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800589e:	4682      	mov	sl, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 81b0 	beq.w	8005c06 <_dtoa_r+0xbc6>
 80058a6:	2300      	movs	r3, #0
 80058a8:	4639      	mov	r1, r7
 80058aa:	220a      	movs	r2, #10
 80058ac:	4620      	mov	r0, r4
 80058ae:	f000 fb1b 	bl	8005ee8 <__multadd>
 80058b2:	9b01      	ldr	r3, [sp, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	4607      	mov	r7, r0
 80058b8:	f300 8096 	bgt.w	80059e8 <_dtoa_r+0x9a8>
 80058bc:	9b07      	ldr	r3, [sp, #28]
 80058be:	2b02      	cmp	r3, #2
 80058c0:	dc59      	bgt.n	8005976 <_dtoa_r+0x936>
 80058c2:	e091      	b.n	80059e8 <_dtoa_r+0x9a8>
 80058c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80058ca:	e758      	b.n	800577e <_dtoa_r+0x73e>
 80058cc:	9b04      	ldr	r3, [sp, #16]
 80058ce:	1e5e      	subs	r6, r3, #1
 80058d0:	9b08      	ldr	r3, [sp, #32]
 80058d2:	42b3      	cmp	r3, r6
 80058d4:	bfbf      	itttt	lt
 80058d6:	9b08      	ldrlt	r3, [sp, #32]
 80058d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80058da:	9608      	strlt	r6, [sp, #32]
 80058dc:	1af3      	sublt	r3, r6, r3
 80058de:	bfb4      	ite	lt
 80058e0:	18d2      	addlt	r2, r2, r3
 80058e2:	1b9e      	subge	r6, r3, r6
 80058e4:	9b04      	ldr	r3, [sp, #16]
 80058e6:	bfbc      	itt	lt
 80058e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80058ea:	2600      	movlt	r6, #0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	bfb7      	itett	lt
 80058f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80058f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80058f8:	1a9d      	sublt	r5, r3, r2
 80058fa:	2300      	movlt	r3, #0
 80058fc:	e741      	b.n	8005782 <_dtoa_r+0x742>
 80058fe:	9e08      	ldr	r6, [sp, #32]
 8005900:	9d05      	ldr	r5, [sp, #20]
 8005902:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005904:	e748      	b.n	8005798 <_dtoa_r+0x758>
 8005906:	9a08      	ldr	r2, [sp, #32]
 8005908:	e770      	b.n	80057ec <_dtoa_r+0x7ac>
 800590a:	9b07      	ldr	r3, [sp, #28]
 800590c:	2b01      	cmp	r3, #1
 800590e:	dc19      	bgt.n	8005944 <_dtoa_r+0x904>
 8005910:	9b02      	ldr	r3, [sp, #8]
 8005912:	b9bb      	cbnz	r3, 8005944 <_dtoa_r+0x904>
 8005914:	9b03      	ldr	r3, [sp, #12]
 8005916:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800591a:	b99b      	cbnz	r3, 8005944 <_dtoa_r+0x904>
 800591c:	9b03      	ldr	r3, [sp, #12]
 800591e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005922:	0d1b      	lsrs	r3, r3, #20
 8005924:	051b      	lsls	r3, r3, #20
 8005926:	b183      	cbz	r3, 800594a <_dtoa_r+0x90a>
 8005928:	9b05      	ldr	r3, [sp, #20]
 800592a:	3301      	adds	r3, #1
 800592c:	9305      	str	r3, [sp, #20]
 800592e:	9b06      	ldr	r3, [sp, #24]
 8005930:	3301      	adds	r3, #1
 8005932:	9306      	str	r3, [sp, #24]
 8005934:	f04f 0801 	mov.w	r8, #1
 8005938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800593a:	2b00      	cmp	r3, #0
 800593c:	f47f af6f 	bne.w	800581e <_dtoa_r+0x7de>
 8005940:	2001      	movs	r0, #1
 8005942:	e774      	b.n	800582e <_dtoa_r+0x7ee>
 8005944:	f04f 0800 	mov.w	r8, #0
 8005948:	e7f6      	b.n	8005938 <_dtoa_r+0x8f8>
 800594a:	4698      	mov	r8, r3
 800594c:	e7f4      	b.n	8005938 <_dtoa_r+0x8f8>
 800594e:	d082      	beq.n	8005856 <_dtoa_r+0x816>
 8005950:	9a05      	ldr	r2, [sp, #20]
 8005952:	331c      	adds	r3, #28
 8005954:	441a      	add	r2, r3
 8005956:	9205      	str	r2, [sp, #20]
 8005958:	9a06      	ldr	r2, [sp, #24]
 800595a:	441a      	add	r2, r3
 800595c:	441d      	add	r5, r3
 800595e:	9206      	str	r2, [sp, #24]
 8005960:	e779      	b.n	8005856 <_dtoa_r+0x816>
 8005962:	4603      	mov	r3, r0
 8005964:	e7f4      	b.n	8005950 <_dtoa_r+0x910>
 8005966:	9b04      	ldr	r3, [sp, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	dc37      	bgt.n	80059dc <_dtoa_r+0x99c>
 800596c:	9b07      	ldr	r3, [sp, #28]
 800596e:	2b02      	cmp	r3, #2
 8005970:	dd34      	ble.n	80059dc <_dtoa_r+0x99c>
 8005972:	9b04      	ldr	r3, [sp, #16]
 8005974:	9301      	str	r3, [sp, #4]
 8005976:	9b01      	ldr	r3, [sp, #4]
 8005978:	b963      	cbnz	r3, 8005994 <_dtoa_r+0x954>
 800597a:	4631      	mov	r1, r6
 800597c:	2205      	movs	r2, #5
 800597e:	4620      	mov	r0, r4
 8005980:	f000 fab2 	bl	8005ee8 <__multadd>
 8005984:	4601      	mov	r1, r0
 8005986:	4606      	mov	r6, r0
 8005988:	4650      	mov	r0, sl
 800598a:	f000 fcc7 	bl	800631c <__mcmp>
 800598e:	2800      	cmp	r0, #0
 8005990:	f73f adbb 	bgt.w	800550a <_dtoa_r+0x4ca>
 8005994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005996:	9d00      	ldr	r5, [sp, #0]
 8005998:	ea6f 0b03 	mvn.w	fp, r3
 800599c:	f04f 0800 	mov.w	r8, #0
 80059a0:	4631      	mov	r1, r6
 80059a2:	4620      	mov	r0, r4
 80059a4:	f000 fa7e 	bl	8005ea4 <_Bfree>
 80059a8:	2f00      	cmp	r7, #0
 80059aa:	f43f aeab 	beq.w	8005704 <_dtoa_r+0x6c4>
 80059ae:	f1b8 0f00 	cmp.w	r8, #0
 80059b2:	d005      	beq.n	80059c0 <_dtoa_r+0x980>
 80059b4:	45b8      	cmp	r8, r7
 80059b6:	d003      	beq.n	80059c0 <_dtoa_r+0x980>
 80059b8:	4641      	mov	r1, r8
 80059ba:	4620      	mov	r0, r4
 80059bc:	f000 fa72 	bl	8005ea4 <_Bfree>
 80059c0:	4639      	mov	r1, r7
 80059c2:	4620      	mov	r0, r4
 80059c4:	f000 fa6e 	bl	8005ea4 <_Bfree>
 80059c8:	e69c      	b.n	8005704 <_dtoa_r+0x6c4>
 80059ca:	2600      	movs	r6, #0
 80059cc:	4637      	mov	r7, r6
 80059ce:	e7e1      	b.n	8005994 <_dtoa_r+0x954>
 80059d0:	46bb      	mov	fp, r7
 80059d2:	4637      	mov	r7, r6
 80059d4:	e599      	b.n	800550a <_dtoa_r+0x4ca>
 80059d6:	bf00      	nop
 80059d8:	40240000 	.word	0x40240000
 80059dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 80c8 	beq.w	8005b74 <_dtoa_r+0xb34>
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	9301      	str	r3, [sp, #4]
 80059e8:	2d00      	cmp	r5, #0
 80059ea:	dd05      	ble.n	80059f8 <_dtoa_r+0x9b8>
 80059ec:	4639      	mov	r1, r7
 80059ee:	462a      	mov	r2, r5
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fc27 	bl	8006244 <__lshift>
 80059f6:	4607      	mov	r7, r0
 80059f8:	f1b8 0f00 	cmp.w	r8, #0
 80059fc:	d05b      	beq.n	8005ab6 <_dtoa_r+0xa76>
 80059fe:	6879      	ldr	r1, [r7, #4]
 8005a00:	4620      	mov	r0, r4
 8005a02:	f000 fa0f 	bl	8005e24 <_Balloc>
 8005a06:	4605      	mov	r5, r0
 8005a08:	b928      	cbnz	r0, 8005a16 <_dtoa_r+0x9d6>
 8005a0a:	4b83      	ldr	r3, [pc, #524]	; (8005c18 <_dtoa_r+0xbd8>)
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005a12:	f7ff bb2e 	b.w	8005072 <_dtoa_r+0x32>
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	3202      	adds	r2, #2
 8005a1a:	0092      	lsls	r2, r2, #2
 8005a1c:	f107 010c 	add.w	r1, r7, #12
 8005a20:	300c      	adds	r0, #12
 8005a22:	f000 ffab 	bl	800697c <memcpy>
 8005a26:	2201      	movs	r2, #1
 8005a28:	4629      	mov	r1, r5
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	f000 fc0a 	bl	8006244 <__lshift>
 8005a30:	9b00      	ldr	r3, [sp, #0]
 8005a32:	3301      	adds	r3, #1
 8005a34:	9304      	str	r3, [sp, #16]
 8005a36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	9308      	str	r3, [sp, #32]
 8005a3e:	9b02      	ldr	r3, [sp, #8]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	46b8      	mov	r8, r7
 8005a46:	9306      	str	r3, [sp, #24]
 8005a48:	4607      	mov	r7, r0
 8005a4a:	9b04      	ldr	r3, [sp, #16]
 8005a4c:	4631      	mov	r1, r6
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	4650      	mov	r0, sl
 8005a52:	9301      	str	r3, [sp, #4]
 8005a54:	f7ff fa6b 	bl	8004f2e <quorem>
 8005a58:	4641      	mov	r1, r8
 8005a5a:	9002      	str	r0, [sp, #8]
 8005a5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005a60:	4650      	mov	r0, sl
 8005a62:	f000 fc5b 	bl	800631c <__mcmp>
 8005a66:	463a      	mov	r2, r7
 8005a68:	9005      	str	r0, [sp, #20]
 8005a6a:	4631      	mov	r1, r6
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	f000 fc71 	bl	8006354 <__mdiff>
 8005a72:	68c2      	ldr	r2, [r0, #12]
 8005a74:	4605      	mov	r5, r0
 8005a76:	bb02      	cbnz	r2, 8005aba <_dtoa_r+0xa7a>
 8005a78:	4601      	mov	r1, r0
 8005a7a:	4650      	mov	r0, sl
 8005a7c:	f000 fc4e 	bl	800631c <__mcmp>
 8005a80:	4602      	mov	r2, r0
 8005a82:	4629      	mov	r1, r5
 8005a84:	4620      	mov	r0, r4
 8005a86:	9209      	str	r2, [sp, #36]	; 0x24
 8005a88:	f000 fa0c 	bl	8005ea4 <_Bfree>
 8005a8c:	9b07      	ldr	r3, [sp, #28]
 8005a8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a90:	9d04      	ldr	r5, [sp, #16]
 8005a92:	ea43 0102 	orr.w	r1, r3, r2
 8005a96:	9b06      	ldr	r3, [sp, #24]
 8005a98:	4319      	orrs	r1, r3
 8005a9a:	d110      	bne.n	8005abe <_dtoa_r+0xa7e>
 8005a9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005aa0:	d029      	beq.n	8005af6 <_dtoa_r+0xab6>
 8005aa2:	9b05      	ldr	r3, [sp, #20]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	dd02      	ble.n	8005aae <_dtoa_r+0xa6e>
 8005aa8:	9b02      	ldr	r3, [sp, #8]
 8005aaa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005aae:	9b01      	ldr	r3, [sp, #4]
 8005ab0:	f883 9000 	strb.w	r9, [r3]
 8005ab4:	e774      	b.n	80059a0 <_dtoa_r+0x960>
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	e7ba      	b.n	8005a30 <_dtoa_r+0x9f0>
 8005aba:	2201      	movs	r2, #1
 8005abc:	e7e1      	b.n	8005a82 <_dtoa_r+0xa42>
 8005abe:	9b05      	ldr	r3, [sp, #20]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	db04      	blt.n	8005ace <_dtoa_r+0xa8e>
 8005ac4:	9907      	ldr	r1, [sp, #28]
 8005ac6:	430b      	orrs	r3, r1
 8005ac8:	9906      	ldr	r1, [sp, #24]
 8005aca:	430b      	orrs	r3, r1
 8005acc:	d120      	bne.n	8005b10 <_dtoa_r+0xad0>
 8005ace:	2a00      	cmp	r2, #0
 8005ad0:	dded      	ble.n	8005aae <_dtoa_r+0xa6e>
 8005ad2:	4651      	mov	r1, sl
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 fbb4 	bl	8006244 <__lshift>
 8005adc:	4631      	mov	r1, r6
 8005ade:	4682      	mov	sl, r0
 8005ae0:	f000 fc1c 	bl	800631c <__mcmp>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	dc03      	bgt.n	8005af0 <_dtoa_r+0xab0>
 8005ae8:	d1e1      	bne.n	8005aae <_dtoa_r+0xa6e>
 8005aea:	f019 0f01 	tst.w	r9, #1
 8005aee:	d0de      	beq.n	8005aae <_dtoa_r+0xa6e>
 8005af0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005af4:	d1d8      	bne.n	8005aa8 <_dtoa_r+0xa68>
 8005af6:	9a01      	ldr	r2, [sp, #4]
 8005af8:	2339      	movs	r3, #57	; 0x39
 8005afa:	7013      	strb	r3, [r2, #0]
 8005afc:	462b      	mov	r3, r5
 8005afe:	461d      	mov	r5, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b06:	2a39      	cmp	r2, #57	; 0x39
 8005b08:	d06c      	beq.n	8005be4 <_dtoa_r+0xba4>
 8005b0a:	3201      	adds	r2, #1
 8005b0c:	701a      	strb	r2, [r3, #0]
 8005b0e:	e747      	b.n	80059a0 <_dtoa_r+0x960>
 8005b10:	2a00      	cmp	r2, #0
 8005b12:	dd07      	ble.n	8005b24 <_dtoa_r+0xae4>
 8005b14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b18:	d0ed      	beq.n	8005af6 <_dtoa_r+0xab6>
 8005b1a:	9a01      	ldr	r2, [sp, #4]
 8005b1c:	f109 0301 	add.w	r3, r9, #1
 8005b20:	7013      	strb	r3, [r2, #0]
 8005b22:	e73d      	b.n	80059a0 <_dtoa_r+0x960>
 8005b24:	9b04      	ldr	r3, [sp, #16]
 8005b26:	9a08      	ldr	r2, [sp, #32]
 8005b28:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d043      	beq.n	8005bb8 <_dtoa_r+0xb78>
 8005b30:	4651      	mov	r1, sl
 8005b32:	2300      	movs	r3, #0
 8005b34:	220a      	movs	r2, #10
 8005b36:	4620      	mov	r0, r4
 8005b38:	f000 f9d6 	bl	8005ee8 <__multadd>
 8005b3c:	45b8      	cmp	r8, r7
 8005b3e:	4682      	mov	sl, r0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	f04f 020a 	mov.w	r2, #10
 8005b48:	4641      	mov	r1, r8
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	d107      	bne.n	8005b5e <_dtoa_r+0xb1e>
 8005b4e:	f000 f9cb 	bl	8005ee8 <__multadd>
 8005b52:	4680      	mov	r8, r0
 8005b54:	4607      	mov	r7, r0
 8005b56:	9b04      	ldr	r3, [sp, #16]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	9304      	str	r3, [sp, #16]
 8005b5c:	e775      	b.n	8005a4a <_dtoa_r+0xa0a>
 8005b5e:	f000 f9c3 	bl	8005ee8 <__multadd>
 8005b62:	4639      	mov	r1, r7
 8005b64:	4680      	mov	r8, r0
 8005b66:	2300      	movs	r3, #0
 8005b68:	220a      	movs	r2, #10
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f000 f9bc 	bl	8005ee8 <__multadd>
 8005b70:	4607      	mov	r7, r0
 8005b72:	e7f0      	b.n	8005b56 <_dtoa_r+0xb16>
 8005b74:	9b04      	ldr	r3, [sp, #16]
 8005b76:	9301      	str	r3, [sp, #4]
 8005b78:	9d00      	ldr	r5, [sp, #0]
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4650      	mov	r0, sl
 8005b7e:	f7ff f9d6 	bl	8004f2e <quorem>
 8005b82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005b86:	9b00      	ldr	r3, [sp, #0]
 8005b88:	f805 9b01 	strb.w	r9, [r5], #1
 8005b8c:	1aea      	subs	r2, r5, r3
 8005b8e:	9b01      	ldr	r3, [sp, #4]
 8005b90:	4293      	cmp	r3, r2
 8005b92:	dd07      	ble.n	8005ba4 <_dtoa_r+0xb64>
 8005b94:	4651      	mov	r1, sl
 8005b96:	2300      	movs	r3, #0
 8005b98:	220a      	movs	r2, #10
 8005b9a:	4620      	mov	r0, r4
 8005b9c:	f000 f9a4 	bl	8005ee8 <__multadd>
 8005ba0:	4682      	mov	sl, r0
 8005ba2:	e7ea      	b.n	8005b7a <_dtoa_r+0xb3a>
 8005ba4:	9b01      	ldr	r3, [sp, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	bfc8      	it	gt
 8005baa:	461d      	movgt	r5, r3
 8005bac:	9b00      	ldr	r3, [sp, #0]
 8005bae:	bfd8      	it	le
 8005bb0:	2501      	movle	r5, #1
 8005bb2:	441d      	add	r5, r3
 8005bb4:	f04f 0800 	mov.w	r8, #0
 8005bb8:	4651      	mov	r1, sl
 8005bba:	2201      	movs	r2, #1
 8005bbc:	4620      	mov	r0, r4
 8005bbe:	f000 fb41 	bl	8006244 <__lshift>
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4682      	mov	sl, r0
 8005bc6:	f000 fba9 	bl	800631c <__mcmp>
 8005bca:	2800      	cmp	r0, #0
 8005bcc:	dc96      	bgt.n	8005afc <_dtoa_r+0xabc>
 8005bce:	d102      	bne.n	8005bd6 <_dtoa_r+0xb96>
 8005bd0:	f019 0f01 	tst.w	r9, #1
 8005bd4:	d192      	bne.n	8005afc <_dtoa_r+0xabc>
 8005bd6:	462b      	mov	r3, r5
 8005bd8:	461d      	mov	r5, r3
 8005bda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bde:	2a30      	cmp	r2, #48	; 0x30
 8005be0:	d0fa      	beq.n	8005bd8 <_dtoa_r+0xb98>
 8005be2:	e6dd      	b.n	80059a0 <_dtoa_r+0x960>
 8005be4:	9a00      	ldr	r2, [sp, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d189      	bne.n	8005afe <_dtoa_r+0xabe>
 8005bea:	f10b 0b01 	add.w	fp, fp, #1
 8005bee:	2331      	movs	r3, #49	; 0x31
 8005bf0:	e796      	b.n	8005b20 <_dtoa_r+0xae0>
 8005bf2:	4b0a      	ldr	r3, [pc, #40]	; (8005c1c <_dtoa_r+0xbdc>)
 8005bf4:	f7ff ba99 	b.w	800512a <_dtoa_r+0xea>
 8005bf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f47f aa6d 	bne.w	80050da <_dtoa_r+0x9a>
 8005c00:	4b07      	ldr	r3, [pc, #28]	; (8005c20 <_dtoa_r+0xbe0>)
 8005c02:	f7ff ba92 	b.w	800512a <_dtoa_r+0xea>
 8005c06:	9b01      	ldr	r3, [sp, #4]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	dcb5      	bgt.n	8005b78 <_dtoa_r+0xb38>
 8005c0c:	9b07      	ldr	r3, [sp, #28]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	f73f aeb1 	bgt.w	8005976 <_dtoa_r+0x936>
 8005c14:	e7b0      	b.n	8005b78 <_dtoa_r+0xb38>
 8005c16:	bf00      	nop
 8005c18:	08007164 	.word	0x08007164
 8005c1c:	080070c4 	.word	0x080070c4
 8005c20:	080070e8 	.word	0x080070e8

08005c24 <_free_r>:
 8005c24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c26:	2900      	cmp	r1, #0
 8005c28:	d044      	beq.n	8005cb4 <_free_r+0x90>
 8005c2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c2e:	9001      	str	r0, [sp, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f1a1 0404 	sub.w	r4, r1, #4
 8005c36:	bfb8      	it	lt
 8005c38:	18e4      	addlt	r4, r4, r3
 8005c3a:	f000 f8e7 	bl	8005e0c <__malloc_lock>
 8005c3e:	4a1e      	ldr	r2, [pc, #120]	; (8005cb8 <_free_r+0x94>)
 8005c40:	9801      	ldr	r0, [sp, #4]
 8005c42:	6813      	ldr	r3, [r2, #0]
 8005c44:	b933      	cbnz	r3, 8005c54 <_free_r+0x30>
 8005c46:	6063      	str	r3, [r4, #4]
 8005c48:	6014      	str	r4, [r2, #0]
 8005c4a:	b003      	add	sp, #12
 8005c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c50:	f000 b8e2 	b.w	8005e18 <__malloc_unlock>
 8005c54:	42a3      	cmp	r3, r4
 8005c56:	d908      	bls.n	8005c6a <_free_r+0x46>
 8005c58:	6825      	ldr	r5, [r4, #0]
 8005c5a:	1961      	adds	r1, r4, r5
 8005c5c:	428b      	cmp	r3, r1
 8005c5e:	bf01      	itttt	eq
 8005c60:	6819      	ldreq	r1, [r3, #0]
 8005c62:	685b      	ldreq	r3, [r3, #4]
 8005c64:	1949      	addeq	r1, r1, r5
 8005c66:	6021      	streq	r1, [r4, #0]
 8005c68:	e7ed      	b.n	8005c46 <_free_r+0x22>
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	b10b      	cbz	r3, 8005c74 <_free_r+0x50>
 8005c70:	42a3      	cmp	r3, r4
 8005c72:	d9fa      	bls.n	8005c6a <_free_r+0x46>
 8005c74:	6811      	ldr	r1, [r2, #0]
 8005c76:	1855      	adds	r5, r2, r1
 8005c78:	42a5      	cmp	r5, r4
 8005c7a:	d10b      	bne.n	8005c94 <_free_r+0x70>
 8005c7c:	6824      	ldr	r4, [r4, #0]
 8005c7e:	4421      	add	r1, r4
 8005c80:	1854      	adds	r4, r2, r1
 8005c82:	42a3      	cmp	r3, r4
 8005c84:	6011      	str	r1, [r2, #0]
 8005c86:	d1e0      	bne.n	8005c4a <_free_r+0x26>
 8005c88:	681c      	ldr	r4, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	6053      	str	r3, [r2, #4]
 8005c8e:	440c      	add	r4, r1
 8005c90:	6014      	str	r4, [r2, #0]
 8005c92:	e7da      	b.n	8005c4a <_free_r+0x26>
 8005c94:	d902      	bls.n	8005c9c <_free_r+0x78>
 8005c96:	230c      	movs	r3, #12
 8005c98:	6003      	str	r3, [r0, #0]
 8005c9a:	e7d6      	b.n	8005c4a <_free_r+0x26>
 8005c9c:	6825      	ldr	r5, [r4, #0]
 8005c9e:	1961      	adds	r1, r4, r5
 8005ca0:	428b      	cmp	r3, r1
 8005ca2:	bf04      	itt	eq
 8005ca4:	6819      	ldreq	r1, [r3, #0]
 8005ca6:	685b      	ldreq	r3, [r3, #4]
 8005ca8:	6063      	str	r3, [r4, #4]
 8005caa:	bf04      	itt	eq
 8005cac:	1949      	addeq	r1, r1, r5
 8005cae:	6021      	streq	r1, [r4, #0]
 8005cb0:	6054      	str	r4, [r2, #4]
 8005cb2:	e7ca      	b.n	8005c4a <_free_r+0x26>
 8005cb4:	b003      	add	sp, #12
 8005cb6:	bd30      	pop	{r4, r5, pc}
 8005cb8:	20000420 	.word	0x20000420

08005cbc <malloc>:
 8005cbc:	4b02      	ldr	r3, [pc, #8]	; (8005cc8 <malloc+0xc>)
 8005cbe:	4601      	mov	r1, r0
 8005cc0:	6818      	ldr	r0, [r3, #0]
 8005cc2:	f000 b823 	b.w	8005d0c <_malloc_r>
 8005cc6:	bf00      	nop
 8005cc8:	20000064 	.word	0x20000064

08005ccc <sbrk_aligned>:
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	4e0e      	ldr	r6, [pc, #56]	; (8005d08 <sbrk_aligned+0x3c>)
 8005cd0:	460c      	mov	r4, r1
 8005cd2:	6831      	ldr	r1, [r6, #0]
 8005cd4:	4605      	mov	r5, r0
 8005cd6:	b911      	cbnz	r1, 8005cde <sbrk_aligned+0x12>
 8005cd8:	f000 fe40 	bl	800695c <_sbrk_r>
 8005cdc:	6030      	str	r0, [r6, #0]
 8005cde:	4621      	mov	r1, r4
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f000 fe3b 	bl	800695c <_sbrk_r>
 8005ce6:	1c43      	adds	r3, r0, #1
 8005ce8:	d00a      	beq.n	8005d00 <sbrk_aligned+0x34>
 8005cea:	1cc4      	adds	r4, r0, #3
 8005cec:	f024 0403 	bic.w	r4, r4, #3
 8005cf0:	42a0      	cmp	r0, r4
 8005cf2:	d007      	beq.n	8005d04 <sbrk_aligned+0x38>
 8005cf4:	1a21      	subs	r1, r4, r0
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	f000 fe30 	bl	800695c <_sbrk_r>
 8005cfc:	3001      	adds	r0, #1
 8005cfe:	d101      	bne.n	8005d04 <sbrk_aligned+0x38>
 8005d00:	f04f 34ff 	mov.w	r4, #4294967295
 8005d04:	4620      	mov	r0, r4
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	20000424 	.word	0x20000424

08005d0c <_malloc_r>:
 8005d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d10:	1ccd      	adds	r5, r1, #3
 8005d12:	f025 0503 	bic.w	r5, r5, #3
 8005d16:	3508      	adds	r5, #8
 8005d18:	2d0c      	cmp	r5, #12
 8005d1a:	bf38      	it	cc
 8005d1c:	250c      	movcc	r5, #12
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	4607      	mov	r7, r0
 8005d22:	db01      	blt.n	8005d28 <_malloc_r+0x1c>
 8005d24:	42a9      	cmp	r1, r5
 8005d26:	d905      	bls.n	8005d34 <_malloc_r+0x28>
 8005d28:	230c      	movs	r3, #12
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	2600      	movs	r6, #0
 8005d2e:	4630      	mov	r0, r6
 8005d30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005e08 <_malloc_r+0xfc>
 8005d38:	f000 f868 	bl	8005e0c <__malloc_lock>
 8005d3c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d40:	461c      	mov	r4, r3
 8005d42:	bb5c      	cbnz	r4, 8005d9c <_malloc_r+0x90>
 8005d44:	4629      	mov	r1, r5
 8005d46:	4638      	mov	r0, r7
 8005d48:	f7ff ffc0 	bl	8005ccc <sbrk_aligned>
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	4604      	mov	r4, r0
 8005d50:	d155      	bne.n	8005dfe <_malloc_r+0xf2>
 8005d52:	f8d8 4000 	ldr.w	r4, [r8]
 8005d56:	4626      	mov	r6, r4
 8005d58:	2e00      	cmp	r6, #0
 8005d5a:	d145      	bne.n	8005de8 <_malloc_r+0xdc>
 8005d5c:	2c00      	cmp	r4, #0
 8005d5e:	d048      	beq.n	8005df2 <_malloc_r+0xe6>
 8005d60:	6823      	ldr	r3, [r4, #0]
 8005d62:	4631      	mov	r1, r6
 8005d64:	4638      	mov	r0, r7
 8005d66:	eb04 0903 	add.w	r9, r4, r3
 8005d6a:	f000 fdf7 	bl	800695c <_sbrk_r>
 8005d6e:	4581      	cmp	r9, r0
 8005d70:	d13f      	bne.n	8005df2 <_malloc_r+0xe6>
 8005d72:	6821      	ldr	r1, [r4, #0]
 8005d74:	1a6d      	subs	r5, r5, r1
 8005d76:	4629      	mov	r1, r5
 8005d78:	4638      	mov	r0, r7
 8005d7a:	f7ff ffa7 	bl	8005ccc <sbrk_aligned>
 8005d7e:	3001      	adds	r0, #1
 8005d80:	d037      	beq.n	8005df2 <_malloc_r+0xe6>
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	442b      	add	r3, r5
 8005d86:	6023      	str	r3, [r4, #0]
 8005d88:	f8d8 3000 	ldr.w	r3, [r8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d038      	beq.n	8005e02 <_malloc_r+0xf6>
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	42a2      	cmp	r2, r4
 8005d94:	d12b      	bne.n	8005dee <_malloc_r+0xe2>
 8005d96:	2200      	movs	r2, #0
 8005d98:	605a      	str	r2, [r3, #4]
 8005d9a:	e00f      	b.n	8005dbc <_malloc_r+0xb0>
 8005d9c:	6822      	ldr	r2, [r4, #0]
 8005d9e:	1b52      	subs	r2, r2, r5
 8005da0:	d41f      	bmi.n	8005de2 <_malloc_r+0xd6>
 8005da2:	2a0b      	cmp	r2, #11
 8005da4:	d917      	bls.n	8005dd6 <_malloc_r+0xca>
 8005da6:	1961      	adds	r1, r4, r5
 8005da8:	42a3      	cmp	r3, r4
 8005daa:	6025      	str	r5, [r4, #0]
 8005dac:	bf18      	it	ne
 8005dae:	6059      	strne	r1, [r3, #4]
 8005db0:	6863      	ldr	r3, [r4, #4]
 8005db2:	bf08      	it	eq
 8005db4:	f8c8 1000 	streq.w	r1, [r8]
 8005db8:	5162      	str	r2, [r4, r5]
 8005dba:	604b      	str	r3, [r1, #4]
 8005dbc:	4638      	mov	r0, r7
 8005dbe:	f104 060b 	add.w	r6, r4, #11
 8005dc2:	f000 f829 	bl	8005e18 <__malloc_unlock>
 8005dc6:	f026 0607 	bic.w	r6, r6, #7
 8005dca:	1d23      	adds	r3, r4, #4
 8005dcc:	1af2      	subs	r2, r6, r3
 8005dce:	d0ae      	beq.n	8005d2e <_malloc_r+0x22>
 8005dd0:	1b9b      	subs	r3, r3, r6
 8005dd2:	50a3      	str	r3, [r4, r2]
 8005dd4:	e7ab      	b.n	8005d2e <_malloc_r+0x22>
 8005dd6:	42a3      	cmp	r3, r4
 8005dd8:	6862      	ldr	r2, [r4, #4]
 8005dda:	d1dd      	bne.n	8005d98 <_malloc_r+0x8c>
 8005ddc:	f8c8 2000 	str.w	r2, [r8]
 8005de0:	e7ec      	b.n	8005dbc <_malloc_r+0xb0>
 8005de2:	4623      	mov	r3, r4
 8005de4:	6864      	ldr	r4, [r4, #4]
 8005de6:	e7ac      	b.n	8005d42 <_malloc_r+0x36>
 8005de8:	4634      	mov	r4, r6
 8005dea:	6876      	ldr	r6, [r6, #4]
 8005dec:	e7b4      	b.n	8005d58 <_malloc_r+0x4c>
 8005dee:	4613      	mov	r3, r2
 8005df0:	e7cc      	b.n	8005d8c <_malloc_r+0x80>
 8005df2:	230c      	movs	r3, #12
 8005df4:	603b      	str	r3, [r7, #0]
 8005df6:	4638      	mov	r0, r7
 8005df8:	f000 f80e 	bl	8005e18 <__malloc_unlock>
 8005dfc:	e797      	b.n	8005d2e <_malloc_r+0x22>
 8005dfe:	6025      	str	r5, [r4, #0]
 8005e00:	e7dc      	b.n	8005dbc <_malloc_r+0xb0>
 8005e02:	605b      	str	r3, [r3, #4]
 8005e04:	deff      	udf	#255	; 0xff
 8005e06:	bf00      	nop
 8005e08:	20000420 	.word	0x20000420

08005e0c <__malloc_lock>:
 8005e0c:	4801      	ldr	r0, [pc, #4]	; (8005e14 <__malloc_lock+0x8>)
 8005e0e:	f7ff b88c 	b.w	8004f2a <__retarget_lock_acquire_recursive>
 8005e12:	bf00      	nop
 8005e14:	2000041c 	.word	0x2000041c

08005e18 <__malloc_unlock>:
 8005e18:	4801      	ldr	r0, [pc, #4]	; (8005e20 <__malloc_unlock+0x8>)
 8005e1a:	f7ff b887 	b.w	8004f2c <__retarget_lock_release_recursive>
 8005e1e:	bf00      	nop
 8005e20:	2000041c 	.word	0x2000041c

08005e24 <_Balloc>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	69c6      	ldr	r6, [r0, #28]
 8005e28:	4604      	mov	r4, r0
 8005e2a:	460d      	mov	r5, r1
 8005e2c:	b976      	cbnz	r6, 8005e4c <_Balloc+0x28>
 8005e2e:	2010      	movs	r0, #16
 8005e30:	f7ff ff44 	bl	8005cbc <malloc>
 8005e34:	4602      	mov	r2, r0
 8005e36:	61e0      	str	r0, [r4, #28]
 8005e38:	b920      	cbnz	r0, 8005e44 <_Balloc+0x20>
 8005e3a:	4b18      	ldr	r3, [pc, #96]	; (8005e9c <_Balloc+0x78>)
 8005e3c:	4818      	ldr	r0, [pc, #96]	; (8005ea0 <_Balloc+0x7c>)
 8005e3e:	216b      	movs	r1, #107	; 0x6b
 8005e40:	f000 fdaa 	bl	8006998 <__assert_func>
 8005e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e48:	6006      	str	r6, [r0, #0]
 8005e4a:	60c6      	str	r6, [r0, #12]
 8005e4c:	69e6      	ldr	r6, [r4, #28]
 8005e4e:	68f3      	ldr	r3, [r6, #12]
 8005e50:	b183      	cbz	r3, 8005e74 <_Balloc+0x50>
 8005e52:	69e3      	ldr	r3, [r4, #28]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e5a:	b9b8      	cbnz	r0, 8005e8c <_Balloc+0x68>
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	fa01 f605 	lsl.w	r6, r1, r5
 8005e62:	1d72      	adds	r2, r6, #5
 8005e64:	0092      	lsls	r2, r2, #2
 8005e66:	4620      	mov	r0, r4
 8005e68:	f000 fdb4 	bl	80069d4 <_calloc_r>
 8005e6c:	b160      	cbz	r0, 8005e88 <_Balloc+0x64>
 8005e6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e72:	e00e      	b.n	8005e92 <_Balloc+0x6e>
 8005e74:	2221      	movs	r2, #33	; 0x21
 8005e76:	2104      	movs	r1, #4
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f000 fdab 	bl	80069d4 <_calloc_r>
 8005e7e:	69e3      	ldr	r3, [r4, #28]
 8005e80:	60f0      	str	r0, [r6, #12]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e4      	bne.n	8005e52 <_Balloc+0x2e>
 8005e88:	2000      	movs	r0, #0
 8005e8a:	bd70      	pop	{r4, r5, r6, pc}
 8005e8c:	6802      	ldr	r2, [r0, #0]
 8005e8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e92:	2300      	movs	r3, #0
 8005e94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e98:	e7f7      	b.n	8005e8a <_Balloc+0x66>
 8005e9a:	bf00      	nop
 8005e9c:	080070f5 	.word	0x080070f5
 8005ea0:	08007175 	.word	0x08007175

08005ea4 <_Bfree>:
 8005ea4:	b570      	push	{r4, r5, r6, lr}
 8005ea6:	69c6      	ldr	r6, [r0, #28]
 8005ea8:	4605      	mov	r5, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	b976      	cbnz	r6, 8005ecc <_Bfree+0x28>
 8005eae:	2010      	movs	r0, #16
 8005eb0:	f7ff ff04 	bl	8005cbc <malloc>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	61e8      	str	r0, [r5, #28]
 8005eb8:	b920      	cbnz	r0, 8005ec4 <_Bfree+0x20>
 8005eba:	4b09      	ldr	r3, [pc, #36]	; (8005ee0 <_Bfree+0x3c>)
 8005ebc:	4809      	ldr	r0, [pc, #36]	; (8005ee4 <_Bfree+0x40>)
 8005ebe:	218f      	movs	r1, #143	; 0x8f
 8005ec0:	f000 fd6a 	bl	8006998 <__assert_func>
 8005ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ec8:	6006      	str	r6, [r0, #0]
 8005eca:	60c6      	str	r6, [r0, #12]
 8005ecc:	b13c      	cbz	r4, 8005ede <_Bfree+0x3a>
 8005ece:	69eb      	ldr	r3, [r5, #28]
 8005ed0:	6862      	ldr	r2, [r4, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ed8:	6021      	str	r1, [r4, #0]
 8005eda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	080070f5 	.word	0x080070f5
 8005ee4:	08007175 	.word	0x08007175

08005ee8 <__multadd>:
 8005ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eec:	690d      	ldr	r5, [r1, #16]
 8005eee:	4607      	mov	r7, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	461e      	mov	r6, r3
 8005ef4:	f101 0c14 	add.w	ip, r1, #20
 8005ef8:	2000      	movs	r0, #0
 8005efa:	f8dc 3000 	ldr.w	r3, [ip]
 8005efe:	b299      	uxth	r1, r3
 8005f00:	fb02 6101 	mla	r1, r2, r1, r6
 8005f04:	0c1e      	lsrs	r6, r3, #16
 8005f06:	0c0b      	lsrs	r3, r1, #16
 8005f08:	fb02 3306 	mla	r3, r2, r6, r3
 8005f0c:	b289      	uxth	r1, r1
 8005f0e:	3001      	adds	r0, #1
 8005f10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f14:	4285      	cmp	r5, r0
 8005f16:	f84c 1b04 	str.w	r1, [ip], #4
 8005f1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f1e:	dcec      	bgt.n	8005efa <__multadd+0x12>
 8005f20:	b30e      	cbz	r6, 8005f66 <__multadd+0x7e>
 8005f22:	68a3      	ldr	r3, [r4, #8]
 8005f24:	42ab      	cmp	r3, r5
 8005f26:	dc19      	bgt.n	8005f5c <__multadd+0x74>
 8005f28:	6861      	ldr	r1, [r4, #4]
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	3101      	adds	r1, #1
 8005f2e:	f7ff ff79 	bl	8005e24 <_Balloc>
 8005f32:	4680      	mov	r8, r0
 8005f34:	b928      	cbnz	r0, 8005f42 <__multadd+0x5a>
 8005f36:	4602      	mov	r2, r0
 8005f38:	4b0c      	ldr	r3, [pc, #48]	; (8005f6c <__multadd+0x84>)
 8005f3a:	480d      	ldr	r0, [pc, #52]	; (8005f70 <__multadd+0x88>)
 8005f3c:	21ba      	movs	r1, #186	; 0xba
 8005f3e:	f000 fd2b 	bl	8006998 <__assert_func>
 8005f42:	6922      	ldr	r2, [r4, #16]
 8005f44:	3202      	adds	r2, #2
 8005f46:	f104 010c 	add.w	r1, r4, #12
 8005f4a:	0092      	lsls	r2, r2, #2
 8005f4c:	300c      	adds	r0, #12
 8005f4e:	f000 fd15 	bl	800697c <memcpy>
 8005f52:	4621      	mov	r1, r4
 8005f54:	4638      	mov	r0, r7
 8005f56:	f7ff ffa5 	bl	8005ea4 <_Bfree>
 8005f5a:	4644      	mov	r4, r8
 8005f5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f60:	3501      	adds	r5, #1
 8005f62:	615e      	str	r6, [r3, #20]
 8005f64:	6125      	str	r5, [r4, #16]
 8005f66:	4620      	mov	r0, r4
 8005f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f6c:	08007164 	.word	0x08007164
 8005f70:	08007175 	.word	0x08007175

08005f74 <__hi0bits>:
 8005f74:	0c03      	lsrs	r3, r0, #16
 8005f76:	041b      	lsls	r3, r3, #16
 8005f78:	b9d3      	cbnz	r3, 8005fb0 <__hi0bits+0x3c>
 8005f7a:	0400      	lsls	r0, r0, #16
 8005f7c:	2310      	movs	r3, #16
 8005f7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005f82:	bf04      	itt	eq
 8005f84:	0200      	lsleq	r0, r0, #8
 8005f86:	3308      	addeq	r3, #8
 8005f88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005f8c:	bf04      	itt	eq
 8005f8e:	0100      	lsleq	r0, r0, #4
 8005f90:	3304      	addeq	r3, #4
 8005f92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005f96:	bf04      	itt	eq
 8005f98:	0080      	lsleq	r0, r0, #2
 8005f9a:	3302      	addeq	r3, #2
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	db05      	blt.n	8005fac <__hi0bits+0x38>
 8005fa0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005fa4:	f103 0301 	add.w	r3, r3, #1
 8005fa8:	bf08      	it	eq
 8005faa:	2320      	moveq	r3, #32
 8005fac:	4618      	mov	r0, r3
 8005fae:	4770      	bx	lr
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e7e4      	b.n	8005f7e <__hi0bits+0xa>

08005fb4 <__lo0bits>:
 8005fb4:	6803      	ldr	r3, [r0, #0]
 8005fb6:	f013 0207 	ands.w	r2, r3, #7
 8005fba:	d00c      	beq.n	8005fd6 <__lo0bits+0x22>
 8005fbc:	07d9      	lsls	r1, r3, #31
 8005fbe:	d422      	bmi.n	8006006 <__lo0bits+0x52>
 8005fc0:	079a      	lsls	r2, r3, #30
 8005fc2:	bf49      	itett	mi
 8005fc4:	085b      	lsrmi	r3, r3, #1
 8005fc6:	089b      	lsrpl	r3, r3, #2
 8005fc8:	6003      	strmi	r3, [r0, #0]
 8005fca:	2201      	movmi	r2, #1
 8005fcc:	bf5c      	itt	pl
 8005fce:	6003      	strpl	r3, [r0, #0]
 8005fd0:	2202      	movpl	r2, #2
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4770      	bx	lr
 8005fd6:	b299      	uxth	r1, r3
 8005fd8:	b909      	cbnz	r1, 8005fde <__lo0bits+0x2a>
 8005fda:	0c1b      	lsrs	r3, r3, #16
 8005fdc:	2210      	movs	r2, #16
 8005fde:	b2d9      	uxtb	r1, r3
 8005fe0:	b909      	cbnz	r1, 8005fe6 <__lo0bits+0x32>
 8005fe2:	3208      	adds	r2, #8
 8005fe4:	0a1b      	lsrs	r3, r3, #8
 8005fe6:	0719      	lsls	r1, r3, #28
 8005fe8:	bf04      	itt	eq
 8005fea:	091b      	lsreq	r3, r3, #4
 8005fec:	3204      	addeq	r2, #4
 8005fee:	0799      	lsls	r1, r3, #30
 8005ff0:	bf04      	itt	eq
 8005ff2:	089b      	lsreq	r3, r3, #2
 8005ff4:	3202      	addeq	r2, #2
 8005ff6:	07d9      	lsls	r1, r3, #31
 8005ff8:	d403      	bmi.n	8006002 <__lo0bits+0x4e>
 8005ffa:	085b      	lsrs	r3, r3, #1
 8005ffc:	f102 0201 	add.w	r2, r2, #1
 8006000:	d003      	beq.n	800600a <__lo0bits+0x56>
 8006002:	6003      	str	r3, [r0, #0]
 8006004:	e7e5      	b.n	8005fd2 <__lo0bits+0x1e>
 8006006:	2200      	movs	r2, #0
 8006008:	e7e3      	b.n	8005fd2 <__lo0bits+0x1e>
 800600a:	2220      	movs	r2, #32
 800600c:	e7e1      	b.n	8005fd2 <__lo0bits+0x1e>
	...

08006010 <__i2b>:
 8006010:	b510      	push	{r4, lr}
 8006012:	460c      	mov	r4, r1
 8006014:	2101      	movs	r1, #1
 8006016:	f7ff ff05 	bl	8005e24 <_Balloc>
 800601a:	4602      	mov	r2, r0
 800601c:	b928      	cbnz	r0, 800602a <__i2b+0x1a>
 800601e:	4b05      	ldr	r3, [pc, #20]	; (8006034 <__i2b+0x24>)
 8006020:	4805      	ldr	r0, [pc, #20]	; (8006038 <__i2b+0x28>)
 8006022:	f240 1145 	movw	r1, #325	; 0x145
 8006026:	f000 fcb7 	bl	8006998 <__assert_func>
 800602a:	2301      	movs	r3, #1
 800602c:	6144      	str	r4, [r0, #20]
 800602e:	6103      	str	r3, [r0, #16]
 8006030:	bd10      	pop	{r4, pc}
 8006032:	bf00      	nop
 8006034:	08007164 	.word	0x08007164
 8006038:	08007175 	.word	0x08007175

0800603c <__multiply>:
 800603c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006040:	4691      	mov	r9, r2
 8006042:	690a      	ldr	r2, [r1, #16]
 8006044:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006048:	429a      	cmp	r2, r3
 800604a:	bfb8      	it	lt
 800604c:	460b      	movlt	r3, r1
 800604e:	460c      	mov	r4, r1
 8006050:	bfbc      	itt	lt
 8006052:	464c      	movlt	r4, r9
 8006054:	4699      	movlt	r9, r3
 8006056:	6927      	ldr	r7, [r4, #16]
 8006058:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800605c:	68a3      	ldr	r3, [r4, #8]
 800605e:	6861      	ldr	r1, [r4, #4]
 8006060:	eb07 060a 	add.w	r6, r7, sl
 8006064:	42b3      	cmp	r3, r6
 8006066:	b085      	sub	sp, #20
 8006068:	bfb8      	it	lt
 800606a:	3101      	addlt	r1, #1
 800606c:	f7ff feda 	bl	8005e24 <_Balloc>
 8006070:	b930      	cbnz	r0, 8006080 <__multiply+0x44>
 8006072:	4602      	mov	r2, r0
 8006074:	4b44      	ldr	r3, [pc, #272]	; (8006188 <__multiply+0x14c>)
 8006076:	4845      	ldr	r0, [pc, #276]	; (800618c <__multiply+0x150>)
 8006078:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800607c:	f000 fc8c 	bl	8006998 <__assert_func>
 8006080:	f100 0514 	add.w	r5, r0, #20
 8006084:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006088:	462b      	mov	r3, r5
 800608a:	2200      	movs	r2, #0
 800608c:	4543      	cmp	r3, r8
 800608e:	d321      	bcc.n	80060d4 <__multiply+0x98>
 8006090:	f104 0314 	add.w	r3, r4, #20
 8006094:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006098:	f109 0314 	add.w	r3, r9, #20
 800609c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80060a0:	9202      	str	r2, [sp, #8]
 80060a2:	1b3a      	subs	r2, r7, r4
 80060a4:	3a15      	subs	r2, #21
 80060a6:	f022 0203 	bic.w	r2, r2, #3
 80060aa:	3204      	adds	r2, #4
 80060ac:	f104 0115 	add.w	r1, r4, #21
 80060b0:	428f      	cmp	r7, r1
 80060b2:	bf38      	it	cc
 80060b4:	2204      	movcc	r2, #4
 80060b6:	9201      	str	r2, [sp, #4]
 80060b8:	9a02      	ldr	r2, [sp, #8]
 80060ba:	9303      	str	r3, [sp, #12]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d80c      	bhi.n	80060da <__multiply+0x9e>
 80060c0:	2e00      	cmp	r6, #0
 80060c2:	dd03      	ble.n	80060cc <__multiply+0x90>
 80060c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d05b      	beq.n	8006184 <__multiply+0x148>
 80060cc:	6106      	str	r6, [r0, #16]
 80060ce:	b005      	add	sp, #20
 80060d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d4:	f843 2b04 	str.w	r2, [r3], #4
 80060d8:	e7d8      	b.n	800608c <__multiply+0x50>
 80060da:	f8b3 a000 	ldrh.w	sl, [r3]
 80060de:	f1ba 0f00 	cmp.w	sl, #0
 80060e2:	d024      	beq.n	800612e <__multiply+0xf2>
 80060e4:	f104 0e14 	add.w	lr, r4, #20
 80060e8:	46a9      	mov	r9, r5
 80060ea:	f04f 0c00 	mov.w	ip, #0
 80060ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 80060f2:	f8d9 1000 	ldr.w	r1, [r9]
 80060f6:	fa1f fb82 	uxth.w	fp, r2
 80060fa:	b289      	uxth	r1, r1
 80060fc:	fb0a 110b 	mla	r1, sl, fp, r1
 8006100:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006104:	f8d9 2000 	ldr.w	r2, [r9]
 8006108:	4461      	add	r1, ip
 800610a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800610e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006112:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006116:	b289      	uxth	r1, r1
 8006118:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800611c:	4577      	cmp	r7, lr
 800611e:	f849 1b04 	str.w	r1, [r9], #4
 8006122:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006126:	d8e2      	bhi.n	80060ee <__multiply+0xb2>
 8006128:	9a01      	ldr	r2, [sp, #4]
 800612a:	f845 c002 	str.w	ip, [r5, r2]
 800612e:	9a03      	ldr	r2, [sp, #12]
 8006130:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006134:	3304      	adds	r3, #4
 8006136:	f1b9 0f00 	cmp.w	r9, #0
 800613a:	d021      	beq.n	8006180 <__multiply+0x144>
 800613c:	6829      	ldr	r1, [r5, #0]
 800613e:	f104 0c14 	add.w	ip, r4, #20
 8006142:	46ae      	mov	lr, r5
 8006144:	f04f 0a00 	mov.w	sl, #0
 8006148:	f8bc b000 	ldrh.w	fp, [ip]
 800614c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006150:	fb09 220b 	mla	r2, r9, fp, r2
 8006154:	4452      	add	r2, sl
 8006156:	b289      	uxth	r1, r1
 8006158:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800615c:	f84e 1b04 	str.w	r1, [lr], #4
 8006160:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006164:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006168:	f8be 1000 	ldrh.w	r1, [lr]
 800616c:	fb09 110a 	mla	r1, r9, sl, r1
 8006170:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006174:	4567      	cmp	r7, ip
 8006176:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800617a:	d8e5      	bhi.n	8006148 <__multiply+0x10c>
 800617c:	9a01      	ldr	r2, [sp, #4]
 800617e:	50a9      	str	r1, [r5, r2]
 8006180:	3504      	adds	r5, #4
 8006182:	e799      	b.n	80060b8 <__multiply+0x7c>
 8006184:	3e01      	subs	r6, #1
 8006186:	e79b      	b.n	80060c0 <__multiply+0x84>
 8006188:	08007164 	.word	0x08007164
 800618c:	08007175 	.word	0x08007175

08006190 <__pow5mult>:
 8006190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006194:	4615      	mov	r5, r2
 8006196:	f012 0203 	ands.w	r2, r2, #3
 800619a:	4606      	mov	r6, r0
 800619c:	460f      	mov	r7, r1
 800619e:	d007      	beq.n	80061b0 <__pow5mult+0x20>
 80061a0:	4c25      	ldr	r4, [pc, #148]	; (8006238 <__pow5mult+0xa8>)
 80061a2:	3a01      	subs	r2, #1
 80061a4:	2300      	movs	r3, #0
 80061a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80061aa:	f7ff fe9d 	bl	8005ee8 <__multadd>
 80061ae:	4607      	mov	r7, r0
 80061b0:	10ad      	asrs	r5, r5, #2
 80061b2:	d03d      	beq.n	8006230 <__pow5mult+0xa0>
 80061b4:	69f4      	ldr	r4, [r6, #28]
 80061b6:	b97c      	cbnz	r4, 80061d8 <__pow5mult+0x48>
 80061b8:	2010      	movs	r0, #16
 80061ba:	f7ff fd7f 	bl	8005cbc <malloc>
 80061be:	4602      	mov	r2, r0
 80061c0:	61f0      	str	r0, [r6, #28]
 80061c2:	b928      	cbnz	r0, 80061d0 <__pow5mult+0x40>
 80061c4:	4b1d      	ldr	r3, [pc, #116]	; (800623c <__pow5mult+0xac>)
 80061c6:	481e      	ldr	r0, [pc, #120]	; (8006240 <__pow5mult+0xb0>)
 80061c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80061cc:	f000 fbe4 	bl	8006998 <__assert_func>
 80061d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061d4:	6004      	str	r4, [r0, #0]
 80061d6:	60c4      	str	r4, [r0, #12]
 80061d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80061dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061e0:	b94c      	cbnz	r4, 80061f6 <__pow5mult+0x66>
 80061e2:	f240 2171 	movw	r1, #625	; 0x271
 80061e6:	4630      	mov	r0, r6
 80061e8:	f7ff ff12 	bl	8006010 <__i2b>
 80061ec:	2300      	movs	r3, #0
 80061ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80061f2:	4604      	mov	r4, r0
 80061f4:	6003      	str	r3, [r0, #0]
 80061f6:	f04f 0900 	mov.w	r9, #0
 80061fa:	07eb      	lsls	r3, r5, #31
 80061fc:	d50a      	bpl.n	8006214 <__pow5mult+0x84>
 80061fe:	4639      	mov	r1, r7
 8006200:	4622      	mov	r2, r4
 8006202:	4630      	mov	r0, r6
 8006204:	f7ff ff1a 	bl	800603c <__multiply>
 8006208:	4639      	mov	r1, r7
 800620a:	4680      	mov	r8, r0
 800620c:	4630      	mov	r0, r6
 800620e:	f7ff fe49 	bl	8005ea4 <_Bfree>
 8006212:	4647      	mov	r7, r8
 8006214:	106d      	asrs	r5, r5, #1
 8006216:	d00b      	beq.n	8006230 <__pow5mult+0xa0>
 8006218:	6820      	ldr	r0, [r4, #0]
 800621a:	b938      	cbnz	r0, 800622c <__pow5mult+0x9c>
 800621c:	4622      	mov	r2, r4
 800621e:	4621      	mov	r1, r4
 8006220:	4630      	mov	r0, r6
 8006222:	f7ff ff0b 	bl	800603c <__multiply>
 8006226:	6020      	str	r0, [r4, #0]
 8006228:	f8c0 9000 	str.w	r9, [r0]
 800622c:	4604      	mov	r4, r0
 800622e:	e7e4      	b.n	80061fa <__pow5mult+0x6a>
 8006230:	4638      	mov	r0, r7
 8006232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006236:	bf00      	nop
 8006238:	080072c0 	.word	0x080072c0
 800623c:	080070f5 	.word	0x080070f5
 8006240:	08007175 	.word	0x08007175

08006244 <__lshift>:
 8006244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006248:	460c      	mov	r4, r1
 800624a:	6849      	ldr	r1, [r1, #4]
 800624c:	6923      	ldr	r3, [r4, #16]
 800624e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006252:	68a3      	ldr	r3, [r4, #8]
 8006254:	4607      	mov	r7, r0
 8006256:	4691      	mov	r9, r2
 8006258:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800625c:	f108 0601 	add.w	r6, r8, #1
 8006260:	42b3      	cmp	r3, r6
 8006262:	db0b      	blt.n	800627c <__lshift+0x38>
 8006264:	4638      	mov	r0, r7
 8006266:	f7ff fddd 	bl	8005e24 <_Balloc>
 800626a:	4605      	mov	r5, r0
 800626c:	b948      	cbnz	r0, 8006282 <__lshift+0x3e>
 800626e:	4602      	mov	r2, r0
 8006270:	4b28      	ldr	r3, [pc, #160]	; (8006314 <__lshift+0xd0>)
 8006272:	4829      	ldr	r0, [pc, #164]	; (8006318 <__lshift+0xd4>)
 8006274:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006278:	f000 fb8e 	bl	8006998 <__assert_func>
 800627c:	3101      	adds	r1, #1
 800627e:	005b      	lsls	r3, r3, #1
 8006280:	e7ee      	b.n	8006260 <__lshift+0x1c>
 8006282:	2300      	movs	r3, #0
 8006284:	f100 0114 	add.w	r1, r0, #20
 8006288:	f100 0210 	add.w	r2, r0, #16
 800628c:	4618      	mov	r0, r3
 800628e:	4553      	cmp	r3, sl
 8006290:	db33      	blt.n	80062fa <__lshift+0xb6>
 8006292:	6920      	ldr	r0, [r4, #16]
 8006294:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006298:	f104 0314 	add.w	r3, r4, #20
 800629c:	f019 091f 	ands.w	r9, r9, #31
 80062a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80062a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80062a8:	d02b      	beq.n	8006302 <__lshift+0xbe>
 80062aa:	f1c9 0e20 	rsb	lr, r9, #32
 80062ae:	468a      	mov	sl, r1
 80062b0:	2200      	movs	r2, #0
 80062b2:	6818      	ldr	r0, [r3, #0]
 80062b4:	fa00 f009 	lsl.w	r0, r0, r9
 80062b8:	4310      	orrs	r0, r2
 80062ba:	f84a 0b04 	str.w	r0, [sl], #4
 80062be:	f853 2b04 	ldr.w	r2, [r3], #4
 80062c2:	459c      	cmp	ip, r3
 80062c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80062c8:	d8f3      	bhi.n	80062b2 <__lshift+0x6e>
 80062ca:	ebac 0304 	sub.w	r3, ip, r4
 80062ce:	3b15      	subs	r3, #21
 80062d0:	f023 0303 	bic.w	r3, r3, #3
 80062d4:	3304      	adds	r3, #4
 80062d6:	f104 0015 	add.w	r0, r4, #21
 80062da:	4584      	cmp	ip, r0
 80062dc:	bf38      	it	cc
 80062de:	2304      	movcc	r3, #4
 80062e0:	50ca      	str	r2, [r1, r3]
 80062e2:	b10a      	cbz	r2, 80062e8 <__lshift+0xa4>
 80062e4:	f108 0602 	add.w	r6, r8, #2
 80062e8:	3e01      	subs	r6, #1
 80062ea:	4638      	mov	r0, r7
 80062ec:	612e      	str	r6, [r5, #16]
 80062ee:	4621      	mov	r1, r4
 80062f0:	f7ff fdd8 	bl	8005ea4 <_Bfree>
 80062f4:	4628      	mov	r0, r5
 80062f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80062fe:	3301      	adds	r3, #1
 8006300:	e7c5      	b.n	800628e <__lshift+0x4a>
 8006302:	3904      	subs	r1, #4
 8006304:	f853 2b04 	ldr.w	r2, [r3], #4
 8006308:	f841 2f04 	str.w	r2, [r1, #4]!
 800630c:	459c      	cmp	ip, r3
 800630e:	d8f9      	bhi.n	8006304 <__lshift+0xc0>
 8006310:	e7ea      	b.n	80062e8 <__lshift+0xa4>
 8006312:	bf00      	nop
 8006314:	08007164 	.word	0x08007164
 8006318:	08007175 	.word	0x08007175

0800631c <__mcmp>:
 800631c:	b530      	push	{r4, r5, lr}
 800631e:	6902      	ldr	r2, [r0, #16]
 8006320:	690c      	ldr	r4, [r1, #16]
 8006322:	1b12      	subs	r2, r2, r4
 8006324:	d10e      	bne.n	8006344 <__mcmp+0x28>
 8006326:	f100 0314 	add.w	r3, r0, #20
 800632a:	3114      	adds	r1, #20
 800632c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006330:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006334:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006338:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800633c:	42a5      	cmp	r5, r4
 800633e:	d003      	beq.n	8006348 <__mcmp+0x2c>
 8006340:	d305      	bcc.n	800634e <__mcmp+0x32>
 8006342:	2201      	movs	r2, #1
 8006344:	4610      	mov	r0, r2
 8006346:	bd30      	pop	{r4, r5, pc}
 8006348:	4283      	cmp	r3, r0
 800634a:	d3f3      	bcc.n	8006334 <__mcmp+0x18>
 800634c:	e7fa      	b.n	8006344 <__mcmp+0x28>
 800634e:	f04f 32ff 	mov.w	r2, #4294967295
 8006352:	e7f7      	b.n	8006344 <__mcmp+0x28>

08006354 <__mdiff>:
 8006354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006358:	460c      	mov	r4, r1
 800635a:	4606      	mov	r6, r0
 800635c:	4611      	mov	r1, r2
 800635e:	4620      	mov	r0, r4
 8006360:	4690      	mov	r8, r2
 8006362:	f7ff ffdb 	bl	800631c <__mcmp>
 8006366:	1e05      	subs	r5, r0, #0
 8006368:	d110      	bne.n	800638c <__mdiff+0x38>
 800636a:	4629      	mov	r1, r5
 800636c:	4630      	mov	r0, r6
 800636e:	f7ff fd59 	bl	8005e24 <_Balloc>
 8006372:	b930      	cbnz	r0, 8006382 <__mdiff+0x2e>
 8006374:	4b3a      	ldr	r3, [pc, #232]	; (8006460 <__mdiff+0x10c>)
 8006376:	4602      	mov	r2, r0
 8006378:	f240 2137 	movw	r1, #567	; 0x237
 800637c:	4839      	ldr	r0, [pc, #228]	; (8006464 <__mdiff+0x110>)
 800637e:	f000 fb0b 	bl	8006998 <__assert_func>
 8006382:	2301      	movs	r3, #1
 8006384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800638c:	bfa4      	itt	ge
 800638e:	4643      	movge	r3, r8
 8006390:	46a0      	movge	r8, r4
 8006392:	4630      	mov	r0, r6
 8006394:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006398:	bfa6      	itte	ge
 800639a:	461c      	movge	r4, r3
 800639c:	2500      	movge	r5, #0
 800639e:	2501      	movlt	r5, #1
 80063a0:	f7ff fd40 	bl	8005e24 <_Balloc>
 80063a4:	b920      	cbnz	r0, 80063b0 <__mdiff+0x5c>
 80063a6:	4b2e      	ldr	r3, [pc, #184]	; (8006460 <__mdiff+0x10c>)
 80063a8:	4602      	mov	r2, r0
 80063aa:	f240 2145 	movw	r1, #581	; 0x245
 80063ae:	e7e5      	b.n	800637c <__mdiff+0x28>
 80063b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80063b4:	6926      	ldr	r6, [r4, #16]
 80063b6:	60c5      	str	r5, [r0, #12]
 80063b8:	f104 0914 	add.w	r9, r4, #20
 80063bc:	f108 0514 	add.w	r5, r8, #20
 80063c0:	f100 0e14 	add.w	lr, r0, #20
 80063c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80063c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80063cc:	f108 0210 	add.w	r2, r8, #16
 80063d0:	46f2      	mov	sl, lr
 80063d2:	2100      	movs	r1, #0
 80063d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80063d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80063dc:	fa11 f88b 	uxtah	r8, r1, fp
 80063e0:	b299      	uxth	r1, r3
 80063e2:	0c1b      	lsrs	r3, r3, #16
 80063e4:	eba8 0801 	sub.w	r8, r8, r1
 80063e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80063ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80063f0:	fa1f f888 	uxth.w	r8, r8
 80063f4:	1419      	asrs	r1, r3, #16
 80063f6:	454e      	cmp	r6, r9
 80063f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80063fc:	f84a 3b04 	str.w	r3, [sl], #4
 8006400:	d8e8      	bhi.n	80063d4 <__mdiff+0x80>
 8006402:	1b33      	subs	r3, r6, r4
 8006404:	3b15      	subs	r3, #21
 8006406:	f023 0303 	bic.w	r3, r3, #3
 800640a:	3304      	adds	r3, #4
 800640c:	3415      	adds	r4, #21
 800640e:	42a6      	cmp	r6, r4
 8006410:	bf38      	it	cc
 8006412:	2304      	movcc	r3, #4
 8006414:	441d      	add	r5, r3
 8006416:	4473      	add	r3, lr
 8006418:	469e      	mov	lr, r3
 800641a:	462e      	mov	r6, r5
 800641c:	4566      	cmp	r6, ip
 800641e:	d30e      	bcc.n	800643e <__mdiff+0xea>
 8006420:	f10c 0203 	add.w	r2, ip, #3
 8006424:	1b52      	subs	r2, r2, r5
 8006426:	f022 0203 	bic.w	r2, r2, #3
 800642a:	3d03      	subs	r5, #3
 800642c:	45ac      	cmp	ip, r5
 800642e:	bf38      	it	cc
 8006430:	2200      	movcc	r2, #0
 8006432:	4413      	add	r3, r2
 8006434:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006438:	b17a      	cbz	r2, 800645a <__mdiff+0x106>
 800643a:	6107      	str	r7, [r0, #16]
 800643c:	e7a4      	b.n	8006388 <__mdiff+0x34>
 800643e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006442:	fa11 f288 	uxtah	r2, r1, r8
 8006446:	1414      	asrs	r4, r2, #16
 8006448:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800644c:	b292      	uxth	r2, r2
 800644e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006452:	f84e 2b04 	str.w	r2, [lr], #4
 8006456:	1421      	asrs	r1, r4, #16
 8006458:	e7e0      	b.n	800641c <__mdiff+0xc8>
 800645a:	3f01      	subs	r7, #1
 800645c:	e7ea      	b.n	8006434 <__mdiff+0xe0>
 800645e:	bf00      	nop
 8006460:	08007164 	.word	0x08007164
 8006464:	08007175 	.word	0x08007175

08006468 <__d2b>:
 8006468:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800646c:	460f      	mov	r7, r1
 800646e:	2101      	movs	r1, #1
 8006470:	ec59 8b10 	vmov	r8, r9, d0
 8006474:	4616      	mov	r6, r2
 8006476:	f7ff fcd5 	bl	8005e24 <_Balloc>
 800647a:	4604      	mov	r4, r0
 800647c:	b930      	cbnz	r0, 800648c <__d2b+0x24>
 800647e:	4602      	mov	r2, r0
 8006480:	4b24      	ldr	r3, [pc, #144]	; (8006514 <__d2b+0xac>)
 8006482:	4825      	ldr	r0, [pc, #148]	; (8006518 <__d2b+0xb0>)
 8006484:	f240 310f 	movw	r1, #783	; 0x30f
 8006488:	f000 fa86 	bl	8006998 <__assert_func>
 800648c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006490:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006494:	bb2d      	cbnz	r5, 80064e2 <__d2b+0x7a>
 8006496:	9301      	str	r3, [sp, #4]
 8006498:	f1b8 0300 	subs.w	r3, r8, #0
 800649c:	d026      	beq.n	80064ec <__d2b+0x84>
 800649e:	4668      	mov	r0, sp
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	f7ff fd87 	bl	8005fb4 <__lo0bits>
 80064a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80064aa:	b1e8      	cbz	r0, 80064e8 <__d2b+0x80>
 80064ac:	f1c0 0320 	rsb	r3, r0, #32
 80064b0:	fa02 f303 	lsl.w	r3, r2, r3
 80064b4:	430b      	orrs	r3, r1
 80064b6:	40c2      	lsrs	r2, r0
 80064b8:	6163      	str	r3, [r4, #20]
 80064ba:	9201      	str	r2, [sp, #4]
 80064bc:	9b01      	ldr	r3, [sp, #4]
 80064be:	61a3      	str	r3, [r4, #24]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	bf14      	ite	ne
 80064c4:	2202      	movne	r2, #2
 80064c6:	2201      	moveq	r2, #1
 80064c8:	6122      	str	r2, [r4, #16]
 80064ca:	b1bd      	cbz	r5, 80064fc <__d2b+0x94>
 80064cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80064d0:	4405      	add	r5, r0
 80064d2:	603d      	str	r5, [r7, #0]
 80064d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80064d8:	6030      	str	r0, [r6, #0]
 80064da:	4620      	mov	r0, r4
 80064dc:	b003      	add	sp, #12
 80064de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064e6:	e7d6      	b.n	8006496 <__d2b+0x2e>
 80064e8:	6161      	str	r1, [r4, #20]
 80064ea:	e7e7      	b.n	80064bc <__d2b+0x54>
 80064ec:	a801      	add	r0, sp, #4
 80064ee:	f7ff fd61 	bl	8005fb4 <__lo0bits>
 80064f2:	9b01      	ldr	r3, [sp, #4]
 80064f4:	6163      	str	r3, [r4, #20]
 80064f6:	3020      	adds	r0, #32
 80064f8:	2201      	movs	r2, #1
 80064fa:	e7e5      	b.n	80064c8 <__d2b+0x60>
 80064fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006500:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006504:	6038      	str	r0, [r7, #0]
 8006506:	6918      	ldr	r0, [r3, #16]
 8006508:	f7ff fd34 	bl	8005f74 <__hi0bits>
 800650c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006510:	e7e2      	b.n	80064d8 <__d2b+0x70>
 8006512:	bf00      	nop
 8006514:	08007164 	.word	0x08007164
 8006518:	08007175 	.word	0x08007175

0800651c <__ssputs_r>:
 800651c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006520:	688e      	ldr	r6, [r1, #8]
 8006522:	461f      	mov	r7, r3
 8006524:	42be      	cmp	r6, r7
 8006526:	680b      	ldr	r3, [r1, #0]
 8006528:	4682      	mov	sl, r0
 800652a:	460c      	mov	r4, r1
 800652c:	4690      	mov	r8, r2
 800652e:	d82c      	bhi.n	800658a <__ssputs_r+0x6e>
 8006530:	898a      	ldrh	r2, [r1, #12]
 8006532:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006536:	d026      	beq.n	8006586 <__ssputs_r+0x6a>
 8006538:	6965      	ldr	r5, [r4, #20]
 800653a:	6909      	ldr	r1, [r1, #16]
 800653c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006540:	eba3 0901 	sub.w	r9, r3, r1
 8006544:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006548:	1c7b      	adds	r3, r7, #1
 800654a:	444b      	add	r3, r9
 800654c:	106d      	asrs	r5, r5, #1
 800654e:	429d      	cmp	r5, r3
 8006550:	bf38      	it	cc
 8006552:	461d      	movcc	r5, r3
 8006554:	0553      	lsls	r3, r2, #21
 8006556:	d527      	bpl.n	80065a8 <__ssputs_r+0x8c>
 8006558:	4629      	mov	r1, r5
 800655a:	f7ff fbd7 	bl	8005d0c <_malloc_r>
 800655e:	4606      	mov	r6, r0
 8006560:	b360      	cbz	r0, 80065bc <__ssputs_r+0xa0>
 8006562:	6921      	ldr	r1, [r4, #16]
 8006564:	464a      	mov	r2, r9
 8006566:	f000 fa09 	bl	800697c <memcpy>
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	6126      	str	r6, [r4, #16]
 8006578:	6165      	str	r5, [r4, #20]
 800657a:	444e      	add	r6, r9
 800657c:	eba5 0509 	sub.w	r5, r5, r9
 8006580:	6026      	str	r6, [r4, #0]
 8006582:	60a5      	str	r5, [r4, #8]
 8006584:	463e      	mov	r6, r7
 8006586:	42be      	cmp	r6, r7
 8006588:	d900      	bls.n	800658c <__ssputs_r+0x70>
 800658a:	463e      	mov	r6, r7
 800658c:	6820      	ldr	r0, [r4, #0]
 800658e:	4632      	mov	r2, r6
 8006590:	4641      	mov	r1, r8
 8006592:	f000 f9c9 	bl	8006928 <memmove>
 8006596:	68a3      	ldr	r3, [r4, #8]
 8006598:	1b9b      	subs	r3, r3, r6
 800659a:	60a3      	str	r3, [r4, #8]
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	4433      	add	r3, r6
 80065a0:	6023      	str	r3, [r4, #0]
 80065a2:	2000      	movs	r0, #0
 80065a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a8:	462a      	mov	r2, r5
 80065aa:	f000 fa3b 	bl	8006a24 <_realloc_r>
 80065ae:	4606      	mov	r6, r0
 80065b0:	2800      	cmp	r0, #0
 80065b2:	d1e0      	bne.n	8006576 <__ssputs_r+0x5a>
 80065b4:	6921      	ldr	r1, [r4, #16]
 80065b6:	4650      	mov	r0, sl
 80065b8:	f7ff fb34 	bl	8005c24 <_free_r>
 80065bc:	230c      	movs	r3, #12
 80065be:	f8ca 3000 	str.w	r3, [sl]
 80065c2:	89a3      	ldrh	r3, [r4, #12]
 80065c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065c8:	81a3      	strh	r3, [r4, #12]
 80065ca:	f04f 30ff 	mov.w	r0, #4294967295
 80065ce:	e7e9      	b.n	80065a4 <__ssputs_r+0x88>

080065d0 <_svfiprintf_r>:
 80065d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d4:	4698      	mov	r8, r3
 80065d6:	898b      	ldrh	r3, [r1, #12]
 80065d8:	061b      	lsls	r3, r3, #24
 80065da:	b09d      	sub	sp, #116	; 0x74
 80065dc:	4607      	mov	r7, r0
 80065de:	460d      	mov	r5, r1
 80065e0:	4614      	mov	r4, r2
 80065e2:	d50e      	bpl.n	8006602 <_svfiprintf_r+0x32>
 80065e4:	690b      	ldr	r3, [r1, #16]
 80065e6:	b963      	cbnz	r3, 8006602 <_svfiprintf_r+0x32>
 80065e8:	2140      	movs	r1, #64	; 0x40
 80065ea:	f7ff fb8f 	bl	8005d0c <_malloc_r>
 80065ee:	6028      	str	r0, [r5, #0]
 80065f0:	6128      	str	r0, [r5, #16]
 80065f2:	b920      	cbnz	r0, 80065fe <_svfiprintf_r+0x2e>
 80065f4:	230c      	movs	r3, #12
 80065f6:	603b      	str	r3, [r7, #0]
 80065f8:	f04f 30ff 	mov.w	r0, #4294967295
 80065fc:	e0d0      	b.n	80067a0 <_svfiprintf_r+0x1d0>
 80065fe:	2340      	movs	r3, #64	; 0x40
 8006600:	616b      	str	r3, [r5, #20]
 8006602:	2300      	movs	r3, #0
 8006604:	9309      	str	r3, [sp, #36]	; 0x24
 8006606:	2320      	movs	r3, #32
 8006608:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800660c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006610:	2330      	movs	r3, #48	; 0x30
 8006612:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80067b8 <_svfiprintf_r+0x1e8>
 8006616:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800661a:	f04f 0901 	mov.w	r9, #1
 800661e:	4623      	mov	r3, r4
 8006620:	469a      	mov	sl, r3
 8006622:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006626:	b10a      	cbz	r2, 800662c <_svfiprintf_r+0x5c>
 8006628:	2a25      	cmp	r2, #37	; 0x25
 800662a:	d1f9      	bne.n	8006620 <_svfiprintf_r+0x50>
 800662c:	ebba 0b04 	subs.w	fp, sl, r4
 8006630:	d00b      	beq.n	800664a <_svfiprintf_r+0x7a>
 8006632:	465b      	mov	r3, fp
 8006634:	4622      	mov	r2, r4
 8006636:	4629      	mov	r1, r5
 8006638:	4638      	mov	r0, r7
 800663a:	f7ff ff6f 	bl	800651c <__ssputs_r>
 800663e:	3001      	adds	r0, #1
 8006640:	f000 80a9 	beq.w	8006796 <_svfiprintf_r+0x1c6>
 8006644:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006646:	445a      	add	r2, fp
 8006648:	9209      	str	r2, [sp, #36]	; 0x24
 800664a:	f89a 3000 	ldrb.w	r3, [sl]
 800664e:	2b00      	cmp	r3, #0
 8006650:	f000 80a1 	beq.w	8006796 <_svfiprintf_r+0x1c6>
 8006654:	2300      	movs	r3, #0
 8006656:	f04f 32ff 	mov.w	r2, #4294967295
 800665a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800665e:	f10a 0a01 	add.w	sl, sl, #1
 8006662:	9304      	str	r3, [sp, #16]
 8006664:	9307      	str	r3, [sp, #28]
 8006666:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800666a:	931a      	str	r3, [sp, #104]	; 0x68
 800666c:	4654      	mov	r4, sl
 800666e:	2205      	movs	r2, #5
 8006670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006674:	4850      	ldr	r0, [pc, #320]	; (80067b8 <_svfiprintf_r+0x1e8>)
 8006676:	f7f9 fdcb 	bl	8000210 <memchr>
 800667a:	9a04      	ldr	r2, [sp, #16]
 800667c:	b9d8      	cbnz	r0, 80066b6 <_svfiprintf_r+0xe6>
 800667e:	06d0      	lsls	r0, r2, #27
 8006680:	bf44      	itt	mi
 8006682:	2320      	movmi	r3, #32
 8006684:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006688:	0711      	lsls	r1, r2, #28
 800668a:	bf44      	itt	mi
 800668c:	232b      	movmi	r3, #43	; 0x2b
 800668e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006692:	f89a 3000 	ldrb.w	r3, [sl]
 8006696:	2b2a      	cmp	r3, #42	; 0x2a
 8006698:	d015      	beq.n	80066c6 <_svfiprintf_r+0xf6>
 800669a:	9a07      	ldr	r2, [sp, #28]
 800669c:	4654      	mov	r4, sl
 800669e:	2000      	movs	r0, #0
 80066a0:	f04f 0c0a 	mov.w	ip, #10
 80066a4:	4621      	mov	r1, r4
 80066a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066aa:	3b30      	subs	r3, #48	; 0x30
 80066ac:	2b09      	cmp	r3, #9
 80066ae:	d94d      	bls.n	800674c <_svfiprintf_r+0x17c>
 80066b0:	b1b0      	cbz	r0, 80066e0 <_svfiprintf_r+0x110>
 80066b2:	9207      	str	r2, [sp, #28]
 80066b4:	e014      	b.n	80066e0 <_svfiprintf_r+0x110>
 80066b6:	eba0 0308 	sub.w	r3, r0, r8
 80066ba:	fa09 f303 	lsl.w	r3, r9, r3
 80066be:	4313      	orrs	r3, r2
 80066c0:	9304      	str	r3, [sp, #16]
 80066c2:	46a2      	mov	sl, r4
 80066c4:	e7d2      	b.n	800666c <_svfiprintf_r+0x9c>
 80066c6:	9b03      	ldr	r3, [sp, #12]
 80066c8:	1d19      	adds	r1, r3, #4
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	9103      	str	r1, [sp, #12]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	bfbb      	ittet	lt
 80066d2:	425b      	neglt	r3, r3
 80066d4:	f042 0202 	orrlt.w	r2, r2, #2
 80066d8:	9307      	strge	r3, [sp, #28]
 80066da:	9307      	strlt	r3, [sp, #28]
 80066dc:	bfb8      	it	lt
 80066de:	9204      	strlt	r2, [sp, #16]
 80066e0:	7823      	ldrb	r3, [r4, #0]
 80066e2:	2b2e      	cmp	r3, #46	; 0x2e
 80066e4:	d10c      	bne.n	8006700 <_svfiprintf_r+0x130>
 80066e6:	7863      	ldrb	r3, [r4, #1]
 80066e8:	2b2a      	cmp	r3, #42	; 0x2a
 80066ea:	d134      	bne.n	8006756 <_svfiprintf_r+0x186>
 80066ec:	9b03      	ldr	r3, [sp, #12]
 80066ee:	1d1a      	adds	r2, r3, #4
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	9203      	str	r2, [sp, #12]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bfb8      	it	lt
 80066f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80066fc:	3402      	adds	r4, #2
 80066fe:	9305      	str	r3, [sp, #20]
 8006700:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80067c8 <_svfiprintf_r+0x1f8>
 8006704:	7821      	ldrb	r1, [r4, #0]
 8006706:	2203      	movs	r2, #3
 8006708:	4650      	mov	r0, sl
 800670a:	f7f9 fd81 	bl	8000210 <memchr>
 800670e:	b138      	cbz	r0, 8006720 <_svfiprintf_r+0x150>
 8006710:	9b04      	ldr	r3, [sp, #16]
 8006712:	eba0 000a 	sub.w	r0, r0, sl
 8006716:	2240      	movs	r2, #64	; 0x40
 8006718:	4082      	lsls	r2, r0
 800671a:	4313      	orrs	r3, r2
 800671c:	3401      	adds	r4, #1
 800671e:	9304      	str	r3, [sp, #16]
 8006720:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006724:	4825      	ldr	r0, [pc, #148]	; (80067bc <_svfiprintf_r+0x1ec>)
 8006726:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800672a:	2206      	movs	r2, #6
 800672c:	f7f9 fd70 	bl	8000210 <memchr>
 8006730:	2800      	cmp	r0, #0
 8006732:	d038      	beq.n	80067a6 <_svfiprintf_r+0x1d6>
 8006734:	4b22      	ldr	r3, [pc, #136]	; (80067c0 <_svfiprintf_r+0x1f0>)
 8006736:	bb1b      	cbnz	r3, 8006780 <_svfiprintf_r+0x1b0>
 8006738:	9b03      	ldr	r3, [sp, #12]
 800673a:	3307      	adds	r3, #7
 800673c:	f023 0307 	bic.w	r3, r3, #7
 8006740:	3308      	adds	r3, #8
 8006742:	9303      	str	r3, [sp, #12]
 8006744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006746:	4433      	add	r3, r6
 8006748:	9309      	str	r3, [sp, #36]	; 0x24
 800674a:	e768      	b.n	800661e <_svfiprintf_r+0x4e>
 800674c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006750:	460c      	mov	r4, r1
 8006752:	2001      	movs	r0, #1
 8006754:	e7a6      	b.n	80066a4 <_svfiprintf_r+0xd4>
 8006756:	2300      	movs	r3, #0
 8006758:	3401      	adds	r4, #1
 800675a:	9305      	str	r3, [sp, #20]
 800675c:	4619      	mov	r1, r3
 800675e:	f04f 0c0a 	mov.w	ip, #10
 8006762:	4620      	mov	r0, r4
 8006764:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006768:	3a30      	subs	r2, #48	; 0x30
 800676a:	2a09      	cmp	r2, #9
 800676c:	d903      	bls.n	8006776 <_svfiprintf_r+0x1a6>
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0c6      	beq.n	8006700 <_svfiprintf_r+0x130>
 8006772:	9105      	str	r1, [sp, #20]
 8006774:	e7c4      	b.n	8006700 <_svfiprintf_r+0x130>
 8006776:	fb0c 2101 	mla	r1, ip, r1, r2
 800677a:	4604      	mov	r4, r0
 800677c:	2301      	movs	r3, #1
 800677e:	e7f0      	b.n	8006762 <_svfiprintf_r+0x192>
 8006780:	ab03      	add	r3, sp, #12
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	462a      	mov	r2, r5
 8006786:	4b0f      	ldr	r3, [pc, #60]	; (80067c4 <_svfiprintf_r+0x1f4>)
 8006788:	a904      	add	r1, sp, #16
 800678a:	4638      	mov	r0, r7
 800678c:	f7fd fe64 	bl	8004458 <_printf_float>
 8006790:	1c42      	adds	r2, r0, #1
 8006792:	4606      	mov	r6, r0
 8006794:	d1d6      	bne.n	8006744 <_svfiprintf_r+0x174>
 8006796:	89ab      	ldrh	r3, [r5, #12]
 8006798:	065b      	lsls	r3, r3, #25
 800679a:	f53f af2d 	bmi.w	80065f8 <_svfiprintf_r+0x28>
 800679e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067a0:	b01d      	add	sp, #116	; 0x74
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	ab03      	add	r3, sp, #12
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	462a      	mov	r2, r5
 80067ac:	4b05      	ldr	r3, [pc, #20]	; (80067c4 <_svfiprintf_r+0x1f4>)
 80067ae:	a904      	add	r1, sp, #16
 80067b0:	4638      	mov	r0, r7
 80067b2:	f7fe f8f5 	bl	80049a0 <_printf_i>
 80067b6:	e7eb      	b.n	8006790 <_svfiprintf_r+0x1c0>
 80067b8:	080072cc 	.word	0x080072cc
 80067bc:	080072d6 	.word	0x080072d6
 80067c0:	08004459 	.word	0x08004459
 80067c4:	0800651d 	.word	0x0800651d
 80067c8:	080072d2 	.word	0x080072d2

080067cc <__sflush_r>:
 80067cc:	898a      	ldrh	r2, [r1, #12]
 80067ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d2:	4605      	mov	r5, r0
 80067d4:	0710      	lsls	r0, r2, #28
 80067d6:	460c      	mov	r4, r1
 80067d8:	d458      	bmi.n	800688c <__sflush_r+0xc0>
 80067da:	684b      	ldr	r3, [r1, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	dc05      	bgt.n	80067ec <__sflush_r+0x20>
 80067e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	dc02      	bgt.n	80067ec <__sflush_r+0x20>
 80067e6:	2000      	movs	r0, #0
 80067e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067ee:	2e00      	cmp	r6, #0
 80067f0:	d0f9      	beq.n	80067e6 <__sflush_r+0x1a>
 80067f2:	2300      	movs	r3, #0
 80067f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067f8:	682f      	ldr	r7, [r5, #0]
 80067fa:	6a21      	ldr	r1, [r4, #32]
 80067fc:	602b      	str	r3, [r5, #0]
 80067fe:	d032      	beq.n	8006866 <__sflush_r+0x9a>
 8006800:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006802:	89a3      	ldrh	r3, [r4, #12]
 8006804:	075a      	lsls	r2, r3, #29
 8006806:	d505      	bpl.n	8006814 <__sflush_r+0x48>
 8006808:	6863      	ldr	r3, [r4, #4]
 800680a:	1ac0      	subs	r0, r0, r3
 800680c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800680e:	b10b      	cbz	r3, 8006814 <__sflush_r+0x48>
 8006810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006812:	1ac0      	subs	r0, r0, r3
 8006814:	2300      	movs	r3, #0
 8006816:	4602      	mov	r2, r0
 8006818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800681a:	6a21      	ldr	r1, [r4, #32]
 800681c:	4628      	mov	r0, r5
 800681e:	47b0      	blx	r6
 8006820:	1c43      	adds	r3, r0, #1
 8006822:	89a3      	ldrh	r3, [r4, #12]
 8006824:	d106      	bne.n	8006834 <__sflush_r+0x68>
 8006826:	6829      	ldr	r1, [r5, #0]
 8006828:	291d      	cmp	r1, #29
 800682a:	d82b      	bhi.n	8006884 <__sflush_r+0xb8>
 800682c:	4a29      	ldr	r2, [pc, #164]	; (80068d4 <__sflush_r+0x108>)
 800682e:	410a      	asrs	r2, r1
 8006830:	07d6      	lsls	r6, r2, #31
 8006832:	d427      	bmi.n	8006884 <__sflush_r+0xb8>
 8006834:	2200      	movs	r2, #0
 8006836:	6062      	str	r2, [r4, #4]
 8006838:	04d9      	lsls	r1, r3, #19
 800683a:	6922      	ldr	r2, [r4, #16]
 800683c:	6022      	str	r2, [r4, #0]
 800683e:	d504      	bpl.n	800684a <__sflush_r+0x7e>
 8006840:	1c42      	adds	r2, r0, #1
 8006842:	d101      	bne.n	8006848 <__sflush_r+0x7c>
 8006844:	682b      	ldr	r3, [r5, #0]
 8006846:	b903      	cbnz	r3, 800684a <__sflush_r+0x7e>
 8006848:	6560      	str	r0, [r4, #84]	; 0x54
 800684a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800684c:	602f      	str	r7, [r5, #0]
 800684e:	2900      	cmp	r1, #0
 8006850:	d0c9      	beq.n	80067e6 <__sflush_r+0x1a>
 8006852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006856:	4299      	cmp	r1, r3
 8006858:	d002      	beq.n	8006860 <__sflush_r+0x94>
 800685a:	4628      	mov	r0, r5
 800685c:	f7ff f9e2 	bl	8005c24 <_free_r>
 8006860:	2000      	movs	r0, #0
 8006862:	6360      	str	r0, [r4, #52]	; 0x34
 8006864:	e7c0      	b.n	80067e8 <__sflush_r+0x1c>
 8006866:	2301      	movs	r3, #1
 8006868:	4628      	mov	r0, r5
 800686a:	47b0      	blx	r6
 800686c:	1c41      	adds	r1, r0, #1
 800686e:	d1c8      	bne.n	8006802 <__sflush_r+0x36>
 8006870:	682b      	ldr	r3, [r5, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0c5      	beq.n	8006802 <__sflush_r+0x36>
 8006876:	2b1d      	cmp	r3, #29
 8006878:	d001      	beq.n	800687e <__sflush_r+0xb2>
 800687a:	2b16      	cmp	r3, #22
 800687c:	d101      	bne.n	8006882 <__sflush_r+0xb6>
 800687e:	602f      	str	r7, [r5, #0]
 8006880:	e7b1      	b.n	80067e6 <__sflush_r+0x1a>
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006888:	81a3      	strh	r3, [r4, #12]
 800688a:	e7ad      	b.n	80067e8 <__sflush_r+0x1c>
 800688c:	690f      	ldr	r7, [r1, #16]
 800688e:	2f00      	cmp	r7, #0
 8006890:	d0a9      	beq.n	80067e6 <__sflush_r+0x1a>
 8006892:	0793      	lsls	r3, r2, #30
 8006894:	680e      	ldr	r6, [r1, #0]
 8006896:	bf08      	it	eq
 8006898:	694b      	ldreq	r3, [r1, #20]
 800689a:	600f      	str	r7, [r1, #0]
 800689c:	bf18      	it	ne
 800689e:	2300      	movne	r3, #0
 80068a0:	eba6 0807 	sub.w	r8, r6, r7
 80068a4:	608b      	str	r3, [r1, #8]
 80068a6:	f1b8 0f00 	cmp.w	r8, #0
 80068aa:	dd9c      	ble.n	80067e6 <__sflush_r+0x1a>
 80068ac:	6a21      	ldr	r1, [r4, #32]
 80068ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068b0:	4643      	mov	r3, r8
 80068b2:	463a      	mov	r2, r7
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b0      	blx	r6
 80068b8:	2800      	cmp	r0, #0
 80068ba:	dc06      	bgt.n	80068ca <__sflush_r+0xfe>
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068c2:	81a3      	strh	r3, [r4, #12]
 80068c4:	f04f 30ff 	mov.w	r0, #4294967295
 80068c8:	e78e      	b.n	80067e8 <__sflush_r+0x1c>
 80068ca:	4407      	add	r7, r0
 80068cc:	eba8 0800 	sub.w	r8, r8, r0
 80068d0:	e7e9      	b.n	80068a6 <__sflush_r+0xda>
 80068d2:	bf00      	nop
 80068d4:	dfbffffe 	.word	0xdfbffffe

080068d8 <_fflush_r>:
 80068d8:	b538      	push	{r3, r4, r5, lr}
 80068da:	690b      	ldr	r3, [r1, #16]
 80068dc:	4605      	mov	r5, r0
 80068de:	460c      	mov	r4, r1
 80068e0:	b913      	cbnz	r3, 80068e8 <_fflush_r+0x10>
 80068e2:	2500      	movs	r5, #0
 80068e4:	4628      	mov	r0, r5
 80068e6:	bd38      	pop	{r3, r4, r5, pc}
 80068e8:	b118      	cbz	r0, 80068f2 <_fflush_r+0x1a>
 80068ea:	6a03      	ldr	r3, [r0, #32]
 80068ec:	b90b      	cbnz	r3, 80068f2 <_fflush_r+0x1a>
 80068ee:	f7fe fa05 	bl	8004cfc <__sinit>
 80068f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d0f3      	beq.n	80068e2 <_fflush_r+0xa>
 80068fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80068fc:	07d0      	lsls	r0, r2, #31
 80068fe:	d404      	bmi.n	800690a <_fflush_r+0x32>
 8006900:	0599      	lsls	r1, r3, #22
 8006902:	d402      	bmi.n	800690a <_fflush_r+0x32>
 8006904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006906:	f7fe fb10 	bl	8004f2a <__retarget_lock_acquire_recursive>
 800690a:	4628      	mov	r0, r5
 800690c:	4621      	mov	r1, r4
 800690e:	f7ff ff5d 	bl	80067cc <__sflush_r>
 8006912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006914:	07da      	lsls	r2, r3, #31
 8006916:	4605      	mov	r5, r0
 8006918:	d4e4      	bmi.n	80068e4 <_fflush_r+0xc>
 800691a:	89a3      	ldrh	r3, [r4, #12]
 800691c:	059b      	lsls	r3, r3, #22
 800691e:	d4e1      	bmi.n	80068e4 <_fflush_r+0xc>
 8006920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006922:	f7fe fb03 	bl	8004f2c <__retarget_lock_release_recursive>
 8006926:	e7dd      	b.n	80068e4 <_fflush_r+0xc>

08006928 <memmove>:
 8006928:	4288      	cmp	r0, r1
 800692a:	b510      	push	{r4, lr}
 800692c:	eb01 0402 	add.w	r4, r1, r2
 8006930:	d902      	bls.n	8006938 <memmove+0x10>
 8006932:	4284      	cmp	r4, r0
 8006934:	4623      	mov	r3, r4
 8006936:	d807      	bhi.n	8006948 <memmove+0x20>
 8006938:	1e43      	subs	r3, r0, #1
 800693a:	42a1      	cmp	r1, r4
 800693c:	d008      	beq.n	8006950 <memmove+0x28>
 800693e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006942:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006946:	e7f8      	b.n	800693a <memmove+0x12>
 8006948:	4402      	add	r2, r0
 800694a:	4601      	mov	r1, r0
 800694c:	428a      	cmp	r2, r1
 800694e:	d100      	bne.n	8006952 <memmove+0x2a>
 8006950:	bd10      	pop	{r4, pc}
 8006952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006956:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800695a:	e7f7      	b.n	800694c <memmove+0x24>

0800695c <_sbrk_r>:
 800695c:	b538      	push	{r3, r4, r5, lr}
 800695e:	4d06      	ldr	r5, [pc, #24]	; (8006978 <_sbrk_r+0x1c>)
 8006960:	2300      	movs	r3, #0
 8006962:	4604      	mov	r4, r0
 8006964:	4608      	mov	r0, r1
 8006966:	602b      	str	r3, [r5, #0]
 8006968:	f7fb f964 	bl	8001c34 <_sbrk>
 800696c:	1c43      	adds	r3, r0, #1
 800696e:	d102      	bne.n	8006976 <_sbrk_r+0x1a>
 8006970:	682b      	ldr	r3, [r5, #0]
 8006972:	b103      	cbz	r3, 8006976 <_sbrk_r+0x1a>
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	20000418 	.word	0x20000418

0800697c <memcpy>:
 800697c:	440a      	add	r2, r1
 800697e:	4291      	cmp	r1, r2
 8006980:	f100 33ff 	add.w	r3, r0, #4294967295
 8006984:	d100      	bne.n	8006988 <memcpy+0xc>
 8006986:	4770      	bx	lr
 8006988:	b510      	push	{r4, lr}
 800698a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800698e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006992:	4291      	cmp	r1, r2
 8006994:	d1f9      	bne.n	800698a <memcpy+0xe>
 8006996:	bd10      	pop	{r4, pc}

08006998 <__assert_func>:
 8006998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800699a:	4614      	mov	r4, r2
 800699c:	461a      	mov	r2, r3
 800699e:	4b09      	ldr	r3, [pc, #36]	; (80069c4 <__assert_func+0x2c>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4605      	mov	r5, r0
 80069a4:	68d8      	ldr	r0, [r3, #12]
 80069a6:	b14c      	cbz	r4, 80069bc <__assert_func+0x24>
 80069a8:	4b07      	ldr	r3, [pc, #28]	; (80069c8 <__assert_func+0x30>)
 80069aa:	9100      	str	r1, [sp, #0]
 80069ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069b0:	4906      	ldr	r1, [pc, #24]	; (80069cc <__assert_func+0x34>)
 80069b2:	462b      	mov	r3, r5
 80069b4:	f000 f872 	bl	8006a9c <fiprintf>
 80069b8:	f000 f882 	bl	8006ac0 <abort>
 80069bc:	4b04      	ldr	r3, [pc, #16]	; (80069d0 <__assert_func+0x38>)
 80069be:	461c      	mov	r4, r3
 80069c0:	e7f3      	b.n	80069aa <__assert_func+0x12>
 80069c2:	bf00      	nop
 80069c4:	20000064 	.word	0x20000064
 80069c8:	080072e7 	.word	0x080072e7
 80069cc:	080072f4 	.word	0x080072f4
 80069d0:	08007322 	.word	0x08007322

080069d4 <_calloc_r>:
 80069d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069d6:	fba1 2402 	umull	r2, r4, r1, r2
 80069da:	b94c      	cbnz	r4, 80069f0 <_calloc_r+0x1c>
 80069dc:	4611      	mov	r1, r2
 80069de:	9201      	str	r2, [sp, #4]
 80069e0:	f7ff f994 	bl	8005d0c <_malloc_r>
 80069e4:	9a01      	ldr	r2, [sp, #4]
 80069e6:	4605      	mov	r5, r0
 80069e8:	b930      	cbnz	r0, 80069f8 <_calloc_r+0x24>
 80069ea:	4628      	mov	r0, r5
 80069ec:	b003      	add	sp, #12
 80069ee:	bd30      	pop	{r4, r5, pc}
 80069f0:	220c      	movs	r2, #12
 80069f2:	6002      	str	r2, [r0, #0]
 80069f4:	2500      	movs	r5, #0
 80069f6:	e7f8      	b.n	80069ea <_calloc_r+0x16>
 80069f8:	4621      	mov	r1, r4
 80069fa:	f7fe fa18 	bl	8004e2e <memset>
 80069fe:	e7f4      	b.n	80069ea <_calloc_r+0x16>

08006a00 <__ascii_mbtowc>:
 8006a00:	b082      	sub	sp, #8
 8006a02:	b901      	cbnz	r1, 8006a06 <__ascii_mbtowc+0x6>
 8006a04:	a901      	add	r1, sp, #4
 8006a06:	b142      	cbz	r2, 8006a1a <__ascii_mbtowc+0x1a>
 8006a08:	b14b      	cbz	r3, 8006a1e <__ascii_mbtowc+0x1e>
 8006a0a:	7813      	ldrb	r3, [r2, #0]
 8006a0c:	600b      	str	r3, [r1, #0]
 8006a0e:	7812      	ldrb	r2, [r2, #0]
 8006a10:	1e10      	subs	r0, r2, #0
 8006a12:	bf18      	it	ne
 8006a14:	2001      	movne	r0, #1
 8006a16:	b002      	add	sp, #8
 8006a18:	4770      	bx	lr
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	e7fb      	b.n	8006a16 <__ascii_mbtowc+0x16>
 8006a1e:	f06f 0001 	mvn.w	r0, #1
 8006a22:	e7f8      	b.n	8006a16 <__ascii_mbtowc+0x16>

08006a24 <_realloc_r>:
 8006a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a28:	4680      	mov	r8, r0
 8006a2a:	4614      	mov	r4, r2
 8006a2c:	460e      	mov	r6, r1
 8006a2e:	b921      	cbnz	r1, 8006a3a <_realloc_r+0x16>
 8006a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a34:	4611      	mov	r1, r2
 8006a36:	f7ff b969 	b.w	8005d0c <_malloc_r>
 8006a3a:	b92a      	cbnz	r2, 8006a48 <_realloc_r+0x24>
 8006a3c:	f7ff f8f2 	bl	8005c24 <_free_r>
 8006a40:	4625      	mov	r5, r4
 8006a42:	4628      	mov	r0, r5
 8006a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a48:	f000 f841 	bl	8006ace <_malloc_usable_size_r>
 8006a4c:	4284      	cmp	r4, r0
 8006a4e:	4607      	mov	r7, r0
 8006a50:	d802      	bhi.n	8006a58 <_realloc_r+0x34>
 8006a52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a56:	d812      	bhi.n	8006a7e <_realloc_r+0x5a>
 8006a58:	4621      	mov	r1, r4
 8006a5a:	4640      	mov	r0, r8
 8006a5c:	f7ff f956 	bl	8005d0c <_malloc_r>
 8006a60:	4605      	mov	r5, r0
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d0ed      	beq.n	8006a42 <_realloc_r+0x1e>
 8006a66:	42bc      	cmp	r4, r7
 8006a68:	4622      	mov	r2, r4
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	bf28      	it	cs
 8006a6e:	463a      	movcs	r2, r7
 8006a70:	f7ff ff84 	bl	800697c <memcpy>
 8006a74:	4631      	mov	r1, r6
 8006a76:	4640      	mov	r0, r8
 8006a78:	f7ff f8d4 	bl	8005c24 <_free_r>
 8006a7c:	e7e1      	b.n	8006a42 <_realloc_r+0x1e>
 8006a7e:	4635      	mov	r5, r6
 8006a80:	e7df      	b.n	8006a42 <_realloc_r+0x1e>

08006a82 <__ascii_wctomb>:
 8006a82:	b149      	cbz	r1, 8006a98 <__ascii_wctomb+0x16>
 8006a84:	2aff      	cmp	r2, #255	; 0xff
 8006a86:	bf85      	ittet	hi
 8006a88:	238a      	movhi	r3, #138	; 0x8a
 8006a8a:	6003      	strhi	r3, [r0, #0]
 8006a8c:	700a      	strbls	r2, [r1, #0]
 8006a8e:	f04f 30ff 	movhi.w	r0, #4294967295
 8006a92:	bf98      	it	ls
 8006a94:	2001      	movls	r0, #1
 8006a96:	4770      	bx	lr
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4770      	bx	lr

08006a9c <fiprintf>:
 8006a9c:	b40e      	push	{r1, r2, r3}
 8006a9e:	b503      	push	{r0, r1, lr}
 8006aa0:	4601      	mov	r1, r0
 8006aa2:	ab03      	add	r3, sp, #12
 8006aa4:	4805      	ldr	r0, [pc, #20]	; (8006abc <fiprintf+0x20>)
 8006aa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aaa:	6800      	ldr	r0, [r0, #0]
 8006aac:	9301      	str	r3, [sp, #4]
 8006aae:	f000 f83f 	bl	8006b30 <_vfiprintf_r>
 8006ab2:	b002      	add	sp, #8
 8006ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ab8:	b003      	add	sp, #12
 8006aba:	4770      	bx	lr
 8006abc:	20000064 	.word	0x20000064

08006ac0 <abort>:
 8006ac0:	b508      	push	{r3, lr}
 8006ac2:	2006      	movs	r0, #6
 8006ac4:	f000 fa0c 	bl	8006ee0 <raise>
 8006ac8:	2001      	movs	r0, #1
 8006aca:	f7fb f83b 	bl	8001b44 <_exit>

08006ace <_malloc_usable_size_r>:
 8006ace:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ad2:	1f18      	subs	r0, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bfbc      	itt	lt
 8006ad8:	580b      	ldrlt	r3, [r1, r0]
 8006ada:	18c0      	addlt	r0, r0, r3
 8006adc:	4770      	bx	lr

08006ade <__sfputc_r>:
 8006ade:	6893      	ldr	r3, [r2, #8]
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	b410      	push	{r4}
 8006ae6:	6093      	str	r3, [r2, #8]
 8006ae8:	da08      	bge.n	8006afc <__sfputc_r+0x1e>
 8006aea:	6994      	ldr	r4, [r2, #24]
 8006aec:	42a3      	cmp	r3, r4
 8006aee:	db01      	blt.n	8006af4 <__sfputc_r+0x16>
 8006af0:	290a      	cmp	r1, #10
 8006af2:	d103      	bne.n	8006afc <__sfputc_r+0x1e>
 8006af4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006af8:	f000 b934 	b.w	8006d64 <__swbuf_r>
 8006afc:	6813      	ldr	r3, [r2, #0]
 8006afe:	1c58      	adds	r0, r3, #1
 8006b00:	6010      	str	r0, [r2, #0]
 8006b02:	7019      	strb	r1, [r3, #0]
 8006b04:	4608      	mov	r0, r1
 8006b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <__sfputs_r>:
 8006b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0e:	4606      	mov	r6, r0
 8006b10:	460f      	mov	r7, r1
 8006b12:	4614      	mov	r4, r2
 8006b14:	18d5      	adds	r5, r2, r3
 8006b16:	42ac      	cmp	r4, r5
 8006b18:	d101      	bne.n	8006b1e <__sfputs_r+0x12>
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	e007      	b.n	8006b2e <__sfputs_r+0x22>
 8006b1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b22:	463a      	mov	r2, r7
 8006b24:	4630      	mov	r0, r6
 8006b26:	f7ff ffda 	bl	8006ade <__sfputc_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d1f3      	bne.n	8006b16 <__sfputs_r+0xa>
 8006b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b30 <_vfiprintf_r>:
 8006b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b34:	460d      	mov	r5, r1
 8006b36:	b09d      	sub	sp, #116	; 0x74
 8006b38:	4614      	mov	r4, r2
 8006b3a:	4698      	mov	r8, r3
 8006b3c:	4606      	mov	r6, r0
 8006b3e:	b118      	cbz	r0, 8006b48 <_vfiprintf_r+0x18>
 8006b40:	6a03      	ldr	r3, [r0, #32]
 8006b42:	b90b      	cbnz	r3, 8006b48 <_vfiprintf_r+0x18>
 8006b44:	f7fe f8da 	bl	8004cfc <__sinit>
 8006b48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b4a:	07d9      	lsls	r1, r3, #31
 8006b4c:	d405      	bmi.n	8006b5a <_vfiprintf_r+0x2a>
 8006b4e:	89ab      	ldrh	r3, [r5, #12]
 8006b50:	059a      	lsls	r2, r3, #22
 8006b52:	d402      	bmi.n	8006b5a <_vfiprintf_r+0x2a>
 8006b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b56:	f7fe f9e8 	bl	8004f2a <__retarget_lock_acquire_recursive>
 8006b5a:	89ab      	ldrh	r3, [r5, #12]
 8006b5c:	071b      	lsls	r3, r3, #28
 8006b5e:	d501      	bpl.n	8006b64 <_vfiprintf_r+0x34>
 8006b60:	692b      	ldr	r3, [r5, #16]
 8006b62:	b99b      	cbnz	r3, 8006b8c <_vfiprintf_r+0x5c>
 8006b64:	4629      	mov	r1, r5
 8006b66:	4630      	mov	r0, r6
 8006b68:	f000 f93a 	bl	8006de0 <__swsetup_r>
 8006b6c:	b170      	cbz	r0, 8006b8c <_vfiprintf_r+0x5c>
 8006b6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b70:	07dc      	lsls	r4, r3, #31
 8006b72:	d504      	bpl.n	8006b7e <_vfiprintf_r+0x4e>
 8006b74:	f04f 30ff 	mov.w	r0, #4294967295
 8006b78:	b01d      	add	sp, #116	; 0x74
 8006b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7e:	89ab      	ldrh	r3, [r5, #12]
 8006b80:	0598      	lsls	r0, r3, #22
 8006b82:	d4f7      	bmi.n	8006b74 <_vfiprintf_r+0x44>
 8006b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b86:	f7fe f9d1 	bl	8004f2c <__retarget_lock_release_recursive>
 8006b8a:	e7f3      	b.n	8006b74 <_vfiprintf_r+0x44>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b90:	2320      	movs	r3, #32
 8006b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b9a:	2330      	movs	r3, #48	; 0x30
 8006b9c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006d50 <_vfiprintf_r+0x220>
 8006ba0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ba4:	f04f 0901 	mov.w	r9, #1
 8006ba8:	4623      	mov	r3, r4
 8006baa:	469a      	mov	sl, r3
 8006bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bb0:	b10a      	cbz	r2, 8006bb6 <_vfiprintf_r+0x86>
 8006bb2:	2a25      	cmp	r2, #37	; 0x25
 8006bb4:	d1f9      	bne.n	8006baa <_vfiprintf_r+0x7a>
 8006bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8006bba:	d00b      	beq.n	8006bd4 <_vfiprintf_r+0xa4>
 8006bbc:	465b      	mov	r3, fp
 8006bbe:	4622      	mov	r2, r4
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7ff ffa2 	bl	8006b0c <__sfputs_r>
 8006bc8:	3001      	adds	r0, #1
 8006bca:	f000 80a9 	beq.w	8006d20 <_vfiprintf_r+0x1f0>
 8006bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bd0:	445a      	add	r2, fp
 8006bd2:	9209      	str	r2, [sp, #36]	; 0x24
 8006bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 80a1 	beq.w	8006d20 <_vfiprintf_r+0x1f0>
 8006bde:	2300      	movs	r3, #0
 8006be0:	f04f 32ff 	mov.w	r2, #4294967295
 8006be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006be8:	f10a 0a01 	add.w	sl, sl, #1
 8006bec:	9304      	str	r3, [sp, #16]
 8006bee:	9307      	str	r3, [sp, #28]
 8006bf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bf4:	931a      	str	r3, [sp, #104]	; 0x68
 8006bf6:	4654      	mov	r4, sl
 8006bf8:	2205      	movs	r2, #5
 8006bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bfe:	4854      	ldr	r0, [pc, #336]	; (8006d50 <_vfiprintf_r+0x220>)
 8006c00:	f7f9 fb06 	bl	8000210 <memchr>
 8006c04:	9a04      	ldr	r2, [sp, #16]
 8006c06:	b9d8      	cbnz	r0, 8006c40 <_vfiprintf_r+0x110>
 8006c08:	06d1      	lsls	r1, r2, #27
 8006c0a:	bf44      	itt	mi
 8006c0c:	2320      	movmi	r3, #32
 8006c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c12:	0713      	lsls	r3, r2, #28
 8006c14:	bf44      	itt	mi
 8006c16:	232b      	movmi	r3, #43	; 0x2b
 8006c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c20:	2b2a      	cmp	r3, #42	; 0x2a
 8006c22:	d015      	beq.n	8006c50 <_vfiprintf_r+0x120>
 8006c24:	9a07      	ldr	r2, [sp, #28]
 8006c26:	4654      	mov	r4, sl
 8006c28:	2000      	movs	r0, #0
 8006c2a:	f04f 0c0a 	mov.w	ip, #10
 8006c2e:	4621      	mov	r1, r4
 8006c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c34:	3b30      	subs	r3, #48	; 0x30
 8006c36:	2b09      	cmp	r3, #9
 8006c38:	d94d      	bls.n	8006cd6 <_vfiprintf_r+0x1a6>
 8006c3a:	b1b0      	cbz	r0, 8006c6a <_vfiprintf_r+0x13a>
 8006c3c:	9207      	str	r2, [sp, #28]
 8006c3e:	e014      	b.n	8006c6a <_vfiprintf_r+0x13a>
 8006c40:	eba0 0308 	sub.w	r3, r0, r8
 8006c44:	fa09 f303 	lsl.w	r3, r9, r3
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	9304      	str	r3, [sp, #16]
 8006c4c:	46a2      	mov	sl, r4
 8006c4e:	e7d2      	b.n	8006bf6 <_vfiprintf_r+0xc6>
 8006c50:	9b03      	ldr	r3, [sp, #12]
 8006c52:	1d19      	adds	r1, r3, #4
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	9103      	str	r1, [sp, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	bfbb      	ittet	lt
 8006c5c:	425b      	neglt	r3, r3
 8006c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c62:	9307      	strge	r3, [sp, #28]
 8006c64:	9307      	strlt	r3, [sp, #28]
 8006c66:	bfb8      	it	lt
 8006c68:	9204      	strlt	r2, [sp, #16]
 8006c6a:	7823      	ldrb	r3, [r4, #0]
 8006c6c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c6e:	d10c      	bne.n	8006c8a <_vfiprintf_r+0x15a>
 8006c70:	7863      	ldrb	r3, [r4, #1]
 8006c72:	2b2a      	cmp	r3, #42	; 0x2a
 8006c74:	d134      	bne.n	8006ce0 <_vfiprintf_r+0x1b0>
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	1d1a      	adds	r2, r3, #4
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	9203      	str	r2, [sp, #12]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	bfb8      	it	lt
 8006c82:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c86:	3402      	adds	r4, #2
 8006c88:	9305      	str	r3, [sp, #20]
 8006c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006d60 <_vfiprintf_r+0x230>
 8006c8e:	7821      	ldrb	r1, [r4, #0]
 8006c90:	2203      	movs	r2, #3
 8006c92:	4650      	mov	r0, sl
 8006c94:	f7f9 fabc 	bl	8000210 <memchr>
 8006c98:	b138      	cbz	r0, 8006caa <_vfiprintf_r+0x17a>
 8006c9a:	9b04      	ldr	r3, [sp, #16]
 8006c9c:	eba0 000a 	sub.w	r0, r0, sl
 8006ca0:	2240      	movs	r2, #64	; 0x40
 8006ca2:	4082      	lsls	r2, r0
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	3401      	adds	r4, #1
 8006ca8:	9304      	str	r3, [sp, #16]
 8006caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cae:	4829      	ldr	r0, [pc, #164]	; (8006d54 <_vfiprintf_r+0x224>)
 8006cb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cb4:	2206      	movs	r2, #6
 8006cb6:	f7f9 faab 	bl	8000210 <memchr>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	d03f      	beq.n	8006d3e <_vfiprintf_r+0x20e>
 8006cbe:	4b26      	ldr	r3, [pc, #152]	; (8006d58 <_vfiprintf_r+0x228>)
 8006cc0:	bb1b      	cbnz	r3, 8006d0a <_vfiprintf_r+0x1da>
 8006cc2:	9b03      	ldr	r3, [sp, #12]
 8006cc4:	3307      	adds	r3, #7
 8006cc6:	f023 0307 	bic.w	r3, r3, #7
 8006cca:	3308      	adds	r3, #8
 8006ccc:	9303      	str	r3, [sp, #12]
 8006cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cd0:	443b      	add	r3, r7
 8006cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8006cd4:	e768      	b.n	8006ba8 <_vfiprintf_r+0x78>
 8006cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cda:	460c      	mov	r4, r1
 8006cdc:	2001      	movs	r0, #1
 8006cde:	e7a6      	b.n	8006c2e <_vfiprintf_r+0xfe>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	3401      	adds	r4, #1
 8006ce4:	9305      	str	r3, [sp, #20]
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	f04f 0c0a 	mov.w	ip, #10
 8006cec:	4620      	mov	r0, r4
 8006cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cf2:	3a30      	subs	r2, #48	; 0x30
 8006cf4:	2a09      	cmp	r2, #9
 8006cf6:	d903      	bls.n	8006d00 <_vfiprintf_r+0x1d0>
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d0c6      	beq.n	8006c8a <_vfiprintf_r+0x15a>
 8006cfc:	9105      	str	r1, [sp, #20]
 8006cfe:	e7c4      	b.n	8006c8a <_vfiprintf_r+0x15a>
 8006d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d04:	4604      	mov	r4, r0
 8006d06:	2301      	movs	r3, #1
 8006d08:	e7f0      	b.n	8006cec <_vfiprintf_r+0x1bc>
 8006d0a:	ab03      	add	r3, sp, #12
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	462a      	mov	r2, r5
 8006d10:	4b12      	ldr	r3, [pc, #72]	; (8006d5c <_vfiprintf_r+0x22c>)
 8006d12:	a904      	add	r1, sp, #16
 8006d14:	4630      	mov	r0, r6
 8006d16:	f7fd fb9f 	bl	8004458 <_printf_float>
 8006d1a:	4607      	mov	r7, r0
 8006d1c:	1c78      	adds	r0, r7, #1
 8006d1e:	d1d6      	bne.n	8006cce <_vfiprintf_r+0x19e>
 8006d20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d22:	07d9      	lsls	r1, r3, #31
 8006d24:	d405      	bmi.n	8006d32 <_vfiprintf_r+0x202>
 8006d26:	89ab      	ldrh	r3, [r5, #12]
 8006d28:	059a      	lsls	r2, r3, #22
 8006d2a:	d402      	bmi.n	8006d32 <_vfiprintf_r+0x202>
 8006d2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d2e:	f7fe f8fd 	bl	8004f2c <__retarget_lock_release_recursive>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	065b      	lsls	r3, r3, #25
 8006d36:	f53f af1d 	bmi.w	8006b74 <_vfiprintf_r+0x44>
 8006d3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d3c:	e71c      	b.n	8006b78 <_vfiprintf_r+0x48>
 8006d3e:	ab03      	add	r3, sp, #12
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	462a      	mov	r2, r5
 8006d44:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <_vfiprintf_r+0x22c>)
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	4630      	mov	r0, r6
 8006d4a:	f7fd fe29 	bl	80049a0 <_printf_i>
 8006d4e:	e7e4      	b.n	8006d1a <_vfiprintf_r+0x1ea>
 8006d50:	080072cc 	.word	0x080072cc
 8006d54:	080072d6 	.word	0x080072d6
 8006d58:	08004459 	.word	0x08004459
 8006d5c:	08006b0d 	.word	0x08006b0d
 8006d60:	080072d2 	.word	0x080072d2

08006d64 <__swbuf_r>:
 8006d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d66:	460e      	mov	r6, r1
 8006d68:	4614      	mov	r4, r2
 8006d6a:	4605      	mov	r5, r0
 8006d6c:	b118      	cbz	r0, 8006d76 <__swbuf_r+0x12>
 8006d6e:	6a03      	ldr	r3, [r0, #32]
 8006d70:	b90b      	cbnz	r3, 8006d76 <__swbuf_r+0x12>
 8006d72:	f7fd ffc3 	bl	8004cfc <__sinit>
 8006d76:	69a3      	ldr	r3, [r4, #24]
 8006d78:	60a3      	str	r3, [r4, #8]
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	071a      	lsls	r2, r3, #28
 8006d7e:	d525      	bpl.n	8006dcc <__swbuf_r+0x68>
 8006d80:	6923      	ldr	r3, [r4, #16]
 8006d82:	b31b      	cbz	r3, 8006dcc <__swbuf_r+0x68>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	6922      	ldr	r2, [r4, #16]
 8006d88:	1a98      	subs	r0, r3, r2
 8006d8a:	6963      	ldr	r3, [r4, #20]
 8006d8c:	b2f6      	uxtb	r6, r6
 8006d8e:	4283      	cmp	r3, r0
 8006d90:	4637      	mov	r7, r6
 8006d92:	dc04      	bgt.n	8006d9e <__swbuf_r+0x3a>
 8006d94:	4621      	mov	r1, r4
 8006d96:	4628      	mov	r0, r5
 8006d98:	f7ff fd9e 	bl	80068d8 <_fflush_r>
 8006d9c:	b9e0      	cbnz	r0, 8006dd8 <__swbuf_r+0x74>
 8006d9e:	68a3      	ldr	r3, [r4, #8]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	60a3      	str	r3, [r4, #8]
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	6022      	str	r2, [r4, #0]
 8006daa:	701e      	strb	r6, [r3, #0]
 8006dac:	6962      	ldr	r2, [r4, #20]
 8006dae:	1c43      	adds	r3, r0, #1
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d004      	beq.n	8006dbe <__swbuf_r+0x5a>
 8006db4:	89a3      	ldrh	r3, [r4, #12]
 8006db6:	07db      	lsls	r3, r3, #31
 8006db8:	d506      	bpl.n	8006dc8 <__swbuf_r+0x64>
 8006dba:	2e0a      	cmp	r6, #10
 8006dbc:	d104      	bne.n	8006dc8 <__swbuf_r+0x64>
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f7ff fd89 	bl	80068d8 <_fflush_r>
 8006dc6:	b938      	cbnz	r0, 8006dd8 <__swbuf_r+0x74>
 8006dc8:	4638      	mov	r0, r7
 8006dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dcc:	4621      	mov	r1, r4
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 f806 	bl	8006de0 <__swsetup_r>
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	d0d5      	beq.n	8006d84 <__swbuf_r+0x20>
 8006dd8:	f04f 37ff 	mov.w	r7, #4294967295
 8006ddc:	e7f4      	b.n	8006dc8 <__swbuf_r+0x64>
	...

08006de0 <__swsetup_r>:
 8006de0:	b538      	push	{r3, r4, r5, lr}
 8006de2:	4b2a      	ldr	r3, [pc, #168]	; (8006e8c <__swsetup_r+0xac>)
 8006de4:	4605      	mov	r5, r0
 8006de6:	6818      	ldr	r0, [r3, #0]
 8006de8:	460c      	mov	r4, r1
 8006dea:	b118      	cbz	r0, 8006df4 <__swsetup_r+0x14>
 8006dec:	6a03      	ldr	r3, [r0, #32]
 8006dee:	b90b      	cbnz	r3, 8006df4 <__swsetup_r+0x14>
 8006df0:	f7fd ff84 	bl	8004cfc <__sinit>
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dfa:	0718      	lsls	r0, r3, #28
 8006dfc:	d422      	bmi.n	8006e44 <__swsetup_r+0x64>
 8006dfe:	06d9      	lsls	r1, r3, #27
 8006e00:	d407      	bmi.n	8006e12 <__swsetup_r+0x32>
 8006e02:	2309      	movs	r3, #9
 8006e04:	602b      	str	r3, [r5, #0]
 8006e06:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e0a:	81a3      	strh	r3, [r4, #12]
 8006e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e10:	e034      	b.n	8006e7c <__swsetup_r+0x9c>
 8006e12:	0758      	lsls	r0, r3, #29
 8006e14:	d512      	bpl.n	8006e3c <__swsetup_r+0x5c>
 8006e16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e18:	b141      	cbz	r1, 8006e2c <__swsetup_r+0x4c>
 8006e1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e1e:	4299      	cmp	r1, r3
 8006e20:	d002      	beq.n	8006e28 <__swsetup_r+0x48>
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7fe fefe 	bl	8005c24 <_free_r>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	6363      	str	r3, [r4, #52]	; 0x34
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	2300      	movs	r3, #0
 8006e36:	6063      	str	r3, [r4, #4]
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	6023      	str	r3, [r4, #0]
 8006e3c:	89a3      	ldrh	r3, [r4, #12]
 8006e3e:	f043 0308 	orr.w	r3, r3, #8
 8006e42:	81a3      	strh	r3, [r4, #12]
 8006e44:	6923      	ldr	r3, [r4, #16]
 8006e46:	b94b      	cbnz	r3, 8006e5c <__swsetup_r+0x7c>
 8006e48:	89a3      	ldrh	r3, [r4, #12]
 8006e4a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e52:	d003      	beq.n	8006e5c <__swsetup_r+0x7c>
 8006e54:	4621      	mov	r1, r4
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 f884 	bl	8006f64 <__smakebuf_r>
 8006e5c:	89a0      	ldrh	r0, [r4, #12]
 8006e5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e62:	f010 0301 	ands.w	r3, r0, #1
 8006e66:	d00a      	beq.n	8006e7e <__swsetup_r+0x9e>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60a3      	str	r3, [r4, #8]
 8006e6c:	6963      	ldr	r3, [r4, #20]
 8006e6e:	425b      	negs	r3, r3
 8006e70:	61a3      	str	r3, [r4, #24]
 8006e72:	6923      	ldr	r3, [r4, #16]
 8006e74:	b943      	cbnz	r3, 8006e88 <__swsetup_r+0xa8>
 8006e76:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e7a:	d1c4      	bne.n	8006e06 <__swsetup_r+0x26>
 8006e7c:	bd38      	pop	{r3, r4, r5, pc}
 8006e7e:	0781      	lsls	r1, r0, #30
 8006e80:	bf58      	it	pl
 8006e82:	6963      	ldrpl	r3, [r4, #20]
 8006e84:	60a3      	str	r3, [r4, #8]
 8006e86:	e7f4      	b.n	8006e72 <__swsetup_r+0x92>
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e7f7      	b.n	8006e7c <__swsetup_r+0x9c>
 8006e8c:	20000064 	.word	0x20000064

08006e90 <_raise_r>:
 8006e90:	291f      	cmp	r1, #31
 8006e92:	b538      	push	{r3, r4, r5, lr}
 8006e94:	4604      	mov	r4, r0
 8006e96:	460d      	mov	r5, r1
 8006e98:	d904      	bls.n	8006ea4 <_raise_r+0x14>
 8006e9a:	2316      	movs	r3, #22
 8006e9c:	6003      	str	r3, [r0, #0]
 8006e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea2:	bd38      	pop	{r3, r4, r5, pc}
 8006ea4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006ea6:	b112      	cbz	r2, 8006eae <_raise_r+0x1e>
 8006ea8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006eac:	b94b      	cbnz	r3, 8006ec2 <_raise_r+0x32>
 8006eae:	4620      	mov	r0, r4
 8006eb0:	f000 f830 	bl	8006f14 <_getpid_r>
 8006eb4:	462a      	mov	r2, r5
 8006eb6:	4601      	mov	r1, r0
 8006eb8:	4620      	mov	r0, r4
 8006eba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ebe:	f000 b817 	b.w	8006ef0 <_kill_r>
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d00a      	beq.n	8006edc <_raise_r+0x4c>
 8006ec6:	1c59      	adds	r1, r3, #1
 8006ec8:	d103      	bne.n	8006ed2 <_raise_r+0x42>
 8006eca:	2316      	movs	r3, #22
 8006ecc:	6003      	str	r3, [r0, #0]
 8006ece:	2001      	movs	r0, #1
 8006ed0:	e7e7      	b.n	8006ea2 <_raise_r+0x12>
 8006ed2:	2400      	movs	r4, #0
 8006ed4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ed8:	4628      	mov	r0, r5
 8006eda:	4798      	blx	r3
 8006edc:	2000      	movs	r0, #0
 8006ede:	e7e0      	b.n	8006ea2 <_raise_r+0x12>

08006ee0 <raise>:
 8006ee0:	4b02      	ldr	r3, [pc, #8]	; (8006eec <raise+0xc>)
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	6818      	ldr	r0, [r3, #0]
 8006ee6:	f7ff bfd3 	b.w	8006e90 <_raise_r>
 8006eea:	bf00      	nop
 8006eec:	20000064 	.word	0x20000064

08006ef0 <_kill_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	; (8006f10 <_kill_r+0x20>)
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	4608      	mov	r0, r1
 8006efa:	4611      	mov	r1, r2
 8006efc:	602b      	str	r3, [r5, #0]
 8006efe:	f7fa fe11 	bl	8001b24 <_kill>
 8006f02:	1c43      	adds	r3, r0, #1
 8006f04:	d102      	bne.n	8006f0c <_kill_r+0x1c>
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	b103      	cbz	r3, 8006f0c <_kill_r+0x1c>
 8006f0a:	6023      	str	r3, [r4, #0]
 8006f0c:	bd38      	pop	{r3, r4, r5, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000418 	.word	0x20000418

08006f14 <_getpid_r>:
 8006f14:	f7fa bdfe 	b.w	8001b14 <_getpid>

08006f18 <__swhatbuf_r>:
 8006f18:	b570      	push	{r4, r5, r6, lr}
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f20:	2900      	cmp	r1, #0
 8006f22:	b096      	sub	sp, #88	; 0x58
 8006f24:	4615      	mov	r5, r2
 8006f26:	461e      	mov	r6, r3
 8006f28:	da0d      	bge.n	8006f46 <__swhatbuf_r+0x2e>
 8006f2a:	89a3      	ldrh	r3, [r4, #12]
 8006f2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006f30:	f04f 0100 	mov.w	r1, #0
 8006f34:	bf0c      	ite	eq
 8006f36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006f3a:	2340      	movne	r3, #64	; 0x40
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	6031      	str	r1, [r6, #0]
 8006f40:	602b      	str	r3, [r5, #0]
 8006f42:	b016      	add	sp, #88	; 0x58
 8006f44:	bd70      	pop	{r4, r5, r6, pc}
 8006f46:	466a      	mov	r2, sp
 8006f48:	f000 f848 	bl	8006fdc <_fstat_r>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	dbec      	blt.n	8006f2a <__swhatbuf_r+0x12>
 8006f50:	9901      	ldr	r1, [sp, #4]
 8006f52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f5a:	4259      	negs	r1, r3
 8006f5c:	4159      	adcs	r1, r3
 8006f5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f62:	e7eb      	b.n	8006f3c <__swhatbuf_r+0x24>

08006f64 <__smakebuf_r>:
 8006f64:	898b      	ldrh	r3, [r1, #12]
 8006f66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f68:	079d      	lsls	r5, r3, #30
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	d507      	bpl.n	8006f80 <__smakebuf_r+0x1c>
 8006f70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	6123      	str	r3, [r4, #16]
 8006f78:	2301      	movs	r3, #1
 8006f7a:	6163      	str	r3, [r4, #20]
 8006f7c:	b002      	add	sp, #8
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
 8006f80:	ab01      	add	r3, sp, #4
 8006f82:	466a      	mov	r2, sp
 8006f84:	f7ff ffc8 	bl	8006f18 <__swhatbuf_r>
 8006f88:	9900      	ldr	r1, [sp, #0]
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f7fe febd 	bl	8005d0c <_malloc_r>
 8006f92:	b948      	cbnz	r0, 8006fa8 <__smakebuf_r+0x44>
 8006f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f98:	059a      	lsls	r2, r3, #22
 8006f9a:	d4ef      	bmi.n	8006f7c <__smakebuf_r+0x18>
 8006f9c:	f023 0303 	bic.w	r3, r3, #3
 8006fa0:	f043 0302 	orr.w	r3, r3, #2
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	e7e3      	b.n	8006f70 <__smakebuf_r+0xc>
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	6020      	str	r0, [r4, #0]
 8006fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	9b00      	ldr	r3, [sp, #0]
 8006fb4:	6163      	str	r3, [r4, #20]
 8006fb6:	9b01      	ldr	r3, [sp, #4]
 8006fb8:	6120      	str	r0, [r4, #16]
 8006fba:	b15b      	cbz	r3, 8006fd4 <__smakebuf_r+0x70>
 8006fbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f000 f81d 	bl	8007000 <_isatty_r>
 8006fc6:	b128      	cbz	r0, 8006fd4 <__smakebuf_r+0x70>
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	f023 0303 	bic.w	r3, r3, #3
 8006fce:	f043 0301 	orr.w	r3, r3, #1
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	431d      	orrs	r5, r3
 8006fd8:	81a5      	strh	r5, [r4, #12]
 8006fda:	e7cf      	b.n	8006f7c <__smakebuf_r+0x18>

08006fdc <_fstat_r>:
 8006fdc:	b538      	push	{r3, r4, r5, lr}
 8006fde:	4d07      	ldr	r5, [pc, #28]	; (8006ffc <_fstat_r+0x20>)
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	602b      	str	r3, [r5, #0]
 8006fea:	f7fa fdfa 	bl	8001be2 <_fstat>
 8006fee:	1c43      	adds	r3, r0, #1
 8006ff0:	d102      	bne.n	8006ff8 <_fstat_r+0x1c>
 8006ff2:	682b      	ldr	r3, [r5, #0]
 8006ff4:	b103      	cbz	r3, 8006ff8 <_fstat_r+0x1c>
 8006ff6:	6023      	str	r3, [r4, #0]
 8006ff8:	bd38      	pop	{r3, r4, r5, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000418 	.word	0x20000418

08007000 <_isatty_r>:
 8007000:	b538      	push	{r3, r4, r5, lr}
 8007002:	4d06      	ldr	r5, [pc, #24]	; (800701c <_isatty_r+0x1c>)
 8007004:	2300      	movs	r3, #0
 8007006:	4604      	mov	r4, r0
 8007008:	4608      	mov	r0, r1
 800700a:	602b      	str	r3, [r5, #0]
 800700c:	f7fa fdf9 	bl	8001c02 <_isatty>
 8007010:	1c43      	adds	r3, r0, #1
 8007012:	d102      	bne.n	800701a <_isatty_r+0x1a>
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	b103      	cbz	r3, 800701a <_isatty_r+0x1a>
 8007018:	6023      	str	r3, [r4, #0]
 800701a:	bd38      	pop	{r3, r4, r5, pc}
 800701c:	20000418 	.word	0x20000418

08007020 <_init>:
 8007020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007022:	bf00      	nop
 8007024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007026:	bc08      	pop	{r3}
 8007028:	469e      	mov	lr, r3
 800702a:	4770      	bx	lr

0800702c <_fini>:
 800702c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800702e:	bf00      	nop
 8007030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007032:	bc08      	pop	{r3}
 8007034:	469e      	mov	lr, r3
 8007036:	4770      	bx	lr
