============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  07:52:43 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     126                  
       Uncertainty:-      90                  
     Required Time:=    1584                  
      Launch Clock:-     100                  
         Data Path:-    1484                  
             Slack:=       0                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    282     382    92      2  1.9  DFFARX1_RVT wptr_full/wbin_reg_6_/QN  
     46     427    51     12  1.7  INVX2_RVT   wptr_full/g4491/Y         
    203     630    84      2  1.0  AND4X1_RVT  wptr_full/g4335__4492/Y   
    103     733    89      2  1.2  NAND3X0_RVT wptr_full/g4307__9945/Y   
     49     782    50      1  0.6  INVX0_RVT   wptr_full/g237/Y          
    186     968    65      5  4.2  OAI22X2_RVT wptr_full/g232/Y          
     36    1004    38      2  1.0  INVX2_RVT   wptr_full/g231/Y          
    173    1177    87      3  1.8  MUX21X2_RVT wptr_full/g4361__2398/Y   
     60    1237    51      1  0.5  INVX1_RVT   wptr_full/fopt4376/Y      
    116    1354    55      1  0.6  OA22X1_RVT  wptr_full/g2398__7482/Y   
     92    1446    40      1  0.5  AND2X1_RVT  wptr_full/g2389__2802/Y   
    138    1584    65      1  0.5  AND4X1_RVT  wptr_full/g2386__6783/Y   
      0    1584     -      1    -  DFFARX2_RVT wptr_full/wfull_reg/D     
#------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-      96                  
       Uncertainty:-     100                  
     Required Time:=    1604                  
      Launch Clock:-     100                  
         Data Path:-    1504                  
             Slack:=       1                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    286     386    90      1  2.7  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     49     435    54     15  4.9  INVX4_RVT   rptr_empty/g5187/Y         
    106     541    51      4  2.3  DEC24X1_RVT rptr_empty/g4890__5090/Y3  
    154     694    86      6  3.1  AND3X1_RVT  rptr_empty/g132/Y          
     66     761    52      1  0.5  INVX0_RVT   rptr_empty/g172/Y          
    159     920    75      2  1.7  AO22X1_RVT  rptr_empty/g168/Y          
    306    1226    92      1  0.5  XOR3X2_RVT  rptr_empty/g667/Y          
    145    1371    55      1  0.5  AND3X1_RVT  rptr_empty/g666/Y          
     76    1447    68      1  0.6  NAND3X0_RVT rptr_empty/g665/Y          
     43    1490    41      1  0.5  INVX0_RVT   rptr_empty/g61/Y           
    114    1604    54      1  0.5  AND3X1_RVT  rptr_empty/g44/Y           
      0    1604     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D    
#-------------------------------------------------------------------------



Path 3: MET (7 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-      90                  
     Required Time:=    2010                  
      Launch Clock:-     100                  
         Data Path:-    1903                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             -300            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    305     405   108      9    4.7  DFFARX2_RVT wptr_full/wfull_reg/QN  
     47     452    56      1    0.7  INVX1_RVT   wptr_full/g4596/Y       
    146     598    99      1   21.8  NBUFFX4_RVT fopt/Y                  
   1405    2003   882      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    2003     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: MET (10 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1890                  
             Slack:=      10                  

Exceptions/Constraints:
  output_delay             -300            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    320     420   113      1    1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    124     544    58     12   11.2  NBUFFX8_RVT rptr_empty/g5233/Y        
     57     601    55      1   21.8  INVX8_RVT   rptr_empty/fopt/Y         
   1389    1990   889      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    1990     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: MET (204 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_16_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g203/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1796     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: MET (204 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_15_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g202/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1796     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: MET (204 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_14_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g201/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1796     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: MET (204 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_13_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g200/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1796     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (204 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_12_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g199/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1796     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (204 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_11_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g198/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1796     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (204 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del_10_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g197/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1796     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (204 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     100                  
     Required Time:=    2000                  
      Launch Clock:-     100                  
         Data Path:-    1696                  
             Slack:=     204                  

Exceptions/Constraints:
  output_delay             -300            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -     100   100     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    151     251    47      1    0.7  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
    141     392    99      1   21.8  NBUFFX4_RVT    fifomem/g196/Y             
   1405    1796   882      1 1433.8  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1796     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (292 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[2]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (292 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[5]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (292 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[1]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (292 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[3]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (292 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[7]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (292 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[4]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (292 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[0]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (292 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     950          125     
                                              
             Setup:-     164                  
       Uncertainty:-      70                  
     Required Time:=     716                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     398                  
             Slack:=     292                  

Exceptions/Constraints:
  input_delay             -100            in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   wdata_in[6]           
    398     424   179      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     424     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (358 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    1580                  
      Launch Clock:-     100                  
         Data Path:-    1122                  
             Slack:=     358                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y        
    167     711    97      6  3.3  AND3X1_RVT  rptr_empty/g132/Y         
     93     804   108      1  0.5  NAND4X0_RVT rptr_empty/g1477/Y        
    195     999    62      3  1.8  AO21X1_RVT  rptr_empty/g674/Y         
     65    1064    54      3  1.6  INVX1_RVT   rptr_empty/g673/Y         
    158    1222    73      3  1.6  AO22X1_RVT  rptr_empty/g4834__6260/Y  
      0    1222     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#------------------------------------------------------------------------



Path 22: MET (391 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    1576                  
      Launch Clock:-     100                  
         Data Path:-    1085                  
             Slack:=     391                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell               Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                               
#-------------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK        
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN         
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y               
    148     692    88      5  2.9  AND3X1_RVT  rptr_empty/g4871__5477_dup5258/Y 
    119     810   134      1  1.6  NAND3X0_RVT rptr_empty/g410/Y                
    206    1016    61      2  1.0  XNOR2X2_RVT rptr_empty/g407/Y                
    169    1185    83      2  2.2  AO22X1_RVT  rptr_empty/g2/Y                  
      0    1185     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D         
#-------------------------------------------------------------------------------



Path 23: MET (391 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     101                  
       Uncertainty:-     100                  
     Required Time:=    1599                  
      Launch Clock:-     100                  
         Data Path:-    1108                  
             Slack:=     391                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    286     386    90      1  2.7  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     49     435    54     15  4.9  INVX4_RVT   rptr_empty/g5187/Y         
    106     541    51      4  2.3  DEC24X1_RVT rptr_empty/g4890__5090/Y3  
    154     694    86      6  3.1  AND3X1_RVT  rptr_empty/g132/Y          
     66     761    52      1  0.5  INVX0_RVT   rptr_empty/g172/Y          
    159     920    75      2  1.7  AO22X1_RVT  rptr_empty/g168/Y          
    100    1020    46      2  1.6  NBUFFX2_RVT rptr_empty/g167/Y          
    188    1208    77      1  0.5  MUX21X1_RVT rptr_empty/g161/Y          
      0    1208     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D   
#-------------------------------------------------------------------------



Path 24: MET (398 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-    1081                  
             Slack:=     398                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_5_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_5_/QN  
     69     430    67     13  3.1  INVX1_RVT   rptr_empty/g2500/Y         
    127     557    51      3  1.5  AND2X1_RVT  rptr_empty/g5238/Y         
     98     654    44      4  2.1  NBUFFX2_RVT rptr_empty/g1029/Y         
    138     792    48      1  0.5  AO21X1_RVT  rptr_empty/g35/Y           
    150     942    71      3  1.9  AND3X1_RVT  rptr_empty/g5245/Y         
     68    1011    56      3  1.5  INVX1_RVT   rptr_empty/g1019/Y         
    171    1181    76      3  1.8  AO22X1_RVT  rptr_empty/g33/Y           
      0    1181     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D   
#-------------------------------------------------------------------------



Path 25: MET (398 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     123                  
       Uncertainty:-      90                  
     Required Time:=    1587                  
      Launch Clock:-     100                  
         Data Path:-    1089                  
             Slack:=     398                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_3_/QN  
     79     428    66     15  4.0  INVX2_RVT   wptr_full/fopt43/Y        
    112     540    48      2  1.0  AND2X1_RVT  wptr_full/g4590/Y         
    114     653    52      1  0.6  AND3X1_RVT  wptr_full/g4599/Y         
    115     768   139      3  1.8  NAND3X0_RVT wptr_full/g4320__2398/Y   
     89     858    80      2  1.0  INVX1_RVT   wptr_full/fopt36/Y        
    157    1015    94      5  2.9  AO22X1_RVT  wptr_full/g236/Y          
     82    1097    83      2  1.0  NAND2X0_RVT wptr_full/g737/Y          
     92    1189    82      1  0.5  NAND2X0_RVT wptr_full/g730/Y          
      0    1189     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_7_/D   
#------------------------------------------------------------------------



Path 26: MET (407 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-    1072                  
             Slack:=     407                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    284     384    94      2  2.0  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
     56     439    59     14  3.0  INVX2_RVT   rptr_empty/g345/Y          
    164     603    70      3  1.8  AND3X1_RVT  rptr_empty/g1485/Y         
    117     720    47      2  1.1  AND2X1_RVT  rptr_empty/g5244/Y         
     68     788    80      1  0.8  NAND3X0_RVT rptr_empty/g5243/Y         
     39     827    44      1  0.5  INVX1_RVT   rptr_empty/g5242/Y         
    146     973    64      3  1.8  OA21X1_RVT  rptr_empty/g35_5259/Y      
     65    1038    53      3  1.5  INVX1_RVT   rptr_empty/g34/Y           
    133    1172    76      3  1.8  AO22X1_RVT  rptr_empty/g31/Y           
      0    1172     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D   
#-------------------------------------------------------------------------



Path 27: MET (408 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     265                  
       Uncertainty:-     100                  
     Required Time:=    1435                  
      Launch Clock:-     100                  
         Data Path:-     927                  
             Slack:=     408                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    286     386    90      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_1_/QN  
     49     435    54     15  4.9  INVX4_RVT    rptr_empty/g5187/Y         
    106     541    51      4  2.3  DEC24X1_RVT  rptr_empty/g4890__5090/Y3  
    154     694    86      6  3.1  AND3X1_RVT   rptr_empty/g132/Y          
     94     788    71      1  0.5  NAND2X0_RVT  rptr_empty/g170/Y          
    175     964    96      5  3.2  AO21X1_RVT   rptr_empty/g165/Y          
     64    1027    65      3  1.9  INVX1_RVT    rptr_empty/g164/Y          
      0    1027     -      3    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI  
#--------------------------------------------------------------------------



Path 28: MET (410 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     120                  
       Uncertainty:-      90                  
     Required Time:=    1590                  
      Launch Clock:-     100                  
         Data Path:-    1080                  
             Slack:=     410                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_7_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_7_/QN  
     66     415    55      4  2.1  INVX2_RVT   wptr_full/fopt4386/Y      
    132     547    52      1  0.6  AND3X1_RVT  wptr_full/g14/Y           
     93     640    41      1  0.6  AND2X1_RVT  wptr_full/g4592/Y         
     89     729   105      2  1.1  NAND3X0_RVT wptr_full/g4307__9945/Y   
     77     805    63      1  0.6  INVX0_RVT   wptr_full/g237/Y          
    168     973    56      5  4.1  OAI22X2_RVT wptr_full/g232/Y          
     47    1019    37      2  1.1  INVX2_RVT   wptr_full/g231/Y          
    160    1180    75      3  1.8  MUX21X2_RVT wptr_full/g4361__2398/Y   
      0    1180     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_9_/D   
#------------------------------------------------------------------------



Path 29: MET (416 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-    1082                  
             Slack:=     416                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_3_/QN  
     79     428    66     15  4.0  INVX2_RVT   wptr_full/fopt43/Y        
    112     540    48      2  1.0  AND2X1_RVT  wptr_full/g4590/Y         
    114     653    52      1  0.6  AND3X1_RVT  wptr_full/g4599/Y         
    115     768   139      3  1.8  NAND3X0_RVT wptr_full/g4320__2398/Y   
    231     999    73      5  2.9  AO22X1_RVT  wptr_full/g236/Y          
     68    1067    55      2  1.4  INVX1_RVT   wptr_full/g235/Y          
    115    1182    56      1  0.5  AO22X1_RVT  wptr_full/g230/Y          
      0    1182     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_8_/D   
#------------------------------------------------------------------------



Path 30: MET (422 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-    1067                  
             Slack:=     422                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     82     431    70     16  4.6  INVX2_RVT   wptr_full/fopt4482/Y      
    126     557   106      1  0.6  NAND4X0_RVT wptr_full/g4334__4485/Y   
    157     714    50      1  1.0  OR2X1_RVT   wptr_full/g4328__5526/Y   
    197     911    82      4  2.4  HADDX1_RVT  wptr_full/g488/SO         
     80     991    67      4  2.0  INVX1_RVT   wptr_full/g481/Y          
    176    1167    76      3  1.8  AO22X1_RVT  wptr_full/g4296__1881/Y   
      0    1167     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_5_/D   
#------------------------------------------------------------------------



Path 31: MET (430 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     268                  
       Uncertainty:-      90                  
     Required Time:=    1442                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     987                  
             Slack:=     430                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)    winc                     
    401     427   182     17    5.0  I1025_NS     io_b_winc/DOUT           
    127     554    56      1    0.6  AND2X1_RVT   wptr_full/g4351__2346/Y  
    113     667   115      2    1.3  NAND3X0_RVT  wptr_full/g75/Y          
     94     760    78      2    1.8  INVX1_RVT    wptr_full/g74/Y          
    190     950    91      3    2.4  MUX21X1_RVT  wptr_full/g72/Y          
     62    1012    62      3    1.9  INVX1_RVT    wptr_full/fopt4412/Y     
      0    1012     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (434 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-    1045                  
             Slack:=     434                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_5_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_5_/QN  
     69     430    67     13  3.1  INVX1_RVT   rptr_empty/g2500/Y         
    127     557    51      3  1.5  AND2X1_RVT  rptr_empty/g5238/Y         
     98     654    44      4  2.1  NBUFFX2_RVT rptr_empty/g1029/Y         
    138     792    48      1  0.5  AO21X1_RVT  rptr_empty/g35/Y           
    150     942    71      3  1.9  AND3X1_RVT  rptr_empty/g5245/Y         
     68    1011    56      3  1.5  INVX1_RVT   rptr_empty/g1019/Y         
    134    1145    76      3  1.8  AO22X1_RVT  rptr_empty/g405/Y          
      0    1145     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#-------------------------------------------------------------------------



Path 33: MET (442 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     101                  
       Uncertainty:-      90                  
     Required Time:=    1609                  
      Launch Clock:-     100                  
         Data Path:-    1068                  
             Slack:=     442                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     82     431    70     16  4.6  INVX2_RVT   wptr_full/fopt4482/Y      
    126     557   106      1  0.6  NAND4X0_RVT wptr_full/g4334__4485/Y   
    157     714    50      1  1.0  OR2X1_RVT   wptr_full/g4328__5526/Y   
    223     937    74      4  2.4  HADDX1_RVT  wptr_full/g488/SO         
     59     996    56      4  2.0  INVX1_RVT   wptr_full/g481/Y          
    172    1168    77      1  0.5  MUX21X1_RVT wptr_full/g476/Y          
      0    1168     -      1    -  DFFARX1_RVT wptr_full/wptr_reg_4_/D   
#------------------------------------------------------------------------



Path 34: MET (465 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     270                  
       Uncertainty:-     100                  
     Required Time:=    1430                  
      Launch Clock:-     100                  
         Data Path:-     865                  
             Slack:=     465                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rempty_reg/CLK 
    320     420   113      1  1.4  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
    124     544    58     12 11.2  NBUFFX8_RVT  rptr_empty/g5233/Y        
    167     711    97      6  3.3  AND3X1_RVT   rptr_empty/g132/Y         
     67     778    69      1  0.5  NAND2X0_RVT  rptr_empty/g170/Y         
    187     965    78      5  3.2  AO21X1_RVT   rptr_empty/g165/Y         
      0     965     -      5    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#-------------------------------------------------------------------------



Path 35: MET (474 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-    1015                  
             Slack:=     474                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    214     648    96      4  2.0  AND4X1_RVT  wptr_full/g4585/Y         
    158     806    55      1  0.5  AND3X1_RVT  wptr_full/g4595/Y         
    117     923    68      4  2.3  AO21X1_RVT  wptr_full/g27/Y           
     61     984    48      2  1.0  INVX1_RVT   wptr_full/fopt4423/Y      
    131    1115    76      3  1.8  AO22X1_RVT  wptr_full/g32/Y           
      0    1115     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_6_/D   
#------------------------------------------------------------------------



Path 36: MET (476 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     101                  
       Uncertainty:-     100                  
     Required Time:=    1599                  
      Launch Clock:-     100                  
         Data Path:-    1023                  
             Slack:=     476                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    274     374    99      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    128     502    51     12 10.9  NBUFFX8_RVT rptr_empty/g5233/Y        
    133     634   182      2  2.5  NAND2X0_RVT rptr_empty/g4887__6131/Y  
    275     909    88      2  1.6  XNOR2X1_RVT rptr_empty/g1489/Y        
    214    1123    77      1  0.5  MUX21X1_RVT rptr_empty/g1478/Y        
      0    1123     -      1    -  DFFARX1_RVT rptr_empty/rptr_reg_0_/D  
#------------------------------------------------------------------------



Path 37: MET (485 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-     994                  
             Slack:=     485                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
    154     514    51      1  1.4  OR2X1_RVT   rptr_empty/g19/Y           
     61     575    54      7  3.9  INVX2_RVT   rptr_empty/g18/Y           
    126     701   133      1  1.2  NAND4X0_RVT rptr_empty/g4867__5009/Y   
    226     927    70      3  1.8  XOR2X2_RVT  rptr_empty/g4859__5008/Y   
    167    1094    76      3  1.8  AO22X1_RVT  rptr_empty/g4835__4319/Y   
      0    1094     -      3    -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D   
#-------------------------------------------------------------------------



Path 38: MET (492 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     255                  
       Uncertainty:-     100                  
     Required Time:=    1445                  
      Launch Clock:-     100                  
         Data Path:-     853                  
             Slack:=     492                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    284     384    94      2  2.0  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
    132     515    56      1  1.4  OR2X1_RVT    rptr_empty/g19/Y           
     50     566    47      7  3.8  INVX2_RVT    rptr_empty/g18/Y           
    118     684    55      1  0.5  AND3X1_RVT   rptr_empty/g17/Y           
    168     852    62      2  1.9  AO22X1_RVT   rptr_empty/g4858__5115/Y   
     59     911    47      3  2.5  INVX2_RVT    rptr_empty/fopt4920/Y      
     43     953    40      2  1.4  INVX1_RVT    rptr_empty/fopt4919/Y      
      0     953     -      2    -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE  
#--------------------------------------------------------------------------



Path 39: MET (505 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-     984                  
             Slack:=     505                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    214     648    96      4  2.0  AND4X1_RVT  wptr_full/g4585/Y         
     70     718    57      1  0.5  INVX0_RVT   wptr_full/g4587/Y         
    128     846    69      2  1.3  AO22X1_RVT  wptr_full/g4584/Y         
     56     902    53      3  1.9  INVX1_RVT   wptr_full/g4583/Y         
     53     955    42      2  1.0  INVX1_RVT   wptr_full/fopt4407/Y      
    129    1084    76      3  1.8  AO22X1_RVT  wptr_full/g4298__7482/Y   
      0    1084     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_1_/D   
#------------------------------------------------------------------------



Path 40: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (511 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (511 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (511 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (511 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (511 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (511 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (511 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_0_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_1_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_2_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_3_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_4_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_5_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_6_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (511 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700          850     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          950     
                                              
             Setup:-    -108                  
       Uncertainty:-      90                  
     Required Time:=    1818                  
      Launch Clock:-     950                  
         Data Path:-     357                  
             Slack:=     511                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     950   100      8    -  (arrival)      wdata_reg_7_/CLK           
    357    1307    48      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1307     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (517 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     114                  
       Uncertainty:-     100                  
     Required Time:=    1586                  
      Launch Clock:-     100                  
         Data Path:-     969                  
             Slack:=     517                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y        
    127     671    67      2  1.3  AND3X1_RVT  rptr_empty/g4878__6783/Y  
    164     835    75      2  1.7  AO22X1_RVT  rptr_empty/g342/Y         
    161     996    96      2  1.3  XOR3X2_RVT  rptr_empty/g336/Y         
     72    1069    60      2  1.0  INVX1_RVT   rptr_empty/g335/Y         
      0    1069     -      2    -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#------------------------------------------------------------------------



Path 105: MET (544 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     122                  
       Uncertainty:-      90                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     944                  
             Slack:=     544                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    214     648    96      4  2.0  AND4X1_RVT  wptr_full/g4585/Y         
    186     834    55      2  1.3  AO22X1_RVT  wptr_full/g4584/Y         
     64     898    56      3  1.9  INVX1_RVT   wptr_full/g4583/Y         
    146    1044    78      3  1.9  AO22X1_RVT  wptr_full/g58/Y           
      0    1044     -      3    -  DFFARX1_RVT wptr_full/wptr_reg_2_/D   
#------------------------------------------------------------------------



Path 106: MET (549 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     103                  
       Uncertainty:-      90                  
     Required Time:=    1607                  
      Launch Clock:-     100                  
         Data Path:-     958                  
             Slack:=     549                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_9_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_9_/QN  
     70     443    69     11  5.9  INVX2_RVT   wptr_full/g2420/Y         
    205     648    78      1  0.6  AND4X1_RVT  wptr_full/g4339__4490/Y   
    105     753   108      1  1.7  NAND3X0_RVT wptr_full/g4582/Y         
    210     963    73      3  2.5  XNOR2X2_RVT wptr_full/g4303__6161/Y   
     47    1010    47      2  1.1  INVX1_RVT   wptr_full/fopt4410/Y      
     48    1058    37      1  0.5  INVX0_RVT   wptr_full/fopt4409/Y      
      0    1058     -      1    -  DFFARX1_RVT wptr_full/wbin_reg_10_/D  
#------------------------------------------------------------------------



Path 107: MET (551 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-     100                  
     Required Time:=    1590                  
      Launch Clock:-     100                  
         Data Path:-     938                  
             Slack:=     551                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    284     384    94      2  2.0  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
     56     439    59     14  3.0  INVX2_RVT   rptr_empty/g345/Y          
    164     603    70      3  1.8  AND3X1_RVT  rptr_empty/g1485/Y         
    117     720    47      2  1.1  AND2X1_RVT  rptr_empty/g5244/Y         
     68     788    80      1  0.8  NAND3X0_RVT rptr_empty/g5243/Y         
     39     827    44      1  0.5  INVX1_RVT   rptr_empty/g5242/Y         
    146     973    64      3  1.8  OA21X1_RVT  rptr_empty/g35_5259/Y      
     65    1038    53      3  1.5  INVX1_RVT   rptr_empty/g34/Y           
      0    1038     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D   
#-------------------------------------------------------------------------



Path 108: MET (567 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     129                  
       Uncertainty:-      90                  
     Required Time:=    1581                  
      Launch Clock:-     100                  
         Data Path:-     915                  
             Slack:=     567                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_3_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_3_/QN  
     79     428    66     15  4.0  INVX2_RVT   wptr_full/fopt43/Y        
    112     540    48      2  1.0  AND2X1_RVT  wptr_full/g4590/Y         
    114     653    52      1  0.6  AND3X1_RVT  wptr_full/g4599/Y         
    115     768   139      3  1.8  NAND3X0_RVT wptr_full/g4320__2398/Y   
     89     858    80      2  1.0  INVX1_RVT   wptr_full/fopt36/Y        
    157    1015    94      5  2.9  AO22X1_RVT  wptr_full/g236/Y          
      0    1015     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_8_/D   
#------------------------------------------------------------------------



Path 109: MET (568 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     235                  
       Uncertainty:-      90                  
     Required Time:=    1475                  
      Launch Clock:-     100                  
         Data Path:-     807                  
             Slack:=     568                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT    wptr_full/fopt4482/Y      
    119     552    47      2  1.1  AND2X1_RVT   wptr_full/g4352__4483/Y   
    128     681    58      1  0.5  AND3X1_RVT   wptr_full/g4329__6783/Y   
    164     845    76      4  2.9  OA21X1_RVT   wptr_full/g60/Y           
     62     907    51      4  2.0  INVX2_RVT    wptr_full/g59/Y           
      0     907     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D   
#-------------------------------------------------------------------------



Path 110: MET (569 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     115                  
       Uncertainty:-     100                  
     Required Time:=    1585                  
      Launch Clock:-     100                  
         Data Path:-     916                  
             Slack:=     569                  

#-------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell               Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                               
#-------------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK        
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN         
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y               
    148     692    88      5  2.9  AND3X1_RVT  rptr_empty/g4871__5477_dup5258/Y 
    119     810   134      1  1.6  NAND3X0_RVT rptr_empty/g410/Y                
    206    1016    61      2  1.0  XNOR2X2_RVT rptr_empty/g407/Y                
      0    1016     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D         
#-------------------------------------------------------------------------------



Path 111: MET (573 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     108                  
       Uncertainty:-     100                  
     Required Time:=    1592                  
      Launch Clock:-     100                  
         Data Path:-     920                  
             Slack:=     573                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    286     386    90      1  2.7  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     49     435    54     15  4.9  INVX4_RVT   rptr_empty/g5187/Y         
    106     541    51      4  2.3  DEC24X1_RVT rptr_empty/g4890__5090/Y3  
    154     694    86      6  3.1  AND3X1_RVT  rptr_empty/g132/Y          
     66     761    52      1  0.5  INVX0_RVT   rptr_empty/g172/Y          
    159     920    75      2  1.7  AO22X1_RVT  rptr_empty/g168/Y          
    100    1020    46      2  1.6  NBUFFX2_RVT rptr_empty/g167/Y          
      0    1020     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D   
#-------------------------------------------------------------------------



Path 112: MET (578 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     911                  
             Slack:=     578                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_5_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT rptr_empty/rbin_reg_5_/QN  
     69     430    67     13  3.1  INVX1_RVT   rptr_empty/g2500/Y         
    127     557    51      3  1.5  AND2X1_RVT  rptr_empty/g5238/Y         
     98     654    44      4  2.1  NBUFFX2_RVT rptr_empty/g1029/Y         
    138     792    48      1  0.5  AO21X1_RVT  rptr_empty/g35/Y           
    150     942    71      3  1.9  AND3X1_RVT  rptr_empty/g5245/Y         
     68    1011    56      3  1.5  INVX1_RVT   rptr_empty/g1019/Y         
      0    1011     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D   
#-------------------------------------------------------------------------



Path 113: MET (583 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     121                  
       Uncertainty:-      90                  
     Required Time:=    1589                  
      Launch Clock:-     100                  
         Data Path:-     906                  
             Slack:=     583                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_0_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_0_/QN  
     64     436    63     16  4.7  INVX2_RVT   wptr_full/fopt4416/Y      
    120     557    55      3  1.7  AND2X1_RVT  wptr_full/g4349__9945/Y   
     83     640    91      2  1.3  NAND3X0_RVT wptr_full/g75/Y           
     59     699    60      2  1.7  INVX1_RVT   wptr_full/g74/Y           
    215     914   105      3  2.4  MUX21X1_RVT wptr_full/g72/Y           
     92    1006    76      3  2.0  INVX1_RVT   wptr_full/fopt4412/Y      
      0    1006     -      3    -  DFFARX1_RVT wptr_full/wbin_reg_4_/D   
#------------------------------------------------------------------------



Path 114: MET (592 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    1576                  
      Launch Clock:-     100                  
         Data Path:-     884                  
             Slack:=     592                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT   rptr_empty/g171/Y          
    102     533    49      2  1.1  AND2X1_RVT  rptr_empty/g22/Y           
    130     663    98      7  3.9  AND2X1_RVT  rptr_empty/g5257/Y         
    135     798   104      1  0.6  NAND4X0_RVT rptr_empty/g4857__5191/Y   
     73     871    60      1  0.5  INVX0_RVT   rptr_empty/g43/Y           
    113     984    83      4  2.3  AO21X1_RVT  rptr_empty/g5252/Y         
      0     984     -      4    -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D   
#-------------------------------------------------------------------------



Path 115: MET (596 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     270                  
       Uncertainty:-      90                  
     Required Time:=    1440                  
      Launch Clock:-     100                  
         Data Path:-     745                  
             Slack:=     596                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT    wptr_full/fopt4482/Y      
    119     552    47      2  1.1  AND2X1_RVT   wptr_full/g4352__4483/Y   
    128     681    58      1  0.5  AND3X1_RVT   wptr_full/g4329__6783/Y   
    164     845    76      4  2.9  OA21X1_RVT   wptr_full/g60/Y           
      0     845     -      4    -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI  
#-------------------------------------------------------------------------



Path 116: MET (602 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     117                  
       Uncertainty:-      90                  
     Required Time:=    1593                  
      Launch Clock:-     100                  
         Data Path:-     891                  
             Slack:=     602                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     82     431    70     16  4.6  INVX2_RVT   wptr_full/fopt4482/Y      
    126     557   106      1  0.6  NAND4X0_RVT wptr_full/g4334__4485/Y   
    157     714    50      1  1.0  OR2X1_RVT   wptr_full/g4328__5526/Y   
    197     911    82      4  2.4  HADDX1_RVT  wptr_full/g488/SO         
     80     991    67      4  2.0  INVX1_RVT   wptr_full/g481/Y          
      0     991     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_5_/D   
#------------------------------------------------------------------------



Path 117: MET (607 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    1570                  
      Launch Clock:-     100                  
         Data Path:-     864                  
             Slack:=     607                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_1_/CLK 
    286     386    90      1  2.7  DFFARX2_RVT rptr_empty/rbin_reg_1_/QN  
     49     435    54     15  4.9  INVX4_RVT   rptr_empty/g5187/Y         
    106     541    51      4  2.3  DEC24X1_RVT rptr_empty/g4890__5090/Y3  
    154     694    86      6  3.1  AND3X1_RVT  rptr_empty/g132/Y          
     94     788    71      1  0.5  NAND2X0_RVT rptr_empty/g170/Y          
    175     964    96      5  3.2  AO21X1_RVT  rptr_empty/g165/Y          
      0     964     -      5    -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D   
#-------------------------------------------------------------------------



Path 118: MET (609 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-      92                  
       Uncertainty:-     100                  
     Required Time:=    1608                  
      Launch Clock:-     100                  
         Data Path:-     899                  
             Slack:=     609                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y        
    167     711    97      6  3.3  AND3X1_RVT  rptr_empty/g132/Y         
     93     804   108      1  0.5  NAND4X0_RVT rptr_empty/g1477/Y        
    195     999    62      3  1.8  AO21X1_RVT  rptr_empty/g674/Y         
      0     999     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#------------------------------------------------------------------------



Path 119: MET (616 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-     119                  
       Uncertainty:-      90                  
     Required Time:=    1591                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     950                  
             Slack:=     616                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    5.0  I1025_NS    io_b_winc/DOUT           
    119     546   139      1    1.0  NAND3X0_RVT wptr_full/g4336__8246/Y  
    268     814    69      3    1.9  HADDX1_RVT  wptr_full/g4367__4486/SO 
    162     976    72      2    1.5  AO22X1_RVT  wptr_full/g4299__4733/Y  
      0     976     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (626 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     116                  
       Uncertainty:-      90                  
     Required Time:=    1594                  
      Launch Clock:-     100                  
         Data Path:-     868                  
             Slack:=     626                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_6_/CLK 
    282     382    92      2  1.9  DFFARX1_RVT wptr_full/wbin_reg_6_/QN  
     46     427    51     12  1.7  INVX2_RVT   wptr_full/g4491/Y         
    203     630    84      2  1.0  AND4X1_RVT  wptr_full/g4335__4492/Y   
    103     733    89      2  1.2  NAND3X0_RVT wptr_full/g4307__9945/Y   
     49     782    50      1  0.6  INVX0_RVT   wptr_full/g237/Y          
    186     968    65      5  4.2  OAI22X2_RVT wptr_full/g232/Y          
      0     968     -      5    -  DFFARX1_RVT wptr_full/wbin_reg_9_/D   
#------------------------------------------------------------------------



Path 121: MET (635 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     853                  
             Slack:=     635                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    284     384    94      2  2.0  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
    132     515    56      1  1.4  OR2X1_RVT   rptr_empty/g19/Y           
     50     566    47      7  3.8  INVX2_RVT   rptr_empty/g18/Y           
     92     658   115      1  1.3  NAND4X0_RVT rptr_empty/g4867__5009/Y   
    225     883    74      3  1.8  XOR2X2_RVT  rptr_empty/g4859__5008/Y   
     70     953    57      3  1.5  INVX1_RVT   rptr_empty/g4856/Y         
      0     953     -      3    -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D   
#-------------------------------------------------------------------------



Path 122: MET (638 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     108                  
       Uncertainty:-     100                  
     Required Time:=    1592                  
      Launch Clock:-     100                  
         Data Path:-     854                  
             Slack:=     638                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT rptr_empty/rbin_reg_2_/QN  
    154     514    51      1  1.4  OR2X1_RVT   rptr_empty/g19/Y           
     61     575    54      7  3.9  INVX2_RVT   rptr_empty/g18/Y           
    114     688    50      1  0.5  AND3X1_RVT  rptr_empty/g17/Y           
    161     849    78      2  1.9  AO22X1_RVT  rptr_empty/g4858__5115/Y   
     49     898    50      3  2.5  INVX2_RVT   rptr_empty/fopt4920/Y      
     56     954    47      2  1.4  INVX1_RVT   rptr_empty/fopt4919/Y      
      0     954     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D   
#-------------------------------------------------------------------------



Path 123: MET (641 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     117                  
       Uncertainty:-      90                  
     Required Time:=    1593                  
      Launch Clock:-     100                  
         Data Path:-     852                  
             Slack:=     641                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_4_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_4_/QN  
     56     429    56     15  3.4  INVX2_RVT   wptr_full/g19/Y           
    150     579    61      2  1.0  AND3X1_RVT  wptr_full/g4343__4487/Y   
    126     705    55      1  0.5  AND3X1_RVT  wptr_full/g367/Y          
    171     877    65      4  2.2  AO22X1_RVT  wptr_full/g365/Y          
     76     952    66      4  2.4  INVX1_RVT   wptr_full/g4302/Y         
      0     952     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_7_/D   
#------------------------------------------------------------------------



Path 124: MET (650 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     106                  
       Uncertainty:-      90                  
     Required Time:=    1604                  
      Launch Clock:-     100                  
         Data Path:-     855                  
             Slack:=     650                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    214     648    96      4  2.0  AND4X1_RVT  wptr_full/g4585/Y         
     70     718    57      1  0.5  INVX0_RVT   wptr_full/g4587/Y         
    128     846    69      2  1.3  AO22X1_RVT  wptr_full/g4584/Y         
     56     902    53      3  1.9  INVX1_RVT   wptr_full/g4583/Y         
     53     955    42      2  1.0  INVX1_RVT   wptr_full/fopt4407/Y      
      0     955     -      2    -  DFFARX1_RVT wptr_full/wbin_reg_2_/D   
#------------------------------------------------------------------------



Path 125: MET (653 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     669                  
             Slack:=     653                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     66     415    55      4  2.1  INVX2_RVT      wptr_full/fopt4386/Y      
    102     517    59      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     557    39      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
    100     656   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
    113     769    37      1  0.0  OR2X1_RVT      fifomem/g238__8428/Y      
      0     769     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (655 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     292                  
       Uncertainty:-      90                  
     Required Time:=    1418                  
      Launch Clock:-     100                  
         Data Path:-     663                  
             Slack:=     655                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     66     415    55      4  2.1  INVX2_RVT      wptr_full/fopt4386/Y      
    102     517    59      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     557    39      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
    100     656   118      2  1.5  NAND2X0_RVT    fifomem/g246__1705/Y      
     45     701    57      1  0.5  INVX1_RVT      fifomem/g245/Y            
     61     763    50      1  0.0  NAND2X0_RVT    fifomem/g240__6783/Y      
      0     763     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (659 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     287                  
       Uncertainty:-      90                  
     Required Time:=    1423                  
      Launch Clock:-     100                  
         Data Path:-     664                  
             Slack:=     659                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     66     415    55      4  2.1  INVX2_RVT      wptr_full/fopt4386/Y      
    102     517    59      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     557    39      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
     97     654   113      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    110     764    36      1  0.0  OR2X1_RVT      fifomem/g239__5526/Y      
      0     764     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (659 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     287                  
       Uncertainty:-      90                  
     Required Time:=    1423                  
      Launch Clock:-     100                  
         Data Path:-     664                  
             Slack:=     659                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     66     415    55      4  2.1  INVX2_RVT      wptr_full/fopt4386/Y      
    102     517    59      6  3.4  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     40     557    39      2  0.8  INVX1_RVT      fifomem/fopt269/Y         
     97     654   113      2  1.4  NAND2X0_RVT    fifomem/g244__2802/Y      
    110     764    36      1  0.0  OR2X1_RVT      fifomem/g237__4319/Y      
      0     764     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (664 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    1574                  
      Launch Clock:-     100                  
         Data Path:-     809                  
             Slack:=     664                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    274     374    99      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    128     502    51     12 10.9  NBUFFX8_RVT rptr_empty/g5233/Y        
    133     634   182      2  2.5  NAND2X0_RVT rptr_empty/g4887__6131/Y  
    275     909    88      2  1.6  XNOR2X1_RVT rptr_empty/g1489/Y        
      0     909     -      2    -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D  
#------------------------------------------------------------------------



Path 130: MET (666 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     124                  
       Uncertainty:-      90                  
     Required Time:=    1586                  
      Launch Clock:-     100                  
         Data Path:-     820                  
             Slack:=     666                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    214     648    96      4  2.0  AND4X1_RVT  wptr_full/g4585/Y         
    105     753    79      1  0.5  NAND2X0_RVT wptr_full/g4593/Y         
    167     920    82      4  2.3  AO21X1_RVT  wptr_full/g27/Y           
      0     920     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_6_/D   
#------------------------------------------------------------------------



Path 131: MET (683 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    1575                  
      Launch Clock:-     100                  
         Data Path:-     792                  
             Slack:=     683                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   rptr_empty/rempty_reg/CLK 
    320     420   113      1  1.4  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    124     544    58     12 11.2  NBUFFX8_RVT rptr_empty/g5233/Y        
    127     671    67      2  1.3  AND3X1_RVT  rptr_empty/g4878__6783/Y  
     37     708    39      1  0.5  INVX1_RVT   rptr_empty/fopt63/Y       
    112     820    59      2  1.7  AO22X1_RVT  rptr_empty/g342/Y         
     71     892    63      4  2.3  INVX1_RVT   rptr_empty/g341/Y         
      0     892     -      4    -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D  
#------------------------------------------------------------------------



Path 132: MET (685 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-      90                  
     Required Time:=    1422                  
      Launch Clock:-     100                  
         Data Path:-     638                  
             Slack:=     685                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     45     418    48      4  1.8  INVX2_RVT      wptr_full/fopt4386/Y      
    101     519    49      6  3.1  NBUFFX2_RVT    wptr_full/fopt4385/Y      
    106     625   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
    113     738    37      1  0.0  OR2X1_RVT      fifomem/g236__6260/Y      
      0     738     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (687 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     292                  
       Uncertainty:-      90                  
     Required Time:=    1418                  
      Launch Clock:-     100                  
         Data Path:-     631                  
             Slack:=     687                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     45     418    48      4  1.8  INVX2_RVT      wptr_full/fopt4386/Y      
    101     519    49      6  3.1  NBUFFX2_RVT    wptr_full/fopt4385/Y      
    106     625   118      2  1.5  NAND2X0_RVT    fifomem/g243__1617/Y      
     45     670    57      1  0.5  INVX1_RVT      fifomem/g242/Y            
     61     731    50      1  0.0  NAND2X0_RVT    fifomem/g234__2398/Y      
      0     731     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (694 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     110                  
       Uncertainty:-      90                  
     Required Time:=    1600                  
      Launch Clock:-     100                  
         Data Path:-     807                  
             Slack:=     694                  

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                        
#------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   wptr_full/wbin_reg_1_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT wptr_full/wbin_reg_1_/QN  
     61     434    60     16  4.2  INVX2_RVT   wptr_full/fopt4482/Y      
    119     552    47      2  1.1  AND2X1_RVT  wptr_full/g4352__4483/Y   
    128     681    58      1  0.5  AND3X1_RVT  wptr_full/g4329__6783/Y   
    164     845    76      4  2.9  OA21X1_RVT  wptr_full/g60/Y           
     62     907    51      4  2.0  INVX2_RVT   wptr_full/g59/Y           
      0     907     -      4    -  DFFARX1_RVT wptr_full/wbin_reg_3_/D   
#------------------------------------------------------------------------



Path 135: MET (702 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-     100                  
     Required Time:=    1404                  
      Launch Clock:-     100                  
         Data Path:-     602                  
             Slack:=     702                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_8_/QN  
    101     438   100      7  4.3  INVX1_RVT      rptr_empty/g2499/Y         
     51     489    57      2  1.0  INVX1_RVT      fifomem/g267/Y             
    106     595   120      2  1.5  NAND2X0_RVT    fifomem/g260__9315/Y       
     45     640    58      1  0.5  INVX1_RVT      fifomem/g259/Y             
     62     702    62      1  0.0  NAND2X0_RVT    fifomem/g251__8246/Y       
      0     702     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (702 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-     100                  
     Required Time:=    1404                  
      Launch Clock:-     100                  
         Data Path:-     602                  
             Slack:=     702                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_8_/QN  
    101     438   100      7  4.3  INVX1_RVT      rptr_empty/g2499/Y         
     51     489    57      2  1.0  INVX1_RVT      fifomem/g267/Y             
    106     595   118      2  1.5  NAND2X0_RVT    fifomem/g263__2883/Y       
     45     640    57      1  0.5  INVX1_RVT      fifomem/g262/Y             
     61     702    62      1  0.0  NAND2X0_RVT    fifomem/g257__4733/Y       
      0     702     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (703 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-     100                  
     Required Time:=    1412                  
      Launch Clock:-     100                  
         Data Path:-     609                  
             Slack:=     703                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_8_/QN  
    101     438   100      7  4.3  INVX1_RVT      rptr_empty/g2499/Y         
     51     489    57      2  1.0  INVX1_RVT      fifomem/g267/Y             
    106     595   120      2  1.5  NAND2X0_RVT    fifomem/g260__9315/Y       
    113     709    39      1  0.0  OR2X1_RVT      fifomem/g253__6131/Y       
      0     709     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (704 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-     100                  
     Required Time:=    1412                  
      Launch Clock:-     100                  
         Data Path:-     608                  
             Slack:=     704                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_8_/QN  
    101     438   100      7  4.3  INVX1_RVT      rptr_empty/g2499/Y         
     51     489    57      2  1.0  INVX1_RVT      fifomem/g267/Y             
    106     595   118      2  1.5  NAND2X0_RVT    fifomem/g263__2883/Y       
    113     708    39      1  0.0  OR2X1_RVT      fifomem/g255__5115/Y       
      0     708     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (720 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-     100                  
     Required Time:=    1412                  
      Launch Clock:-     100                  
         Data Path:-     592                  
             Slack:=     720                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     94     432    90      6  3.7  INVX1_RVT      rptr_empty/g1033/Y         
     46     478    50      2  0.8  INVX1_RVT      fifomem/g266/Y             
    104     581   113      2  1.4  NAND2X0_RVT    fifomem/g261__9945/Y       
    111     692    39      1  0.0  OR2X1_RVT      fifomem/g254__1881/Y       
      0     692     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (720 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-     100                  
     Required Time:=    1412                  
      Launch Clock:-     100                  
         Data Path:-     592                  
             Slack:=     720                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_7_/QN  
     94     432    90      6  3.7  INVX1_RVT      rptr_empty/g1033/Y         
     46     478    50      2  0.8  INVX1_RVT      fifomem/g266/Y             
    104     581   113      2  1.4  NAND2X0_RVT    fifomem/g261__9945/Y       
    111     692    36      1  0.0  OR2X1_RVT      fifomem/g256__7482/Y       
      0     692     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (727 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     287                  
       Uncertainty:-      90                  
     Required Time:=    1423                  
      Launch Clock:-     100                  
         Data Path:-     596                  
             Slack:=     727                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     45     418    48      4  1.8  INVX2_RVT      wptr_full/fopt4386/Y      
    101     519    49      6  3.1  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     82     601    78      1  0.7  NAND2X0_RVT    fifomem/g247__5122/Y      
     96     696    34      1  0.0  OR2X1_RVT      fifomem/g235__5107/Y      
      0     696     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (761 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-      84                  
       Uncertainty:-      90                  
     Required Time:=    1626                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     839                  
             Slack:=     761                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    5.0  I1025_NS    io_b_winc/DOUT           
    119     546   139      1    1.0  NAND3X0_RVT wptr_full/g4336__8246/Y  
    268     814    69      3    1.9  HADDX1_RVT  wptr_full/g4367__4486/SO 
     51     865    49      3    1.5  INVX1_RVT   wptr_full/g4319/Y        
      0     865     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (779 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     288                  
       Uncertainty:-     100                  
     Required Time:=    1412                  
      Launch Clock:-     100                  
         Data Path:-     533                  
             Slack:=     779                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_8_/QN  
     79     440    79      7  4.2  INVX1_RVT      rptr_empty/g2499/Y         
     95     536    81      1  0.7  NAND2X0_RVT    fifomem/g264__2346/Y       
     97     633    39      1  0.0  OR2X1_RVT      fifomem/g252__7098/Y       
      0     633     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (838 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     293                  
       Uncertainty:-      90                  
     Required Time:=    1417                  
      Launch Clock:-     100                  
         Data Path:-     479                  
             Slack:=     838                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    273     373    83      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     45     418    48      4  1.8  INVX2_RVT      wptr_full/fopt4386/Y      
    101     519    49      6  3.1  NBUFFX2_RVT    wptr_full/fopt4385/Y      
     60     579    52      1  0.0  NAND3X0_RVT    fifomem/g241__3680/Y      
      0     579     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (849 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
        Drv Adjust:+       0           25     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          125     
                                              
             Setup:-      98                  
       Uncertainty:-      90                  
     Required Time:=    1612                  
      Launch Clock:-     125                  
       Input Delay:-    -100                  
         Data Path:-     738                  
             Slack:=     849                  

Exceptions/Constraints:
  input_delay             -100            in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0      25    25      1 2505.9  (arrival)   winc                     
    401     427   182     17    5.0  I1025_NS    io_b_winc/DOUT           
    134     560    61      1    1.0  AND2X1_RVT  wptr_full/g4348__9315/Y  
    203     763    73      3    1.6  HADDX1_RVT  wptr_full/g4369__4319/SO 
      0     763     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (870 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     296                  
       Uncertainty:-     100                  
     Required Time:=    1404                  
      Launch Clock:-     100                  
         Data Path:-     434                  
             Slack:=     870                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    261     361    72      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_9_/QN  
     95     456   102     11  6.0  INVX1_RVT      rptr_empty/g5250/Y         
     78     534    61      1  0.0  NAND3X0_RVT    fifomem/g258__6161/Y       
      0     534     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 148: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 149: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 150: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 151: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 152: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 153: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 154: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 155: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 156: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 157: MET (1122 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-     100                  
     Required Time:=    1588                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1122                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 158: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 159: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 160: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 161: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 162: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 163: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 164: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 165: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 166: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 167: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 168: MET (1132 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     112                  
       Uncertainty:-      90                  
     Required Time:=    1598                  
      Launch Clock:-     100                  
         Data Path:-     366                  
             Slack:=    1132                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    366     466    55      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     466     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 169: MET (1283 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (1283 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (1283 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (1283 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (1283 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (1283 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (1283 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (1283 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -105                  
       Uncertainty:-     100                  
     Required Time:=    1805                  
      Launch Clock:-     100                  
         Data Path:-     422                  
             Slack:=    1283                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    249     349    84      1  1.4  DFFARX1_RVT    rptr_empty/rbin_reg_0_/QN  
     73     422    61      4  3.1  INVX2_RVT      rptr_empty/fopt4905/Y      
    101     522    54     11  2.7  NBUFFX2_RVT    rptr_empty/fopt4904/Y      
      0     522     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (1352 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (1352 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (1352 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (1352 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (1352 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (1352 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (1352 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (1352 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -88                  
       Uncertainty:-     100                  
     Required Time:=    1788                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1352                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     99     436    96     14  4.1  INVX1_RVT      rptr_empty/g418/Y          
      0     436     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (1362 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (1362 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (1362 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (1362 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (1362 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (1362 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (1362 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (1362 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    1800                  
      Launch Clock:-     100                  
         Data Path:-     338                  
             Slack:=    1362                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    260     360    93      2  2.0  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     78     438    66     14  3.3  INVX2_RVT      rptr_empty/g345/Y          
      0     438     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (1366 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1366 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1366 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (1366 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1366 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1366 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1366 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1366 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    1802                  
      Launch Clock:-     100                  
         Data Path:-     336                  
             Slack:=    1366                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    266     366    95      1  2.7  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     70     436    60     15  5.0  INVX4_RVT      rptr_empty/g5187/Y         
      0     436     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1367 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1367 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1367 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1367 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1367 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1367 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1367 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (1367 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -93                  
       Uncertainty:-     100                  
     Required Time:=    1793                  
      Launch Clock:-     100                  
         Data Path:-     326                  
             Slack:=    1367                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    237     337    74      1  0.8  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     89     426    82     13  3.2  INVX1_RVT      rptr_empty/g2500/Y         
      0     426     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1368 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1368 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1368 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1368 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1368 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1368 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1368 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1368 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    1801                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1368                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    256     356    90      2  1.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     76     433    64     14  3.2  INVX2_RVT      rptr_empty/g21/Y           
      0     433     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1372 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1372 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1372 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1372 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1372 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1372 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1372 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1372 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    1803                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=    1372                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    258     358    91      3  1.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     72     430    60     10  1.1  INVX1_RVT      rptr_empty/g171/Y          
      0     430     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1374 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1374 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1374 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1374 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1374 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1374 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1374 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1374 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1374 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1374 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1374 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1374 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1374 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1374 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1374 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_0_/QN   
     84     433    72     16  4.9  INVX2_RVT      wptr_full/fopt4416/Y       
      0     433     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1374 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -97                  
       Uncertainty:-      90                  
     Required Time:=    1807                  
      Launch Clock:-     100                  
         Data Path:-     333                  
             Slack:=    1374                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     84     433    72     17  4.9  INVX2_RVT      wptr_full/g4588/Y          
      0     433     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1377 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1377 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1377 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1377 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1377 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1377 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1377 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1377 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     331                  
             Slack:=    1377                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     82     431    70     16  4.6  INVX2_RVT      wptr_full/fopt4482/Y       
      0     431     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1382 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1382 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1382 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1382 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1382 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1382 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1382 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1382 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     328                  
             Slack:=    1382                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_3_/QN   
     79     428    66     15  4.0  INVX2_RVT      wptr_full/fopt43/Y         
      0     428     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1384 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1384 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1384 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1384 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1384 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1384 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1384 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1384 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -100                  
       Uncertainty:-      90                  
     Required Time:=    1810                  
      Launch Clock:-     100                  
         Data Path:-     327                  
             Slack:=    1384                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    249     349    84      1  1.4  DFFARX1_RVT    wptr_full/wbin_reg_4_/QN   
     78     427    65     15  3.8  INVX2_RVT      wptr_full/g19/Y            
      0     427     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1391 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1391 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1391 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1391 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1391 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1391 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1391 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1391 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-     -98                  
       Uncertainty:-      90                  
     Required Time:=    1808                  
      Launch Clock:-     100                  
         Data Path:-     318                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    237     337    74      1  0.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/QN   
     80     418    70     12  2.4  INVX1_RVT      wptr_full/g2417/Y          
      0     418     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1391 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1391 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1391 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1391 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1391 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1391 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1391 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1391 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1700            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1800          100     
                                              
             Setup:-    -104                  
       Uncertainty:-      90                  
     Required Time:=    1814                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=    1391                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    256     356    90      2  1.8  DFFARX1_RVT    wptr_full/wbin_reg_6_/QN   
     67     423    56     12  1.9  INVX2_RVT      wptr_full/g4491/Y          
      0     423     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

