# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831221

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 8488  
				add                 sp, sp, t1
i0000000000:	li                  x24, 10   
i0000000001:	addi                s0, sp, 512
i0000000002:	srai                a5, a5, 15
i0000000003:	sd                  a0, 24(sp)          
i0000000004:	remu                t2, a2, s2
i0000000005:	rem                 a0, a1, t1
i0000000006:	srli                a0, a0, 19
i0000000007:	addi                s1, sp, 28
				la                  sp, begin_signature
				li                  t1, 13344 
				add                 sp, sp, t1
i0000000008:	ld                  a1, 1888(sp)        
i0000000009:	sb                  a7, -459(sp)        
i000000000a:	fence.i                       
i000000000b:	srli                a2, a2, 2 
i000000000c:	remuw               s7, a4, s9
i000000000d:	lw                  s5, 100(sp)         
i000000000e:	addi                a2, sp, 68
				la                  sp, begin_signature
				li                  t1, 3472  
				add                 sp, sp, t1
i000000000f:	sd                  s7, -336(sp)        
i0000000010:	ld                  s0, -424(sp)        
i0000000011:	div                 a0, s0, a2
i0000000012:	subw                a0, t1, t4
i0000000013:	addi                a1, sp, 28
i0000000014:	srai                t1, s0, 53
i0000000015:	fence                         
				la                  sp, begin_signature
				li                  t1, 13064 
				add                 sp, sp, t1
i0000000016:	lhu                 s9, 356(sp)         
i0000000017:	divw                t1, a2, a2
i0000000018:	andi                s0, s0, 8 
i0000000019:	ld                  a0, 88(sp)          
i000000001a:	addi                a0, sp, 400
i000000001b:	ld                  s11, 56(sp)         
i000000001c:	mulh                t5, t5, s11
i000000001d:	rem                 t6, zero, s1
i000000001e:	sraw                a2, a1, t1
i000000001f:	ld                  s0, 1880(sp)        
i0000000020:	mulh                a2, s0, a0
i0000000021:	srai                s1, s1, 30
i0000000022:	remw                s2, a2, s0
i0000000023:	ld                  a5, 112(sp)         
i0000000024:	sw                  t5, 112(sp)         
i0000000025:	sw                  a0, 96(sp)          
i0000000026:	sd                  a0, 64(sp)          
i0000000027:	sraw                t6, a0, s0
i0000000028:	srai                a0, a0, 13
				la                  sp, begin_signature
				li                  t1, 8560  
				add                 sp, sp, t1
				sh                  t6, -424(sp)        
				srai                a4, a4, 1 
				addw                gp, t6, s1
				addi                sp, sp, -240
				sh                  s11, 1170(sp)       
				and                 a5, a5, a5
				addi                sp, sp, -208
	
b0000000029:
				jal                 x1, i0000000030     
	
				srli                a5, a5, 16
				sd                  a5, 8(sp)           
				fence                         
				subw                a4, a4, s0
				ld                  a5, -448(sp)        
				srlw                t3, a7, s7
				or                  a5, a5, s0
i0000000029:	lw                  a0, 24(sp)          
i000000002a:	addi                a1, sp, 144
i000000002b:	sb                  s0, 845(sp)         
i000000002c:	srli                a2, a2, 12
i000000002d:	sw                  a2, 64(sp)          
i000000002e:	srai                a1, a1, 4 
i000000002f:	fence                         
				la                  sp, begin_signature
				li                  t1, 7864  
				add                 sp, sp, t1
i0000000030:	sw                  a5, 60(sp)          
				la                  sp, begin_signature
				li                  t1, 4880  
				add                 sp, sp, t1
i0000000031:	sd                  a2, 112(sp)         
i0000000032:	fence.i                       
i0000000033:	sw                  a1, 48(sp)          
i0000000034:	lh                  a2, 516(sp)         
i0000000035:	ld                  a1, 56(sp)          
				la                  sp, begin_signature
				li                  t1, 11304 
				add                 sp, sp, t1
i0000000036:	lwu                 a0, -856(sp)        
i0000000037:	addi                a0, sp, 488
i0000000038:	mulhu               a0, a2, a0
i0000000039:	fence                         
i000000003a:	addiw               a2, a1, 753
i000000003b:	fence                         
i000000003c:	fence                         
i000000003d:	fence                         
i000000003e:	slliw               tp, a0, 16
i000000003f:	ld                  s0, -56(sp)         
i0000000040:	srli                s1, s1, 12
i0000000041:	divuw               s9, a1, a2
i0000000042:	div                 s9, s5, a4
i0000000043:	ld                  a0, 72(sp)          
				la                  sp, begin_signature
				li                  t1, 3512  
				add                 sp, sp, t1
i0000000044:	sd                  a2, 0(sp)           
i0000000045:	sw                  t2, 100(sp)         
i0000000046:	divw                a0, t1, s4
i0000000047:	lw                  a1, 20(sp)          
i0000000048:	andi                a2, a2, 16
i0000000049:	fence.i                       
i000000004a:	add                 s0, zero, t4
i000000004b:	divu                a0, a7, a6
i000000004c:	rem                 s0, s9, tp
i000000004d:	addi                s1, sp, 304
i000000004e:	remuw               s0, a2, s0
i000000004f:	lw                  a1, 56(sp)          
i0000000050:	divuw               a2, a2, a0
				li                  x22, 12   
				addi                x24, x24, 1
				sraiw               s0, t4, 14
				ld                  s11, 1808(sp)       
				addi                s0, zero, 7
				srai                s0, s0, 12
				slli                s1, s0, 47
				mulh                s1, s1, s0
				srai                s1, s1, 24
	
b0000000051:
				beq                 x24, x22, 1f        
				jal                 x1, i0000000030     
				1: li x24, 10                           
	
				slliw               t2, a6, 10
				lw                  s5, 44(sp)          
				fence.i                       
				srai                a5, a5, 14
				lb                  a5, -63(sp)         
				sra                 s0, s7, a6
				sub                 s1, s1, a4
i0000000051:	sd                  a2, 240(sp)         
i0000000052:	divuw               a0, s0, s0
i0000000053:	fsrmi               x0, 0     
				la                  sp, begin_signature
				li                  t1, 2328  
				add                 sp, sp, t1
i0000000054:	sd                  a2, 216(sp)         
i0000000055:	addi                sp, sp, -48
				la                  sp, begin_signature
				li                  t1, 13648 
				add                 sp, sp, t1
i0000000056:	sw                  a2, -1340(sp)       
i0000000057:	addiw               s1, s1, -13
i0000000058:	ld                  s0, 16(sp)          
i0000000059:	addi                sp, sp, -432
i000000005a:	sub                 a0, a0, a2
i000000005b:	srai                s1, s1, 7 
i000000005c:	srai                s1, s1, 1 
i000000005d:	lwu                 s0, 1728(sp)        
i000000005e:	sw                  a0, 64(sp)          
i000000005f:	fence                         
i0000000060:	addi                a1, sp, 56
i0000000061:	addi                sp, sp, -496
i0000000062:	lw                  s1, 36(sp)          
i0000000063:	addiw               a2, a2, 6 
i0000000064:	fence                         
i0000000065:	sw                  s5, 120(sp)         
i0000000066:	remu                t0, a2, a2
i0000000067:	srli                a4, a4, 2 
i0000000068:	fence.i                       
i0000000069:	sd                  a2, 1008(sp)        
i000000006a:	addi                sp, sp, -320
i000000006b:	lui                 a5, 351834
i000000006c:	mulh                s0, t6, zero
i000000006d:	remw                s6, t6, t1
i000000006e:	srai                a4, a4, 9 
i000000006f:	and                 a5, a5, a2
i0000000070:	fence.i                       
i0000000071:	lwu                 a3, -1612(sp)       
i0000000072:	addw                s0, s0, a5
i0000000073:	lh                  a0, 1990(sp)        
i0000000074:	srli                a0, a0, 9 
				la                  sp, begin_signature
				li                  t1, 11336 
				add                 sp, sp, t1
i0000000075:	lbu                 t4, 1809(sp)        
i0000000076:	srliw               s0, gp, 0 
i0000000077:	sd                  a0, 48(sp)          
i0000000078:	fence                         
i0000000079:	srli                a2, a2, 8 
				li                  x28, 10   
				la                  sp, begin_signature
				li                  t1, 14208 
				add                 sp, sp, t1
				srli                s0, s0, 10
				srli                s0, s0, 11
				lw                  a5, 8(sp)           
				sub                 t6, s9, a6
				srai                a5, a5, 17
				addw                s0, s0, a5
				lbu                 s2, -42(sp)         
	
b000000007a:
				pre_branch_macro                        
				bne                 x24, x28, i000000005f
				post_branch_macro                       
	
				sd                  s1, 1216(sp)        
				ld                  s0, -1856(sp)       
				ori                 gp, s6, -11
				slliw               s0, a5, 17
				lw                  s5, 16(sp)          
				sw                  a5, 28(sp)          
				ld                  a4, 64(sp)          
				li                  x24, 10   
i000000007a:	lb                  t2, -973(sp)        
i000000007b:	divw                a4, gp, t1
i000000007c:	lb                  s0, 1925(sp)        
i000000007d:	srli                a2, a2, 7 
i000000007e:	mulw                t2, a7, gp
i000000007f:	addi                a0, a0, -10
i0000000080:	lh                  t5, -1896(sp)       
i0000000081:	fence                         
i0000000082:	fence.i                       
i0000000083:	lw                  s1, 64(sp)          
i0000000084:	srli                s0, s0, 15
i0000000085:	slti                s3, s0, 1478
i0000000086:	mulhu               a0, s0, a0
i0000000087:	srlw                a0, a0, a0
i0000000088:	srli                a0, a0, 1 
				la                  sp, begin_signature
				li                  t1, 7568  
				add                 sp, sp, t1
i0000000089:	lhu                 a0, -1312(sp)       
i000000008a:	sra                 a2, t5, a3
i000000008b:	xori                a0, a2, -128
i000000008c:	fence.i                       
i000000008d:	addi                a1, sp, 72
i000000008e:	sub                 a5, a5, a2
i000000008f:	lui                 a0, 21    
i0000000090:	sd                  a1, 0(sp)           
i0000000091:	addw                s0, s0, a1
i0000000092:	fence.i                       
i0000000093:	mulhsu              a2, s7, a3
i0000000094:	srli                s0, s0, 6 
i0000000095:	fence.i                       
i0000000096:	srli                a2, a2, 1 
i0000000097:	srli                a5, a5, 13
i0000000098:	lwu                 a0, -896(sp)        
i0000000099:	ori                 a2, s0, -697
i000000009a:	or                  a3, a3, a0
i000000009b:	remw                s0, tp, a5
i000000009c:	divu                s5, a0, a2
				la                  sp, begin_signature
				li                  t1, 7416  
				add                 sp, sp, t1
i000000009d:	ld                  a0, 88(sp)          
i000000009e:	addiw               a4, a4, -1
i000000009f:	addi                s0, sp, 396
i00000000a0:	sd                  a0, 232(sp)         
i00000000a1:	subw                s0, s0, a0
				li                  x27, 12   
				addi                x24, x24, 1
				la                  sp, begin_signature
				li                  t1, 11600 
				add                 sp, sp, t1
				sub                 a4, a4, a4
				ld                  s3, 1040(sp)        
				srai                s1, s1, 29
				srai                a5, a5, 7 
				lb                  a4, 1199(sp)        
				andi                a5, a5, -16
				addi                sp, sp, 96
	
b00000000a2:
				pre_branch_macro                        
				bge                 x27, x24, i000000009d
				post_branch_macro                       
	
				lw                  a4, 44(sp)          
				srai                s1, s1, 8 
				sh                  tp, -600(sp)        
				addi                a5, sp, 304
				sraiw               a5, a4, 31
				srai                s1, s1, 3 
				srli                s0, s0, 11
				li                  x24, 10   
				la                  sp, begin_signature
				li                  t1, 11832 
				add                 sp, sp, t1
i00000000a2:	sd                  t3, 168(sp)         
i00000000a3:	lui                 a2, 23    
i00000000a4:	subw                s1, s1, a1
i00000000a5:	addiw               a0, a0, 11
i00000000a6:	add                 t1, a2, a2
i00000000a7:	rem                 a4, s0, s0
i00000000a8:	add                 t3, zero, a2
i00000000a9:	mulh                a2, s7, t5
i00000000aa:	subw                a3, a3, a1
i00000000ab:	ld                  s10, 72(sp)         
i00000000ac:	lui                 a2, 151323
i00000000ad:	fence                         
i00000000ae:	fence                         
i00000000af:	lb                  t6, -1408(sp)       
i00000000b0:	addw                s0, s0, s0
i00000000b1:	sd                  a0, 1776(sp)        
i00000000b2:	subw                s0, a0, s0
i00000000b3:	sub                 s1, s1, a2
i00000000b4:	lwu                 s0, 340(sp)         
i00000000b5:	mulhsu              a2, a2, s0
i00000000b6:	srai                s3, a7, 62
i00000000b7:	lwu                 a2, 940(sp)         
i00000000b8:	addw                s0, s0, a1
i00000000b9:	sraiw               s6, s3, 28
i00000000ba:	sd                  t4, 1728(sp)        
i00000000bb:	srli                a1, a1, 3 
i00000000bc:	srai                a3, a3, 16
