<strong>verilog-case-keywords</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is<br/>
("begin" "fork" "join" "join_any" "join_none" "case" "end" "endcase" "if" "else" "for" "repeat")<br/>
<br/>
<br/>
Documentation:<br/>
Keywords to complete when at first word of a line in case scope.<br/>
(begin, if, then, else, for, fork...)<br/>
The procedures and variables defined within the Verilog program<br/>
will be completed at runtime and should not be added to this list.