
---------- Begin Simulation Statistics ----------
simSeconds                                   0.079292                       # Number of seconds simulated (Second)
simTicks                                  79292440521                       # Number of ticks simulated (Tick)
finalTick                                33458185280377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4239.80                       # Real time elapsed on the host (Second)
hostTickRate                                 18701912                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    6912056                       # Number of bytes of host memory used (Byte)
simInsts                                   7606063103                       # Number of instructions simulated (Count)
simOps                                     7948659164                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1793966                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1874770                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples     36926923                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.816035                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     3.338791                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |    36926636    100.00%    100.00% |         205      0.00%    100.00% |          47      0.00%    100.00% |          22      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total     36926923                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples    200347752                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.905671                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.554576                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.692431                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   110233292     55.02%     55.02% |    72198464     36.04%     91.06% |    11263403      5.62%     96.68% |     3035003      1.51%     98.19% |     1441170      0.72%     98.91% |      737167      0.37%     99.28% |      549840      0.27%     99.56% |      695998      0.35%     99.90% |      193415      0.10%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total    200347752                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples    201859231                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     7.693976                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.165204                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    51.556881                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |   201858876    100.00%    100.00% |         302      0.00%    100.00% |          24      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total    201859231                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples    195341080                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.025321                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.006121                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     2.697087                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |   195340909    100.00%    100.00% |         167      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total    195341080                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples      6518151                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   207.545501                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    94.834201                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   202.057258                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |     6517800     99.99%     99.99% |         299      0.00%    100.00% |          23      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total      6518151                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples     12248193                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.491715                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     5.054026                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |    12247906    100.00%    100.00% |         205      0.00%    100.00% |          47      0.00%    100.00% |          22      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total     12248193                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples     20671383                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.573821                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     2.078602                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |    20590658     99.61%     99.61% |       79053      0.38%     99.99% |        1623      0.01%    100.00% |          40      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total     20671383                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples      4007347                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000299                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.024491                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |     4006749     99.99%     99.99% |           0      0.00%     99.99% |         597      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total      4007347                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch      4036294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data      1360750      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data      4086134      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack      1399080      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ        49918      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE        38336      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement      2671448      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch      4036294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ        49840      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE        38330      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data        49840      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack        38330      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data      1360666      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement      2671448      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data      4036294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack      1360666      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |       49918    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |       38336    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |       49918    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |       38336    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |       49918    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |       38336    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |       49918    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |       38336    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |     8121730      9.69%      9.69% |    11189757     13.34%     23.03% |    10836207     12.92%     35.95% |    11639952     13.88%     49.83% |     7427652      8.86%     58.69% |    19527905     23.29%     81.98% |    10296875     12.28%     94.26% |     4815510      5.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total     83855588                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |     7233966     10.77%     10.77% |     8293193     12.35%     23.12% |     9047676     13.47%     36.60% |     9493064     14.14%     50.74% |     6542385      9.74%     60.48% |    13078534     19.48%     79.96% |     8623513     12.84%     92.80% |     4835364      7.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total     67147695                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     5555099     10.66%     10.66% |     6730127     12.91%     23.57% |     6928000     13.29%     36.86% |     7221608     13.85%     50.71% |     5116680      9.82%     60.53% |     9448843     18.13%     78.65% |     6573617     12.61%     91.26% |     4553414      8.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total     52127388                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |      515597     13.25%     13.25% |      459420     11.81%     25.06% |      552767     14.21%     39.27% |      446313     11.47%     50.75% |      499010     12.83%     63.58% |      485598     12.48%     76.06% |      509828     13.11%     89.17% |      421473     10.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total      3890006                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |      565572     10.70%     10.70% |      488642      9.24%     19.94% |      683964     12.94%     32.88% |      536864     10.16%     43.04% |      579925     10.97%     54.01% |     1397193     26.43%     80.44% |      570827     10.80%     91.24% |      463127      8.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total      5286114                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |         907      6.15%      6.15% |        1168      7.92%     14.07% |        1284      8.71%     22.77% |        4606     31.23%     54.00% |        1215      8.24%     62.24% |        1453      9.85%     72.09% |        3466     23.50%     95.59% |         650      4.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        14749                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |       12899     12.57%     12.57% |       11101     10.82%     23.40% |       14227     13.87%     37.27% |       14041     13.69%     50.95% |       11394     11.11%     62.06% |       12097     11.79%     73.85% |       17638     17.19%     91.05% |        9184      8.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total       102581                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |           0      0.00%      0.00% |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           3     27.27%     81.82% |           2     18.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total           11                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |         277     13.48%     13.48% |         132      6.42%     19.90% |         116      5.64%     25.55% |         543     26.42%     51.97% |         150      7.30%     59.27% |         263     12.80%     72.07% |         539     26.23%     98.30% |          35      1.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |      251702      9.56%      9.56% |      229255      8.71%     18.27% |      316099     12.01%     30.27% |      256257      9.73%     40.00% |      229640      8.72%     48.73% |      871572     33.10%     81.83% |      263117      9.99%     91.82% |      215332      8.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total      2632974                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |       11651     11.36%     11.36% |       12428     12.11%     23.47% |       14946     14.57%     38.04% |       16106     15.70%     53.74% |       13019     12.69%     66.43% |       11233     10.95%     77.38% |       15599     15.20%     92.58% |        7610      7.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total       102592                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      469352     12.29%     12.29% |      408879     10.70%     22.99% |      525562     13.76%     36.75% |      416716     10.91%     47.65% |      481999     12.62%     60.27% |      648303     16.97%     77.24% |      463919     12.14%     89.38% |      405527     10.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total      3820257                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |        4515     14.05%     14.05% |        3416     10.63%     24.68% |        3482     10.84%     35.52% |        6552     20.39%     55.91% |        3058      9.52%     65.43% |        3915     12.18%     77.61% |        5594     17.41%     95.02% |        1599      4.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total        32131                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |        3211     11.25%     11.25% |        3090     10.82%     22.07% |        2849      9.98%     32.05% |        6278     21.99%     54.04% |        2730      9.56%     63.60% |        3551     12.44%     76.04% |        5621     19.69%     95.72% |        1221      4.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total        28551                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      153825      7.59%      7.59% |      137046      6.76%     14.36% |      218911     10.81%     25.16% |      176164      8.70%     33.86% |      145531      7.18%     41.04% |      856537     42.28%     83.32% |      165013      8.15%     91.47% |      172808      8.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total      2025835                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |      236549      9.39%      9.39% |      205938      8.18%     17.57% |      305152     12.11%     29.68% |      247663      9.83%     39.51% |      220294      8.75%     48.26% |      862245     34.23%     82.49% |      252626     10.03%     92.52% |      188541      7.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total      2519008                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |      247488     12.27%     12.27% |      211759     10.50%     22.77% |      283323     14.05%     36.82% |      206849     10.26%     47.08% |      285757     14.17%     61.25% |      408925     20.28%     81.53% |      232076     11.51%     93.03% |      140489      6.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total      2016666                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |       82514     10.88%     10.88% |       71924      9.49%     20.37% |       96432     12.72%     33.09% |       83301     10.99%     44.08% |       74849      9.87%     53.95% |      126991     16.75%     70.70% |       87079     11.49%     82.18% |      135066     17.82%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       758156                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |      128172     13.01%     13.01% |       99555     10.10%     23.11% |      150208     15.24%     38.35% |      109667     11.13%     49.48% |      148102     15.03%     64.51% |      164049     16.65%     81.16% |      121864     12.37%     93.52% |       63843      6.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total       985460                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |       61158     12.89%     12.89% |       60821     12.82%     25.72% |       67042     14.14%     39.85% |       57052     12.03%     51.88% |       57412     12.10%     63.99% |       52971     11.17%     75.16% |       63557     13.40%     88.56% |       54274     11.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total       474287                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |       89041     13.25%     13.25% |       85718     12.76%     26.01% |       89673     13.34%     39.35% |       80937     12.04%     51.39% |       71600     10.65%     62.05% |       67672     10.07%     72.12% |       90323     13.44%     85.56% |       97034     14.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total       671998                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |       16203     13.98%     13.98% |       14489     12.50%     26.48% |       15029     12.97%     39.44% |       13347     11.51%     50.96% |       14815     12.78%     63.74% |       12488     10.77%     74.51% |       16453     14.19%     88.70% |       13094     11.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total       115918                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |      221749     13.45%     13.45% |      198925     12.07%     25.52% |      230976     14.01%     39.53% |      189308     11.48%     51.01% |      207157     12.57%     63.57% |      188747     11.45%     75.02% |      218933     13.28%     88.30% |      192841     11.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total      1648636                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |      925622     13.32%     13.32% |      848905     12.22%     25.54% |     1180430     16.99%     42.54% |      900278     12.96%     55.50% |      901731     12.98%     68.48% |      726525     10.46%     78.94% |      984371     14.17%     93.11% |      478873      6.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total      6946735                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |     6897436     10.70%     10.70% |     7995714     12.40%     23.10% |     8674670     13.46%     36.56% |     9205275     14.28%     50.84% |     6185024      9.60%     60.44% |    12601934     19.55%     79.99% |     8301110     12.88%     92.87% |     4597841      7.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total     64459004                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |        2963     10.45%     10.45% |        3003     10.60%     21.05% |        2805      9.90%     30.95% |        6209     21.91%     52.85% |        2661      9.39%     62.24% |        3367     11.88%     74.12% |        6142     21.67%     95.79% |        1192      4.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total        28342                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |      202026     13.37%     13.37% |      190422     12.60%     25.98% |      206432     13.66%     39.64% |      172201     11.40%     51.04% |      186942     12.37%     63.41% |      177098     11.72%     75.13% |      200133     13.25%     88.38% |      175568     11.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total      1510822                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |      189953     11.79%     11.79% |      152626      9.47%     21.26% |      233996     14.52%     35.79% |      171316     10.63%     46.42% |      227188     14.10%     60.52% |      351853     21.84%     82.36% |      186811     11.59%     93.95% |       97423      6.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total      1611166                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |     1899680      7.67%      7.67% |     2969224     11.99%     19.66% |     2744145     11.08%     30.74% |     3034835     12.25%     42.99% |     1895056      7.65%     50.64% |     8449032     34.11%     84.76% |     2355115      9.51%     94.27% |     1419517      5.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total     24766604                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |       72090     12.30%     12.30% |       65640     11.20%     23.50% |       82948     14.15%     37.64% |       74980     12.79%     50.44% |       61610     10.51%     60.95% |       86193     14.70%     75.65% |       74064     12.63%     88.28% |       68684     11.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total       586209                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |       88237     13.15%     13.15% |       85232     12.70%     25.84% |       98058     14.61%     40.45% |       81484     12.14%     52.59% |       79841     11.89%     64.49% |       74349     11.08%     75.56% |       89667     13.36%     88.92% |       74349     11.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total       671217                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |       81327      6.26%      6.26% |       70242      5.41%     11.67% |      123821      9.53%     21.19% |       90171      6.94%     28.13% |       79170      6.09%     34.23% |      702529     54.07%     88.30% |       87384      6.73%     95.02% |       64701      4.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total      1299345                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |         119     11.52%     11.52% |         174     16.84%     28.36% |         103      9.97%     38.33% |         163     15.78%     54.11% |         146     14.13%     68.25% |         167     16.17%     84.41% |          66      6.39%     90.80% |          95      9.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total         1033                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |        9730     13.01%     13.01% |        7964     10.65%     23.67% |       11167     14.94%     38.60% |        9264     12.39%     50.99% |        8873     11.87%     62.86% |        8334     11.15%     74.01% |       11933     15.96%     89.97% |        7501     10.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total        74766                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |           0      0.00%      0.00% |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           3     27.27%     81.82% |           2     18.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total           11                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |     4998704     10.17%     10.17% |     7104858     14.46%     24.63% |     6539418     13.31%     37.93% |     7400101     15.06%     52.99% |     4353144      8.86%     61.85% |     9436761     19.20%     81.05% |     6641192     13.51%     94.56% |     2674295      5.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total     49148473                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     5381325     10.63%     10.63% |     6575070     12.98%     23.61% |     6730784     13.29%     36.90% |     7043768     13.91%     50.81% |     4962745      9.80%     60.61% |     9219766     18.21%     78.82% |     6389877     12.62%     91.44% |     4335375      8.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total     50638710                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |       97101     13.48%     13.48% |       84121     11.68%     25.17% |       97883     13.59%     38.76% |       82363     11.44%     50.19% |       83985     11.66%     61.86% |       69982      9.72%     71.58% |       97006     13.47%     85.05% |      107691     14.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total       720132                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |       72498      9.98%      9.98% |       66804      9.20%     19.17% |       95090     13.09%     32.26% |       85994     11.84%     44.10% |       66361      9.13%     53.23% |      154008     21.20%     74.43% |       77629     10.69%     85.12% |      108107     14.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       726491                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |         788      5.75%      5.75% |         994      7.25%     12.99% |        1181      8.61%     21.60% |        4443     32.39%     54.00% |        1069      7.79%     61.79% |        1286      9.38%     71.17% |        3400     24.79%     95.95% |         555      4.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        13716                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |        3166     11.39%     11.39% |        3137     11.28%     22.67% |        3060     11.00%     33.67% |        4776     17.17%     50.85% |        2520      9.06%     59.91% |        3763     13.53%     73.44% |        5703     20.51%     93.95% |        1683      6.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total        27808                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |           5      2.56%      2.56% |          23     11.79%     14.36% |          80     41.03%     55.38% |          48     24.62%     80.00% |          14      7.18%     87.18% |          13      6.67%     93.85% |          10      5.13%     98.97% |           2      1.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total          195                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |          39      9.54%      9.54% |          39      9.54%     19.07% |          67     16.38%     35.45% |          65     15.89%     51.34% |          39      9.54%     60.88% |          53     12.96%     73.84% |          60     14.67%     88.51% |          47     11.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total          409                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |      251702      9.56%      9.56% |      229255      8.71%     18.27% |      316098     12.01%     30.27% |      256257      9.73%     40.00% |      229640      8.72%     48.73% |      871570     33.10%     81.83% |      263116      9.99%     91.82% |      215330      8.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total      2632968                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |       11651     11.36%     11.36% |       12428     12.11%     23.47% |       14946     14.57%     38.04% |       16106     15.70%     53.74% |       13019     12.69%     66.43% |       11233     10.95%     77.38% |       15596     15.20%     92.58% |        7610      7.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total       102589                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |      370878     12.59%     12.59% |      322530     10.95%     23.54% |      414066     14.05%     37.59% |      320089     10.86%     48.45% |      392390     13.32%     61.77% |      508997     17.28%     79.05% |      359860     12.21%     91.26% |      257396      8.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total      2946206                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          33     40.24%     40.24% |           0      0.00%     40.24% |           0      0.00%     40.24% |          49     59.76%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total           82                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |           6      8.96%      8.96% |           6      8.96%     17.91% |          14     20.90%     38.81% |          10     14.93%     53.73% |          10     14.93%     68.66% |           3      4.48%     73.13% |          10     14.93%     88.06% |           8     11.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total           67                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |         277     13.48%     13.48% |         132      6.42%     19.90% |         116      5.64%     25.55% |         543     26.42%     51.97% |         150      7.30%     59.27% |         263     12.80%     72.07% |         539     26.23%     98.30% |          35      1.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |       98469     11.27%     11.27% |       86326      9.88%     21.15% |      111417     12.75%     33.90% |       96579     11.05%     44.95% |       89595     10.25%     55.20% |      139295     15.94%     71.14% |      104053     11.91%     83.05% |      148131     16.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       873865                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |          29      1.57%      1.57% |          45      2.44%      4.01% |          72      3.90%      7.91% |         474     25.68%     33.59% |          81      4.39%     37.97% |          79      4.28%     42.25% |        1060     57.42%     99.67% |           6      0.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total         1846                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |        4515     14.05%     14.05% |        3416     10.63%     24.68% |        3482     10.84%     35.52% |        6552     20.39%     55.91% |        3058      9.52%     65.43% |        3915     12.18%     77.61% |        5594     17.41%     95.02% |        1599      4.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total        32131                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |        3211     11.25%     11.25% |        3090     10.82%     22.07% |        2849      9.98%     32.05% |        6278     21.99%     54.04% |        2730      9.56%     63.60% |        3551     12.44%     76.04% |        5621     19.69%     95.72% |        1221      4.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total        28551                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           1     16.67%     66.67% |           2     33.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |           5      2.69%      2.69% |          23     12.37%     15.05% |          79     42.47%     57.53% |          48     25.81%     83.33% |          14      7.53%     90.86% |          11      5.91%     96.77% |           6      3.23%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total          186                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |          17      3.53%      3.53% |          11      2.29%      5.82% |          20      4.16%      9.98% |          23      4.78%     14.76% |          15      3.12%     17.88% |         371     77.13%     95.01% |          14      2.91%     97.92% |          10      2.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total          481                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           1      3.70%      3.70% |           2      7.41%     11.11% |          10     37.04%     48.15% |           3     11.11%     59.26% |           4     14.81%     74.07% |           3     11.11%     85.19% |           4     14.81%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total           27                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |           4      7.55%      7.55% |           1      1.89%      9.43% |           2      3.77%     13.21% |           3      5.66%     18.87% |           0      0.00%     18.87% |          38     71.70%     90.57% |           2      3.77%     94.34% |           3      5.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total           53                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |          26     10.36%     10.36% |          22      8.76%     19.12% |          34     13.55%     32.67% |          43     17.13%     49.80% |          45     17.93%     67.73% |          28     11.16%     78.88% |          39     15.54%     94.42% |          14      5.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total          251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |           3     42.86%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total            7                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      153796      7.59%      7.59% |      137024      6.76%     14.36% |      218877     10.81%     25.16% |      176120      8.69%     33.86% |      145485      7.18%     41.04% |      856509     42.28%     83.32% |      164972      8.14%     91.47% |      172794      8.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total      2025577                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |          29     11.24%     11.24% |          22      8.53%     19.77% |          34     13.18%     32.95% |          44     17.05%     50.00% |          46     17.83%     67.83% |          28     10.85%     78.68% |          41     15.89%     94.57% |          14      5.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total          258                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR      2690971      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS      3002984      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX       879687      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE        28629      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX      2025592      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old          488      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement       665311      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean      3366804      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data      4036294      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack      4032198      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data       748068      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean        74907      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack      1068782      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all      2066655      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock       102592      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock      3535390      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv          168      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR      1301949      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS      1933870      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX       800476      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old          237      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR      1298202      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS       205487      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX         2055      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE        26496      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement         7210      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean      1388228      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR           38      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS       719807      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX        58640      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement       627982      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean       617173      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS       102581      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX        14749      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX      2025578      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement        30119      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean      1361403      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         2261      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS         4108      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         1846      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old           14      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack      4032198      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data        24903      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all         5292      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv           78      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old          231      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data       695356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean          122      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all       665925      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR           46      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS           12      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack      1057869      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all      1388228      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack        10913      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all         7210      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS        20702      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data      1913167      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR        88464      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS        10848      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data      1322651      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS           23      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         1009      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data       800476      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS         2241      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX          284      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE         1846      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock        28551      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS          976      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX          538      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock      3506839      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS         2156      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX           46      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data        27229      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean        73367      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock         1996      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data          580      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean         1416      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS          162      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX           16      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE          286      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock       100596      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples     83406179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     8.824507                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.181387                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    56.333160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |    83382168     99.97%     99.97% |       23831      0.03%    100.00% |         136      0.00%    100.00% |          12      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           9      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total     83406179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples     80434622                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000943                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000654                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.030743                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    80358840     99.91%     99.91% |       75679      0.09%    100.00% |         103      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total     80434622                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples      2971557                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   220.594088                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   105.737598                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   206.322761                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |     2947546     99.19%     99.19% |       23831      0.80%     99.99% |         136      0.00%    100.00% |          12      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           9      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total      2971557                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples     49347604                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.413703                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.108748                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    41.936594                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |    49347563    100.00%    100.00% |          35      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total     49347604                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples     48605096                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.064910                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.022184                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     3.598830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |    48602553     99.99%     99.99% |        2066      0.00%    100.00% |         364      0.00%    100.00% |          56      0.00%    100.00% |          43      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total     48605096                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       742508                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   290.088736                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   226.915867                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   183.731669                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |      742467     99.99%     99.99% |          35      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       742508                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples     66684637                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     7.695519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.180972                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    50.603622                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |    66669056     99.98%     99.98% |       15459      0.02%    100.00% |         100      0.00%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total     66684637                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples     64030217                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000003                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001944                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    64029975    100.00%    100.00% |         242      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total     64030217                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples      2654420                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   169.205485                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    65.280822                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   192.779695                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |     2638839     99.41%     99.41% |       15459      0.58%    100.00% |         100      0.00%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total      2654420                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      1021577                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    15.152190                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.357201                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    76.684196                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     1020955     99.94%     99.94% |         614      0.06%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      1021577                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples       975723                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.741518                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.077069                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    28.297179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |      975610     99.99%     99.99% |         109      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total       975723                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples        45854                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   279.237733                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   185.807552                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   202.370490                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |       22653     49.40%     49.40% |       18660     40.69%     90.10% |        3553      7.75%     97.85% |         479      1.04%     98.89% |         308      0.67%     99.56% |         162      0.35%     99.91% |          26      0.06%     99.97% |           9      0.02%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total        45854                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    29.411640                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.935760                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   103.847352                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      692817     99.03%     99.03% |        6042      0.86%     99.89% |         707      0.10%     99.99% |          47      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       595805                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.026626                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     3.439040                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      595784    100.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       595805                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       103812                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   192.320868                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    85.470647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   203.585199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       97016     93.45%     93.45% |        6039      5.82%     99.27% |         706      0.68%     99.95% |          47      0.05%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       103812                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      699617    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      699617    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       699617                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000041                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time     5.466040                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.000414                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time     3.275269                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time     0.806456                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000087                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time     0.806433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000040                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time     4.866323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time     0.796477                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time     4.778865                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time     3.982387                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles       102720                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples      1423936                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.064077                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.695905                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-3      1411505     99.13%     99.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-7         7924      0.56%     99.68% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-11         3687      0.26%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-15          431      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-19          250      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::20-23           82      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-27           32      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::28-31           11      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-35            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::36-39            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total      1423936                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits     13277421                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       399387                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses     13676808                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits      6897436                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses       336529                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses      7233965                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.000214                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time     0.810709                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count           67                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.275943                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time     4.032362                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time     1.612831                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time     4.397686                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time     0.806433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles        98910                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples      1265938                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.058325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.659221                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7      1262288     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15         3358      0.27%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23          251      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31           34      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total      1265938                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits     17563697                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses       356175                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses     17919872                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits      7995714                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses       297477                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses      8293191                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.000265                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time     0.809608                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count           59                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.456111                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time     4.032434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time     1.612851                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time     4.366934                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time     0.806431                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles       117056                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples      1650245                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.085924                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.883416                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-15      1649253     99.94%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-31          921      0.06%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-47           60      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-63            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::64-79            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total      1650245                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits     17277725                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses       486460                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses     17764185                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits      8674670                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses       372996                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses      9047666                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.000274                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time     0.806936                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count          113                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time     1.602957                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.759266                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time     4.007666                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time     1.602919                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time     4.325227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time     0.801477                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles       102127                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples      1343577                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.067712                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.726443                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-15      1343175     99.97%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-31          379      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-47           22      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total      1343577                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits     18453962                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses       407572                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses     18861534                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits      9205275                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses       287786                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses      9493061                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.000287                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time     0.809747                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count          104                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.646174                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time     4.032229                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time     1.612749                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time     4.403630                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time     0.806429                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles        86296                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples      1387746                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.075556                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.757065                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-15      1387292     99.97%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-31          444      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-47           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total      1387746                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits     12174286                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses       370031                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses     12544317                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits      6185024                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses       357357                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses      6542381                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.000196                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time     0.809411                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_count           68                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.519252                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_stall_time     4.032414                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_stall_time     1.612837                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_stall_time     4.369449                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_stall_time     0.806433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles       335914                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples      2894522                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.798047                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     3.004750                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-15      2846975     98.36%     98.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-31        46475      1.61%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-47         1065      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-63            7      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total      2894522                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits     27918277                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses      1058062                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses     28976339                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits     12601934                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses       476597                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses     13078531                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.000438                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time     0.810822                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_count          468                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.555203                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_stall_time     4.032490                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_stall_time     1.612855                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_stall_time     4.396984                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_stall_time     0.806430                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles       110055                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples      1450337                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.070031                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.747684                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-15      1449791     99.96%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-31          524      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-47           22      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total      1450337                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits     16444619                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses       425857                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses     16870476                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits      8301110                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses       322399                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses      8623509                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.000260                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time     0.808147                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_count           90                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.917786                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_stall_time     4.032571                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_stall_time     1.612685                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_stall_time     4.405069                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_stall_time     0.806433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles        65376                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples      1235441                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.051800                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.640238                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-15      1235108     99.97%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-31          328      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-47            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total      1235441                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits      8976744                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses       392167                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses      9368911                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits      4597841                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses       237523                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses      4835364                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time     0.806715                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_count           68                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_stall_time     1.602790                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.042139                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_stall_time     4.006881                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_stall_time     1.602724                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_stall_time     4.370825                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_stall_time     0.801395                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles       103715                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples     24275181                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     1.118650                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     3.917170                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-255     24274894    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::256-511          205      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-767           47      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::768-1023           22      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1279           10      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-1791            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1792-2047            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total     24275181                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.000080                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time     1.612868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time     0.806428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.000091                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time     5.679927                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count        18140                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits      2310725                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses      4273650                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses      6584375                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.000186                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time     1.319447                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.000120                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time     4.213955                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time     4.032551                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control     21241338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control    169930704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control      8014694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control     64117552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data     24214864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data   1743470208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control     31127332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control    249018656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data      2893748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data    208349856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control      2851870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control     22814960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1344.638311                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1392.662916                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1429.795782                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1334.423746                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1580.535816                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_buf_msgs     0.000018                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_stall_time  1444.048942                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_stall_time  1353.869253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_stall_time  1398.925109                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1406.630421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_buf_msgs     0.004526                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_stall_time  1448.515611                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.002360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1336.063366                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_buf_msgs     0.001869                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_stall_time   999.010072                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1338.860564                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_stall_time  1448.112043                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_stall_time  1391.938801                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_stall_time  1546.789500                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_stall_time  1396.135140                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_stall_time  1348.827877                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_buf_msgs     0.000052                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_stall_time  1455.465534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1426.257556                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_buf_msgs     0.003521                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_stall_time  1424.308468                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.001870                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1335.528118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_buf_msgs     0.001527                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_stall_time   999.007823                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1333.151097                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_stall_time  1435.224749                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_stall_time  1420.741972                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_stall_time  1504.371162                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_stall_time  1536.111783                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_stall_time  1345.847741                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_stall_time  1374.427781                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_stall_time  1434.199303                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_buf_msgs     0.003508                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_stall_time  1419.810075                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_buf_msgs     0.002087                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_stall_time  1336.008724                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_buf_msgs     0.001354                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_stall_time   999.008829                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1402.404982                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_stall_time  1334.137812                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_stall_time  1358.268039                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_stall_time  1356.685917                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_stall_time  1372.302785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_stall_time  1356.623923                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_buf_msgs     0.000017                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_stall_time  1346.165102                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_stall_time  1333.807105                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1394.316556                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_buf_msgs     0.010002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_stall_time  1456.049587                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_buf_msgs     0.002065                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_stall_time  1334.633812                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_buf_msgs     0.004294                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_stall_time   999.010607                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_stall_time  1436.600975                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_stall_time  1351.215586                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_stall_time  1461.403178                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_buf_msgs     0.000060                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_stall_time  1536.640658                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_buf_msgs     0.003728                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_stall_time  1416.716075                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_stall_time  1437.347132                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_stall_time  1377.215778                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.002200                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1335.649397                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_stall_time  1342.315260                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_buf_msgs     0.003831                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_stall_time  1429.664320                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_buf_msgs     0.002181                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_stall_time  1336.319576                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_buf_msgs     0.001630                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_stall_time   999.011297                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_buf_msgs     0.001530                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_stall_time   999.011356                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_stall_time  1403.921821                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_stall_time  1345.508870                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_stall_time  1486.361278                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_stall_time  2211.466371                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_stall_time  1346.988662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_stall_time  1383.381632                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_stall_time  1356.153816                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_buf_msgs     0.003362                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_stall_time  1477.391541                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_buf_msgs     0.001795                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_stall_time  1336.523150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_buf_msgs     0.001561                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_stall_time   999.011349                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_buf_msgs     0.003675                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_stall_time  1135.446471                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_buf_msgs     0.002215                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_stall_time   999.012219                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_buf_msgs     0.003251                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_stall_time  1124.511084                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_buf_msgs     0.001971                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_stall_time   999.006121                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_buf_msgs     0.004458                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_stall_time  1116.632170                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_buf_msgs     0.002384                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_stall_time   999.011859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_buf_msgs     0.003439                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_stall_time  1138.586796                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_buf_msgs     0.001917                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_stall_time   999.005573                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_buf_msgs     0.003449                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_stall_time  1136.008089                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_buf_msgs     0.002105                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_stall_time   999.009447                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_buf_msgs     0.009950                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_stall_time  1145.871297                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_buf_msgs     0.002087                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_stall_time   999.020152                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_buf_msgs     0.003747                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_stall_time  1147.219589                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_buf_msgs     0.002226                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_stall_time   999.017369                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_buf_msgs     0.003328                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_stall_time  1142.540472                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_buf_msgs     0.001805                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_stall_time   999.011742                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_buf_msgs     0.016788                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_stall_time  1582.573316                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_buf_msgs     0.016788                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_stall_time  1343.673866                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_buf_msgs     0.033576                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_stall_time  1014.125447                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_buf_msgs     0.000368                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_stall_time          999                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1411.529154                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_buf_msgs     0.000368                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1372.092461                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1421.064852                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_stall_time  1427.192686                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1375.799930                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.000018                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1396.741573                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_stall_time  1399.345036                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1535.653013                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_buf_msgs     0.003308                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_stall_time  1418.214186                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_buf_msgs     0.001947                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_stall_time  1335.143853                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_buf_msgs     0.001386                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_stall_time   999.012904                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.185950                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       735916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0      5887328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2       529403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2      4235224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1       759687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1     54697464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1       580021                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       365033                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1      4640168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2      2920264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0        72498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1        97127                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0      5219856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1      6993144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0        81327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       650616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time     3.591253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time     2.569527                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time     2.534273                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time     3.225738                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_stall_time     2.421701                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_stall_time     2.552061                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_stall_time     2.551718                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_stall_time     2.620118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_stall_time     2.428019                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time     2.449199                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_stall_time     1.612893                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time     2.499405                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.525975                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2       529403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2      4235224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       732982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1     52774704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       161551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1      1292408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.005480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1         2861                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1       205992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1          566                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1         4528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.004774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1         2489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1       179208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1          435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1         3480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.002158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1         1148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1        82656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1          278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1         2224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.005907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1         3071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1       221112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1          557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization     0.002961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Data::1         1536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Data::1       110592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Control::1          285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Control::1         2280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization     0.003234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Data::1         1672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Data::1       120384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Control::1          353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Control::1         2824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization     0.001985                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Data::1         1029                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Data::1        74088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Control::1          203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Control::1         1624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.link_utilization     0.678922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Control::0       735916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Control::0      5887328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Data::1        12899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Data::1       928728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::1       415793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::2       365033                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::1      3326344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::2      2920264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::0        72498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::1        97127                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::0      5219856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::1      6993144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Control::0        81327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Control::0       650616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.165024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0       653652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0      5229216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2       471692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2      3773536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1       674070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1     48533040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1       518829                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2       331099                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1      4150632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2      2648792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0        66804                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1        84143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0      4809888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1      6058296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0        70242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       561936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time     3.560501                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time     2.651655                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time     2.532179                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time     3.225766                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_stall_time     2.572741                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_stall_time     2.578736                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_stall_time     2.855306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_stall_time     2.623635                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_stall_time     2.427329                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time     2.607461                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_stall_time     1.612893                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time     2.615504                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     1.352686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2       471692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2      3773536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1       650694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1     46849968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1       143552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1      1148416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.004374                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1         2170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1       156240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1         1380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1        11040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.003663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1         1895                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1       136440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1         3392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.002363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1         1230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1        88560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1          364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1         2912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.002136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1         1150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1        82800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1          218                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1         1744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization     0.005664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Data::1         2873                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Data::1       206856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Control::1         1438                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Control::1        11504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization     0.003042                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Data::1         1562                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Data::1       112464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Control::1          458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Control::1         3664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization     0.002673                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Data::1         1392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Data::1       100224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Control::1          274                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Control::1         2192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.link_utilization     0.603682                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Control::0       653652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Control::0      5229216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Data::1        11104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Data::1       799488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::1       370721                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::2       331099                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::1      2965768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::2      2648792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::0        66804                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::1        84143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::0      4809888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::1      6058296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Control::0        70242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Control::0       561936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     0.009980                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1      3594096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0        88254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::1        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0       706032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::1       306688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_stall_time     3.185909                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_stall_time     5.575342                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.101371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1      3594096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Writeback_Control::1        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Writeback_Control::1       306688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.link_utilization     0.018383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Writeback_Control::0        88254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Writeback_Control::0       706032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.216670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0       859456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0      6875648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2       568280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2      4546240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1       886465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1     63825480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1       680092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2       445311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1      5440736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2      3562488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0        95090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1        97917                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0      6846480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1      7050024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0       123821                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0       990568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time     3.523750                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time     2.971728                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time     2.728882                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time     3.205903                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_stall_time     2.426072                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_stall_time     2.543841                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_stall_time     2.581051                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_stall_time     2.680566                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_stall_time     2.414008                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time     2.636145                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_stall_time     1.602979                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time     2.409880                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.784124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2       568280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2      4546240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1       856723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1     61684056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1       225242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1      1801936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.004512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1         2277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1       163944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1         1028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1         8224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.002824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1         1455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1       104760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1          372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1         2976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.005914                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1         3063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1       220536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1          633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1         5064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.006418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1         3307                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1       238104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1          886                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1         7088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization     0.003303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Data::1         1665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Data::1       119880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Control::1          745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Control::1         5960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization     0.004839                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Data::1         2506                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Data::1       180432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Control::1          493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Control::1         3944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization     0.002391                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Data::1         1240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Data::1        89280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Control::1          273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Control::1         2184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.link_utilization     0.785720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Control::0       859456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Control::0      6875648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Data::1        14229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Data::1      1024488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::1       450420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::2       445311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::1      3603360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::2      3562488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::0        95090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::1        97917                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::0      6846480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::1      7050024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Control::0       123821                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Control::0       990568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.172584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0       695358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0      5562864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2       464961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2      3719688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       722312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     52006464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1       552901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2       375220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1      4423208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2      3001760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0        85994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1        82406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0      6191568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1      5933232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0        90171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0       721368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time     3.597197                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time     2.913461                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time     2.570222                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time     3.225540                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_stall_time     2.459004                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_stall_time     2.711527                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_stall_time     2.627354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_stall_time     2.649291                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_stall_time     2.427566                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time     2.694250                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_stall_time     1.612876                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time     2.561125                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     1.393582                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2       464961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2      3719688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1       689622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1     49652784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1       188994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1      1511952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.001750                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1          901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1        64872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1          549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1         4392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.002635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1         1346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1        96912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1          487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1         3896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.005950                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1         3068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1       220896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1          750                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1         6000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.003586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1       149904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1          517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1         4136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.002923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1         1493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1       107496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1         4032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization     0.017300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Data::1         8752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Data::1       630144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Control::1         3628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Control::1        29024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization     0.001942                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Data::1         1006                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Data::1        72432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Control::1          235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Control::1         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.link_utilization     0.641343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Control::0       695358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Control::0      5562864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Data::1        14042                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Data::1      1011024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::1       357237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::2       375220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::1      2857896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::2      3001760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::0        85994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::1        82406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::0      6191568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::1      5933232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Control::0        90171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Control::0       721368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.173869                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0       727388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0      5819104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2       511619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2      4092952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1       748811                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1     53914392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1       566299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2       334984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1      4530392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2      2679872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0        66361                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1        84030                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0      4777992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1      6050160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0        79170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0       633360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time     3.563016                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time     2.812638                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time     2.902966                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time     3.225719                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time     2.451951                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_stall_time     2.485718                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_stall_time     2.616241                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_stall_time     2.636503                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_stall_time     2.428859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time     2.663975                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_stall_time     1.612888                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time     2.629573                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     1.453511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2       511619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2      4092952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1       724808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1     52186176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1       151319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1      1210552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     0.005314                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1         2743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1       197496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1          734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1         5872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     0.002224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1         1310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1        94320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1          223                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1         1784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.005469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1         2819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1       202968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1          707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1         5656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.003243                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1         1753                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1       126216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1          456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1         3648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.002176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1         1258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1        90576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1          365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1         2920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization     0.002454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Data::1         1266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Data::1        91152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Control::1          292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Control::1         2336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization     0.002812                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Data::1         1460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Data::1       105120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Control::1          269                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Control::1         2152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.link_utilization     0.609221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Control::0       727388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Control::0      5819104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Data::1        11394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Data::1       820368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::1       411934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::2       334984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::1      3295472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::2      2679872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::0        66361                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::1        84030                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::0      4777992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::1      6050160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Control::0        79170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Control::0       633360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.367004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0      1534659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0     12277272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2       499148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2      3993184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1      1557018                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1    112105296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1      1279591                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2      1025651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1     10236728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2      8205208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0       154008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1        70010                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0     11088576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1      5040720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0       702529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0      5620232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time     3.590551                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_stall_time     2.462639                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_stall_time     2.516582                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_stall_time     3.225838                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_stall_time     2.510237                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_stall_time     2.452523                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_stall_time     2.378306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_buf_msgs     0.000032                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_stall_time     2.715425                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_stall_time     2.425756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time     2.424049                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_stall_time     1.612886                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_stall_time     2.481553                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     3.165350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2       499148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2      3993184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1      1531371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1    110258712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1       864003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1      6912024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     0.003049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1       113472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1          399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1         3192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization     0.007044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Data::1         3674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Data::1       264528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Control::1         1153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Control::1         9224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization     0.002391                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Data::1         1231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Data::1        88632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Control::1          321                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Control::1         2568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.002997                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1         1512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1       108864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1          728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1         5824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.002604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1         1373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1        98856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1          413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1         3304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.006320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1         3269                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1       235368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Control::1          715                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Control::1         5720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization     0.001760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Data::1          915                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Data::1        65880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Control::1          172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Control::1         1376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.link_utilization     1.212530                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Control::0      1534659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Control::0     12277272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Data::1        12097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Data::1       870984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::1       411687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::2      1025651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::1      3293496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::2      8205208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::0       154008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::1        70010                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::0     11088576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::1      5040720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Control::0       702529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Control::0      5620232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.191435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0       748256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0      5986048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2       530935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2      4247480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1       781922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1     56298384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1       589011                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2       388390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1      4712088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2      3107120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0        77629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1        97045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0      5589288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1      6987240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0        87384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0       699072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time     3.598636                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time     2.710808                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_stall_time     2.910382                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time     3.225465                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_stall_time     2.703190                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_stall_time     2.526107                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_stall_time     2.399680                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_stall_time     2.650757                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_stall_time     2.429562                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time     2.684914                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_stall_time     1.612893                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_stall_time     2.464477                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.550845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2       530935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2      4247480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1       743174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1     53508528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1       176228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1      1409824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.003137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1         1618                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1       116496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1          423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1         3384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.002472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1         1260                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1        90720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1          435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1         3480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.005830                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1         3007                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1       216504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1          704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1         5632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     0.019666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1         9926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1       714672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1         4366                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1        34928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     0.002649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1         1370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1        98640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1          332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1         2656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.005497                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Data::1         2842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Data::1       204624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Control::1          631                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Control::1         5048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization     0.002092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Data::1         1084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Data::1        78048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Control::1         1664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.link_utilization     0.705032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Control::0       748256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Control::0      5986048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Data::1        17641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Data::1      1270152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::1       405684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::2       388390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::1      3245472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::2      3107120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::0        77629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::1        97045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::0      5589288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::1      6987240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Control::0        87384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Control::0       699072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     0.170274                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0       629690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0      5037520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2       431309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2      3450472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1       647526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1     46621872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1       489396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2       372294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1      3915168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2      2978352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0       108107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1       107705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0      7783704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1      7754760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0        64701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0       517608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_stall_time     3.569430                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_stall_time     2.769907                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_stall_time     4.488101                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time     3.205488                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_stall_time     2.439490                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_stall_time     2.495747                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_stall_time     2.442471                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_stall_time     2.748818                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_stall_time     2.414869                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time     2.555674                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_stall_time     1.602816                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_stall_time     2.404715                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     1.311222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2       431309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2      3450472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1       628504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1     45252288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1       175628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1      1405024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     0.002597                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1         1343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1        96696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1         2232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization     0.003433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Data::1         1852                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Data::1       133344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Control::1         2496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization     0.002932                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Data::1         1523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Data::1       109656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Control::1          257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Control::1         2056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization     0.002143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Data::1         1115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Data::1        80280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Control::1          270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Control::1         2160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization     0.003845                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Data::1         2013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Data::1       144936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Control::1          285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Control::1         2280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization     0.001772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Data::1          918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Data::1        66096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Control::1          210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Control::1         1680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization     0.002067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Data::1         1072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Data::1        77184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Control::1          194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Control::1         1552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.link_utilization     0.713279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Control::0       629690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Control::0      5037520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Data::1         9186                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Data::1       661392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::1       311961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::2       372294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::1      2495688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::2      2978352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::0       108107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::1       107705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::0      7783704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::1      7754760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Control::0        64701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Control::0       517608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     2.633358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0     10620669                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0     84965352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2      4007347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2     32058776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1     11940173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1    859692456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1     11891498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2      3637982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1     95131984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2     29103856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0       726491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1       720383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0     52307352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1     51867576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0      1299345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0     10394760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_buf_msgs     0.000138                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_stall_time     4.815911                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time     3.407522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_stall_time     1.612865                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_stall_time     1.884047                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_stall_time     1.602947                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_stall_time     1.948114                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time     3.226118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_stall_time     1.612769                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_stall_time     1.943037                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_stall_time     1.612859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_buf_msgs     0.000035                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_stall_time     1.971190                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_stall_time     1.612903                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_stall_time     1.976348                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_stall_time     1.612727                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_stall_time     1.954482                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time     1.952875                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_stall_time     1.602752                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_stall_time     3.030325                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_stall_time     2.447295                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time     1.612860                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_stall_time     1.921494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization    14.343649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Control::0      6584375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Control::0     52675000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1      4138886                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1    297999792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1      7167719                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::2      3637982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1     57341752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::2     29103856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::0       726491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::1       720383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::0     52307352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::1     51867576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Control::0      1299345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Control::0     10394760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     1.501242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2       529403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2      4235224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1       720354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1     51865488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1       156759                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1      1254072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.link_utilization     1.326574                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Request_Control::2       471692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Request_Control::2      3773536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Data::1       636936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Data::1     45859392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Control::1       140004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Control::1      1120032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.link_utilization     1.753115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Request_Control::2       568280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Request_Control::2      4546240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Data::1       840691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Data::1     60529752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Control::1       221644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Control::1      1773152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.link_utilization     1.355100                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Request_Control::2       464961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Request_Control::2      3719688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Data::1       669875                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Data::1     48231000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Control::1       181899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Control::1      1455192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.link_utilization     1.426366                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Request_Control::2       511619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Request_Control::2      4092952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Data::1       710442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Data::1     51151824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Control::1       148111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Control::1      1184888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.link_utilization     3.141054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Request_Control::2       499148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Request_Control::2      3993184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Data::1      1518786                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Data::1    109352592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Control::1       859825                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Control::1      6878600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.link_utilization     1.511590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Request_Control::2       530935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Request_Control::2      4247480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Data::1       723075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Data::1     52061400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Control::1       170095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Control::1      1360760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.link_utilization     1.295567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Request_Control::2       431309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Request_Control::2      3450472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Data::1       620378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Data::1     44667216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Control::1       173994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Control::1      1391952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.link_utilization     3.946040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Control::0      4036294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Control::0     32290352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Data::1      1360750                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Data::1     97974000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Control::1      2671448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Control::1     21371584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     1.038310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0      4036294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0     32290352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1      5446962                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1    392181264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1      6703730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1     53629840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0        88254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::1        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0       706032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::1       306688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_stall_time     4.659607                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.000040                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_stall_time     4.059980                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_stall_time     1.648850                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_stall_time     1.592955                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     3.964423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Control::0      4036294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Control::0     32290352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1      1360750                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1     97974000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1      2671448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1     21371584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Writeback_Control::0        88254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Writeback_Control::0       706032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.link_utilization     8.393920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Data::1      4036294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Data::1    290613168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Control::1      4032282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Control::1     32258256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.link_utilization     0.101371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Data::1        49918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Data::1      3594096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Writeback_Control::1        38336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Writeback_Control::1       306688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                   7259                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                  7259                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  7410                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 7410                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          138                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         4308                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total         4446                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          422                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total          516                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1746                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          716                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         2588                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          548                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total          706                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          336                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total          414                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio        17220                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          626                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        17976                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1122                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          460                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total         1668                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          384                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total          446                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          204                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          322                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total          578                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     29338                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          276                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         8616                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total         8892                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          844                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total          969                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          954                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1432                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         2638                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1096                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total         1406                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          672                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total          780                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio         8610                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         1252                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        10074                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          660                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio            9                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          920                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total         1725                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total          886                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio          120                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          644                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total          868                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                      28238                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy               205722                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy               313846                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy               207410                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy               127516                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer19.occupancy              1912629                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer19.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy                873126                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer20.occupancy               200726                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer20.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer21.occupancy               158430                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer21.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer22.occupancy               119181                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer22.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3603060                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy               779826                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer10.occupancy             7235054                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer10.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer12.occupancy              557671                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer12.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer14.occupancy              127786                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer14.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer16.occupancy              179641                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer16.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy               149385                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy               927020                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy               198840                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy               121884                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples   5383192.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.001996484674                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        85437                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        85437                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState        5504994                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       1309666                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                4046763                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               1387812                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts              4046763                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             1387812                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ             51378                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                5                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  5.12                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 29.08                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                33458                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                30418                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6          4046763                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         1387812                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             322655                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1             316149                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2             348672                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3             396383                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             436809                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5             448865                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6             424455                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7             368591                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8             293262                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9             215322                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10            147238                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11             94491                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12             57511                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13             33844                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             19334                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15             11041                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              6508                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              4069                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              2668                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              2039                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              1617                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              1326                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              1184                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              1050                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24               952                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25               899                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26               878                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27               863                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28               829                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29               827                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30               825                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31             34229                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               252                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               296                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17              8621                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18             19024                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19             30511                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20             41491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21             51561                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22             59149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23             65362                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24             69896                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25             73043                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26             76365                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27             79148                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28             81587                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29             84051                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30             84973                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31             85248                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32             85733                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33             43303                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34             33304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             27425                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             23228                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37             20247                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38             17907                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39             16205                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40             15179                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41             14855                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42             14813                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43             14644                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44             14117                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45             13387                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46             12499                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47             11628                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48             10796                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49             10003                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              9236                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              8560                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              8119                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              7392                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              7060                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              3396                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              1370                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57               545                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58               283                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59               212                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60               184                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61               303                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62               310                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63             30986                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        85437                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    46.763990                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    27.802499                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-63        69710     81.59%     81.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-127        14821     17.35%     98.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-191          702      0.82%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-255           98      0.11%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-319           40      0.05%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-383           18      0.02%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-447           20      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::448-511           16      0.02%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-575            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::576-639            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        85437                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        85437                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.243501                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.084108                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     7.713882                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31        85142     99.65%     99.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47           98      0.11%     99.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63           49      0.06%     99.83% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79          116      0.14%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95            5      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111            2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143            2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-271            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::272-287            2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::384-399            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::400-415            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::528-543            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::544-559            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::592-607            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::784-799            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        85437                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ            3288192                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys          258992832                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys        88819968                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         3266299161.66355991                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         1120156819.69678688                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              79292403225                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 14590.36                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers    255704640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers     88818944                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 3224829987.825618267059                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 1120143905.477054595947                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers      4046763                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers      1387812                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 319819463959                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 2235335528395                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     79030.94                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   1610690.45                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers    258992896                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total    258992896                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers     88819968                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total     88819968                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers      4046764                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total      4046764                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers      1387812                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      1387812                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   3266299969                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   3266299969                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers   1120156820                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total   1120156820                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   4386456788                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   4386456788                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts         3995385                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        1387796                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0       251346                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1       245497                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2       260397                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3       284212                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4       230307                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5       250671                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6       242200                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7       241169                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8       253472                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9       219535                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10       280904                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11       253695                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12       259458                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13       238235                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14       254661                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15       229626                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0        80040                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1        83929                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2       109240                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3       102100                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4        85829                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5        94016                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6        76104                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7        88985                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8        83391                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9        76748                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10        86343                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11        83689                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12        77021                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13        84892                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14        90737                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15        84732                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       244905995209                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat      19976925000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  319819463959                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           61297.22                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      80047.22                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits        1602295                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits        598152                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        40.10                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        43.10                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples      3182743                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   108.247740                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    87.561053                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   109.798149                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127      2221108     69.79%     69.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255       721599     22.67%     92.46% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383       140350      4.41%     96.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511        46340      1.46%     98.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639        20260      0.64%     98.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         9347      0.29%     99.25% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         5266      0.17%     99.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         3130      0.10%     99.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151        15343      0.48%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total      3182743                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead        255704640                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten      88818944                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        3224.829988                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW        1120.143905                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              33.95                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          25.19                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          8.75                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          40.88                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  11466275940                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy   6094466400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy  14322283080                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy   3759725880                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 6259493760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  34013611710                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   1807254240                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  77723111010                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   980.208334                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4407371505                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   2647840000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  72242433671                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  11259337320                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy   5984468325                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy  14206015320                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy   3484986840                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 6259493760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  33897990060                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   1904618880                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  76996910505                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   971.049825                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4663818330                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   2647840000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  71985983596                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages          768                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes      3145728                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs          768                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          596                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2441216                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          596                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles      150786501                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded     114409014                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded       621322                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued    110108254                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued       143770                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined     16559229                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined     21028759                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved       134606                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples    113361417                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.971303                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     1.864982                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0     81227367     71.65%     71.65% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1      6401439      5.65%     77.30% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2      6232309      5.50%     82.80% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3      5370154      4.74%     87.54% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4      4871831      4.30%     91.83% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5      3577651      3.16%     94.99% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6      2979906      2.63%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7      1729360      1.53%     99.14% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8       971400      0.86%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total    113361417                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu      1199165     58.42%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            2      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%     58.42% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd         4898      0.24%     58.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%     58.66% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu        47971      2.34%     61.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0      0.00%     61.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt         5726      0.28%     61.27% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc         6704      0.33%     61.60% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%     61.60% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%     61.60% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift         2172      0.11%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%     61.71% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead       394048     19.20%     80.90% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite       291547     14.20%     95.11% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead        77692      3.78%     98.89% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite        22757      1.11%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass       315971      0.29%      0.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu     84140571     76.42%     76.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult      1670873      1.52%     78.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv       320036      0.29%     78.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd        18247      0.02%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt         2372      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd        58245      0.05%     78.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu      1127348      1.02%     79.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp          975      0.00%     79.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt       101646      0.09%     79.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc       353921      0.32%     80.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift        50917      0.05%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            2      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt         2488      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead     13435516     12.20%     92.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite      7289358      6.62%     98.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead       903674      0.82%     99.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite       316094      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total    110108254                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.730226                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy           2052682                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.018642                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads    328290991                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites    127400864                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses    105027348                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads      7483386                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites      4232543                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses      3597517                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses    108021131                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses      3823834                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numInsts       109179243                       # Number of executed instructions (Count)
board.processor.cores10.core.numLoadInsts     14023684                       # Number of load instructions executed (Count)
board.processor.cores10.core.numSquashedInsts       677543                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores10.core.numRefs         21471758                       # Number of memory reference insts executed (Count)
board.processor.cores10.core.numBranches     10449046                       # Number of branches executed (Count)
board.processor.cores10.core.numStoreInsts      7448074                       # Number of stores executed (Count)
board.processor.cores10.core.numRate         0.724065                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.timesIdled        182798                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles      37425084                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles     86449001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.committedInsts     52467867                       # Number of Instructions Simulated (Count)
board.processor.cores10.core.committedOps     98471107                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.cpi             2.873883                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores10.core.totalCpi        2.873883                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores10.core.ipc             0.347961                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores10.core.totalIpc        0.347961                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores10.core.intRegfileReads    166057556                       # Number of integer regfile reads (Count)
board.processor.cores10.core.intRegfileWrites     89071228                       # Number of integer regfile writes (Count)
board.processor.cores10.core.fpRegfileReads      5465197                       # Number of floating regfile reads (Count)
board.processor.cores10.core.fpRegfileWrites      3231966                       # Number of floating regfile writes (Count)
board.processor.cores10.core.ccRegfileReads     48480287                       # number of cc regfile reads (Count)
board.processor.cores10.core.ccRegfileWrites     39010383                       # number of cc regfile writes (Count)
board.processor.cores10.core.miscRegfileReads     42095972                       # number of misc regfile reads (Count)
board.processor.cores10.core.miscRegfileWrites        72458                       # number of misc regfile writes (Count)
board.processor.cores10.core.MemDepUnit__0.insertedLoads     14875693                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores      8077483                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads      2375818                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores      1784593                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups     12774079                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted      8010865                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect       528663                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups      6746057                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBHits      6286420                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.931866                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed      1612389                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect         9869                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups       278419                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits       138422                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses       139997                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted        36809                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts     16315681                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls       486716                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts       446122                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples    110895670                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.887962                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     2.079301                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0     85829553     77.40%     77.40% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1      5940255      5.36%     82.75% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2      4372153      3.94%     86.70% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3      4064567      3.67%     90.36% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4      1928248      1.74%     92.10% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5      1144924      1.03%     93.13% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6       787964      0.71%     93.84% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7      1196599      1.08%     94.92% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8      5631407      5.08%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total    110895670                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.instsCommitted     52467867                       # Number of instructions committed (Count)
board.processor.cores10.core.commit.opsCommitted     98471107                       # Number of ops (including micro ops) committed (Count)
board.processor.cores10.core.commit.memRefs     19174689                       # Number of memory references committed (Count)
board.processor.cores10.core.commit.loads     12530233                       # Number of loads committed (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars       282068                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.branches      9547489                       # Number of branches committed (Count)
board.processor.cores10.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores10.core.commit.floating      3291697                       # Number of committed floating point instructions. (Count)
board.processor.cores10.core.commit.integer     95051769                       # Number of committed integer instructions. (Count)
board.processor.cores10.core.commit.functionCalls      1290865                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass        95048      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu     75564081     76.74%     76.83% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult      1667629      1.69%     78.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv       305351      0.31%     78.84% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd        13921      0.01%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt         1440      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.85% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd        54194      0.06%     78.91% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.91% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu      1110783      1.13%     80.04% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp          860      0.00%     80.04% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt        87914      0.09%     80.13% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc       348456      0.35%     80.48% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     80.48% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.48% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift        44607      0.05%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt         2133      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.53% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead     11791466     11.97%     92.50% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite      6465954      6.57%     99.07% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead       738767      0.75%     99.82% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite       178502      0.18%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total     98471107                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples      5631407                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.decode.idleCycles     19642097                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles     75182586                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles     14064191                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles      3975670                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles       496873                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved      5998369                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred       164533                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts    118774768                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts       748791                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.fetch.icacheStallCycles     20891754                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores10.core.fetch.insts     65545502                       # Number of instructions fetch has processed (Count)
board.processor.cores10.core.fetch.branches     12774079                       # Number of branches that fetch encountered (Count)
board.processor.cores10.core.fetch.predictedBranches      8037231                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles     89198631                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles      1318476                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.tlbCycles      1615137                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores10.core.fetch.miscStallCycles        73416                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles       796247                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.pendingQuiesceStallCycles         2682                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores10.core.fetch.icacheWaitRetryStallCycles       124312                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores10.core.fetch.cacheLines      9091209                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes       207819                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.tlbSquashes         6781                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples    113361417                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     1.105680                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     2.541557                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0     92288719     81.41%     81.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1      1445281      1.27%     82.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2      1429090      1.26%     83.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3      1743967      1.54%     85.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4      1605822      1.42%     86.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5      1654376      1.46%     88.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6      1572795      1.39%     89.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7      1296729      1.14%     90.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8     10324638      9.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total    113361417                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.branchRate     0.084716                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetch.rate      0.434691                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles       496873                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles     23766180                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles      9684997                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts    115030336                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts        56800                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts     14875693                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts      8077483                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts       260230                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents       149487                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents      9423235                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents        44556                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect       145738                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect       348310                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts       494048                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit    108939236                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount    108624865                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst     79470348                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst    132878628                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.720389                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.598067                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.lsq0.forwLoads      1784676                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads      2345460                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses         8398                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation        44556                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores      1433027                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads         6533                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache        10130                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples     12483925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    15.671436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    76.022074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9     11885142     95.20%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19        72777      0.58%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29        32694      0.26%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39         8780      0.07%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49         5061      0.04%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59         8197      0.07%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69         4080      0.03%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::70-79         1923      0.02%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89         2171      0.02%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99         4226      0.03%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::100-109         3233      0.03%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119         3796      0.03%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129         5904      0.05%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::130-139         7619      0.06%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149        16207      0.13%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159         7193      0.06%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::160-169         5241      0.04%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179         4995      0.04%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189         9197      0.07%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::190-199         8041      0.06%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209         8631      0.07%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219        10823      0.09%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::220-229        28932      0.23%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239        32011      0.26%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249        25163      0.20%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259        21841      0.17%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269        18643      0.15%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279        16126      0.13%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::280-289        14657      0.12%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::290-299        13156      0.11%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows       197465      1.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value         6375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total     12483925                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses     14179348                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses      7528808                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses       175325                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses        76855                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses      9214383                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses        88635                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.numTransitions           84                       # Number of power state transitions (Count)
board.processor.cores10.core.power_state.ticksClkGated::samples           43                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::mean 681463288.953488                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::stdev 383253646.311154                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::min_value     21032946                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::max_value    991412262                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::total           43                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON  50211894499                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::CLK_GATED  29302921425                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles       496873                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles     21042925                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles     44992802                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles      8719350                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles     16466349                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles     21643118                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts    117171850                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents       369656                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents      5582725                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents      1924792                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents     13503089                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.fullRegistersEvents          275                       # Number of times there has been no free registers (Count)
board.processor.cores10.core.rename.renamedOperands    141032108                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups    287127621                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups    180782384                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups      5705659                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps    121038743                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps     19993365                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing        90125                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing        90082                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts     17130849                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads      219910619                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes     232048599                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts     52467867                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps     98471107                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles      130343489                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded     121853654                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded       398478                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued    118277039                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued       111305                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined     13762708                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined     17136186                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved        66261                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples     99589495                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     1.187646                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     1.994559                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0     65830878     66.10%     66.10% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1      5424737      5.45%     71.55% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2      6907479      6.94%     78.49% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3      6069241      6.09%     84.58% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4      5561353      5.58%     90.16% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5      3935083      3.95%     94.12% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6      3098388      3.11%     97.23% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7      1780222      1.79%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8       982114      0.99%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total     99589495                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu      1029156     58.89%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            1      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%     58.89% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd         4391      0.25%     59.14% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu        46991      2.69%     61.83% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            1      0.00%     61.83% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt         4007      0.23%     62.06% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc         6332      0.36%     62.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%     62.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%     62.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift         1440      0.08%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%     62.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead       325575     18.63%     81.13% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite       219620     12.57%     93.69% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead        92954      5.32%     99.01% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite        17242      0.99%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass       239524      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu     90089900     76.17%     76.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult      2882475      2.44%     78.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv        79817      0.07%     78.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd        17786      0.02%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt         1161      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd        46336      0.04%     78.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu      1504511      1.27%     80.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp          266      0.00%     80.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt        57349      0.05%     80.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc       367581      0.31%     80.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift        36907      0.03%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            2      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt         2468      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead     14087166     11.91%     92.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite      7369182      6.23%     98.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead      1220833      1.03%     99.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite       273775      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total    118277039                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.907426                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy           1747710                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.014776                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads    329380144                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites    131454972                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses    112860515                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads      8622443                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites      4611024                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses      4180163                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses    115387618                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses      4397607                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numInsts       117508999                       # Number of executed instructions (Count)
board.processor.cores11.core.numLoadInsts     15062689                       # Number of load instructions executed (Count)
board.processor.cores11.core.numSquashedInsts       582898                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores11.core.numRefs         22575176                       # Number of memory reference insts executed (Count)
board.processor.cores11.core.numBranches      9708959                       # Number of branches executed (Count)
board.processor.cores11.core.numStoreInsts      7512487                       # Number of stores executed (Count)
board.processor.cores11.core.numRate         0.901533                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.timesIdled        144222                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles      30753994                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles    108421450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.committedInsts     60127288                       # Number of Instructions Simulated (Count)
board.processor.cores11.core.committedOps    108489240                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.cpi             2.167793                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores11.core.totalCpi        2.167793                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores11.core.ipc             0.461299                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores11.core.totalIpc        0.461299                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores11.core.intRegfileReads    182781249                       # Number of integer regfile reads (Count)
board.processor.cores11.core.intRegfileWrites     98525067                       # Number of integer regfile writes (Count)
board.processor.cores11.core.fpRegfileReads      5968367                       # Number of floating regfile reads (Count)
board.processor.cores11.core.fpRegfileWrites      3858239                       # Number of floating regfile writes (Count)
board.processor.cores11.core.ccRegfileReads     46870341                       # number of cc regfile reads (Count)
board.processor.cores11.core.ccRegfileWrites     48238750                       # number of cc regfile writes (Count)
board.processor.cores11.core.miscRegfileReads     41505497                       # number of misc regfile reads (Count)
board.processor.cores11.core.miscRegfileWrites        54998                       # number of misc regfile writes (Count)
board.processor.cores11.core.MemDepUnit__0.insertedLoads     15736660                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores      8074773                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads      2041308                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores      1730968                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups     11637749                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted      7153440                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect       423081                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups      6427788                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBHits      6084436                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.946583                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed      1602897                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect         8714                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups       181224                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits        84548                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses        96676                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted        26899                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts     13546305                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls       332217                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts       354304                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples     97517503                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     1.112510                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     2.253901                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0     69769858     71.55%     71.55% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1      5888647      6.04%     77.58% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2      5753225      5.90%     83.48% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3      4398155      4.51%     87.99% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4      2075666      2.13%     90.12% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5      1372596      1.41%     91.53% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6       796948      0.82%     92.35% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7      1746918      1.79%     94.14% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8      5715490      5.86%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total     97517503                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.instsCommitted     60127288                       # Number of instructions committed (Count)
board.processor.cores11.core.commit.opsCommitted    108489240                       # Number of ops (including micro ops) committed (Count)
board.processor.cores11.core.commit.memRefs     20579005                       # Number of memory references committed (Count)
board.processor.cores11.core.commit.loads     13746540                       # Number of loads committed (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars       189545                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.branches      8944485                       # Number of branches committed (Count)
board.processor.cores11.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores11.core.commit.floating      3970428                       # Number of committed floating point instructions. (Count)
board.processor.cores11.core.commit.integer    105099493                       # Number of committed integer instructions. (Count)
board.processor.cores11.core.commit.functionCalls      1302593                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass        78594      0.07%      0.07% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu     82863160     76.38%     76.45% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult      2878484      2.65%     79.10% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv        74735      0.07%     79.17% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd        16030      0.01%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt          592      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd        45260      0.04%     79.23% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu      1495612      1.38%     80.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp          240      0.00%     80.61% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt        54374      0.05%     80.66% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc       365451      0.34%     81.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     81.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift        35578      0.03%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt         2124      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.03% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead     12646509     11.66%     92.69% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite      6666183      6.14%     98.83% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead      1100031      1.01%     99.85% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite       166282      0.15%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total    108489240                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples      5715490                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.decode.idleCycles     17038086                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles     63446405                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles     13644329                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles      5054881                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles       405794                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved      5813968                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred       128753                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts    125405203                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts       553503                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.fetch.icacheStallCycles     18231449                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores11.core.fetch.insts     71349994                       # Number of instructions fetch has processed (Count)
board.processor.cores11.core.fetch.branches     11637749                       # Number of branches that fetch encountered (Count)
board.processor.cores11.core.fetch.predictedBranches      7771881                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles     78921275                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles      1065688                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.tlbCycles      1196273                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores11.core.fetch.miscStallCycles        55892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles       570723                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.pendingQuiesceStallCycles         2163                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores11.core.fetch.icacheWaitRetryStallCycles        78876                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores11.core.fetch.cacheLines      9290500                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes       163241                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.tlbSquashes         4630                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples     99589495                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     1.314609                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     2.721427                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0     77622555     77.94%     77.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1      1480546      1.49%     79.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2      1528140      1.53%     80.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3      1679416      1.69%     82.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4      1724347      1.73%     84.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5      1701312      1.71%     86.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6      1750440      1.76%     87.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7      1382344      1.39%     89.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8     10720395     10.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total     99589495                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.branchRate     0.089285                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetch.rate      0.547400                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles       405794                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles     18591442                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles      7089300                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts    122252132                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts        53488                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts     15736660                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts      8074773                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts       171385                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents       122338                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents      6893799                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents        51871                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect       129351                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect       261068                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts       390419                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit    117308815                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount    117040678                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst     88740115                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst    145585846                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.897940                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.609538                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.lsq0.forwLoads      1878107                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads      1990089                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses         7957                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation        51871                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores      1242277                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads         5997                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache         7262                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples     13713058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    14.280262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    71.660745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9     13151114     95.90%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19        55654      0.41%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29        35637      0.26%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39         7490      0.05%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::40-49         3853      0.03%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59         8037      0.06%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69         3866      0.03%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::70-79         1649      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89         1489      0.01%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99         2170      0.02%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::100-109         2015      0.01%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119         2645      0.02%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129         4261      0.03%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139         5446      0.04%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149         9788      0.07%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159         5194      0.04%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::160-169         4204      0.03%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179         4690      0.03%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189         7123      0.05%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199         6986      0.05%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209         8330      0.06%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219        10845      0.08%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::220-229        25213      0.18%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239        29203      0.21%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249        25882      0.19%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259        23269      0.17%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269        19743      0.14%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279        17676      0.13%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::280-289        15518      0.11%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::290-299        13795      0.10%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows       200273      1.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value         6791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total     13713058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses     15171082                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses      7576736                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses       125175                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses        60523                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses      9377818                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses        67049                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.numTransitions          101                       # Number of power state transitions (Count)
board.processor.cores11.core.power_state.ticksClkGated::samples           51                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::mean 707928539.549020                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::stdev 356898784.184077                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::min_value       378622                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::max_value    993090582                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::total           51                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON  43404369171                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::CLK_GATED  36104355517                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles       405794                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles     18561111                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles     36979104                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles      7127198                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles     17025578                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles     19490710                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts    124078527                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents       303191                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents      6211265                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents      2171660                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents     10286752                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.fullRegistersEvents            5                       # Number of times there has been no free registers (Count)
board.processor.cores11.core.rename.renamedOperands    158529293                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups    297692368                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups    194856938                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups      6109017                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps    141989634                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps     16539504                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing        70667                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing        70736                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts     19726223                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads      213719108                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes     246150911                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts     60127288                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps    108489240                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles      122409048                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded      76120470                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded       425203                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued     72766006                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued       127677                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined     13757558                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined     16268208                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved       100605                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples     84448119                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.861665                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     1.784184                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0     63011558     74.62%     74.62% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1      4533939      5.37%     79.98% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2      4139921      4.90%     84.89% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3      3534932      4.19%     89.07% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4      3155844      3.74%     92.81% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5      2229666      2.64%     95.45% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6      1956090      2.32%     97.77% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7      1250169      1.48%     99.25% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8       636000      0.75%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total     84448119                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu       837650     58.08%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            7      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%     58.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd         6622      0.46%     58.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%     58.54% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu        58487      4.06%     62.59% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0      0.00%     62.59% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt         6252      0.43%     63.02% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc         8839      0.61%     63.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%     63.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%     63.64% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift         2601      0.18%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%     63.82% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead       261694     18.14%     81.96% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite       192716     13.36%     95.32% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead        45897      3.18%     98.51% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite        21560      1.49%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass       287085      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu     55393511     76.13%     76.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult       467850      0.64%     77.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv        71240      0.10%     77.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd        12238      0.02%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt         2077      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd        49361      0.07%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu       754557      1.04%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp          228      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt        65404      0.09%     78.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc       346623      0.48%     78.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift        62874      0.09%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            4      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt         2862      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead      9140776     12.56%     91.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite      5356720      7.36%     98.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead       454652      0.62%     99.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite       297944      0.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total     72766006                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.594450                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy           1442325                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.019821                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads    225511183                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites     86909269                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses     68580976                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads      6038950                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites      3435020                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses      2895116                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses     70826801                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses      3094445                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numInsts        71988545                       # Number of executed instructions (Count)
board.processor.cores12.core.numLoadInsts      9339900                       # Number of load instructions executed (Count)
board.processor.cores12.core.numSquashedInsts       596184                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores12.core.numRefs         14863092                       # Number of memory reference insts executed (Count)
board.processor.cores12.core.numBranches      7530422                       # Number of branches executed (Count)
board.processor.cores12.core.numStoreInsts      5523192                       # Number of stores executed (Count)
board.processor.cores12.core.numRate         0.588098                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.timesIdled        176036                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles      37960929                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles    114739655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.committedInsts     32649333                       # Number of Instructions Simulated (Count)
board.processor.cores12.core.committedOps     62788115                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.cpi             3.749205                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores12.core.totalCpi        3.749205                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores12.core.ipc             0.266723                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores12.core.totalIpc        0.266723                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores12.core.intRegfileReads    107375670                       # Number of integer regfile reads (Count)
board.processor.cores12.core.intRegfileWrites     55964450                       # Number of integer regfile writes (Count)
board.processor.cores12.core.fpRegfileReads      5014897                       # Number of floating regfile reads (Count)
board.processor.cores12.core.fpRegfileWrites      2584301                       # Number of floating regfile writes (Count)
board.processor.cores12.core.ccRegfileReads     33295554                       # number of cc regfile reads (Count)
board.processor.cores12.core.ccRegfileWrites     22227274                       # number of cc regfile writes (Count)
board.processor.cores12.core.miscRegfileReads     29665384                       # number of misc regfile reads (Count)
board.processor.cores12.core.miscRegfileWrites        66038                       # number of misc regfile writes (Count)
board.processor.cores12.core.MemDepUnit__0.insertedLoads      9981948                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores      6060934                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads      1526914                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores      1356075                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups      9647743                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted      5847215                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect       480336                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups      5180897                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBHits      4762996                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.919338                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed      1193551                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect        24307                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups       230606                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits        98140                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses       132466                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted        35927                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts     13536821                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls       324598                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts       419320                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples     82376480                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.762209                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     1.939914                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0     66158955     80.31%     80.31% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1      4077991      4.95%     85.26% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2      2477888      3.01%     88.27% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3      2804351      3.40%     91.68% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4      1417626      1.72%     93.40% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5       684287      0.83%     94.23% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6       702738      0.85%     95.08% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7       388224      0.47%     95.55% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8      3664420      4.45%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total     82376480                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.instsCommitted     32649333                       # Number of instructions committed (Count)
board.processor.cores12.core.commit.opsCommitted     62788115                       # Number of ops (including micro ops) committed (Count)
board.processor.cores12.core.commit.memRefs     12809971                       # Number of memory references committed (Count)
board.processor.cores12.core.commit.loads      8010363                       # Number of loads committed (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars       175065                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.branches      6752639                       # Number of branches committed (Count)
board.processor.cores12.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores12.core.commit.floating      2623270                       # Number of committed floating point instructions. (Count)
board.processor.cores12.core.commit.integer     59944486                       # Number of committed integer instructions. (Count)
board.processor.cores12.core.commit.functionCalls       921482                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass        70245      0.11%      0.11% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu     48117873     76.64%     76.75% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult       465743      0.74%     77.49% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv        66349      0.11%     77.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd         9309      0.01%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt         1024      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd        45366      0.07%     77.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu       743728      1.18%     78.87% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp          204      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt        56062      0.09%     78.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc       342649      0.55%     79.50% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     79.50% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift        57094      0.09%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            2      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt         2496      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead      7698990     12.26%     91.86% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite      4632273      7.38%     99.24% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead       311373      0.50%     99.73% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite       167335      0.27%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total     62788115                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples      3664420                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.decode.idleCycles     16665277                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles     54900783                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles     10422594                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles      1990311                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles       469154                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved      4366072                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred       147889                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts     79964370                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts       675577                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.fetch.icacheStallCycles     17311620                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores12.core.fetch.insts     44196796                       # Number of instructions fetch has processed (Count)
board.processor.cores12.core.fetch.branches      9647743                       # Number of branches that fetch encountered (Count)
board.processor.cores12.core.fetch.predictedBranches      6054687                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles     64175661                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles      1230110                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.tlbCycles      1386186                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores12.core.fetch.miscStallCycles        75109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles       791951                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.pendingQuiesceStallCycles         3048                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores12.core.fetch.icacheWaitRetryStallCycles        89489                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores12.core.fetch.cacheLines      6439145                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes       189976                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.tlbSquashes         6609                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples     84448119                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     1.020580                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     2.455656                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0     69944668     82.83%     82.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1      1028141      1.22%     84.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2       922234      1.09%     85.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3      1108169      1.31%     86.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4      1068993      1.27%     87.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5      1456157      1.72%     89.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6      1014175      1.20%     90.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7       897559      1.06%     91.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8      7008023      8.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total     84448119                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.branchRate     0.078816                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetch.rate      0.361058                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles       469154                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles     15773157                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles      6902336                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts     76545673                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts        44638                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts      9981948                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts      6060934                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts       185387                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents        91451                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents      6754656                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents        41682                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect       137411                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect       321956                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts       459367                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit     71767414                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount     71476092                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst     50456890                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst     85162863                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.583912                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.592475                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.lsq0.forwLoads      1321913                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads      1971585                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses         9588                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation        41682                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores      1261326                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads         8790                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache         7809                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples      7976875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    16.881375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    79.971674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9      7564210     94.83%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19        47322      0.59%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29        23374      0.29%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39         5435      0.07%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49         3451      0.04%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59         6355      0.08%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69         3325      0.04%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::70-79         1757      0.02%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89         2067      0.03%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99         4676      0.06%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::100-109         2769      0.03%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119         2431      0.03%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129         3295      0.04%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::130-139         4032      0.05%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149         8418      0.11%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159         3666      0.05%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::160-169         3017      0.04%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179         2902      0.04%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189         5610      0.07%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::190-199         5015      0.06%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209         5307      0.07%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219         6481      0.08%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229        18795      0.24%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239        21787      0.27%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249        17233      0.22%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259        14759      0.19%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269        12922      0.16%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279        11351      0.14%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::280-289        10770      0.14%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::290-299         9436      0.12%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows       144907      1.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value         6503                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total      7976875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses      9444733                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses      5580029                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses       127110                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses        54751                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses      6561224                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses        88344                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.numTransitions          140                       # Number of power state transitions (Count)
board.processor.cores12.core.power_state.ticksClkGated::samples           71                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::mean 544011102.028169                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::stdev 403910869.798081                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::min_value      3748249                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::max_value    994853817                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::total           71                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON  40762198637                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::CLK_GATED  38624788244                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles       469154                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles     17591678                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles     29829670                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles      9765583                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles     11371388                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles     15420646                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts     78386244                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.ROBFullEvents       258724                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores12.core.rename.IQFullEvents      3024869                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents      1908517                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents     10201955                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.fullRegistersEvents           28                       # Number of times there has been no free registers (Count)
board.processor.cores12.core.rename.renamedOperands     88258190                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups    195033402                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups    118955540                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups      5201853                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps     72023286                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps     16234904                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing       109396                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing       109250                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts      9876610                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads      154911012                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes     154729367                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts     32649333                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps     62788115                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles      172785730                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded     184502778                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded       488078                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued    178222858                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued       205890                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined     24225643                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined     30704978                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved       100867                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples    129863487                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     1.372386                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     2.111506                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0     79513133     61.23%     61.23% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1      8545647      6.58%     67.81% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2      9862396      7.59%     75.40% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3      8628584      6.64%     82.05% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4      8261571      6.36%     88.41% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5      5611670      4.32%     92.73% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6      4844357      3.73%     96.46% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7      2873141      2.21%     98.67% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8      1722988      1.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total    129863487                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu      1738763     61.97%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt           10      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%     61.97% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd         7000      0.25%     62.22% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%     62.22% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu        70156      2.50%     64.72% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            1      0.00%     64.72% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt        10543      0.38%     65.10% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc         9341      0.33%     65.43% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%     65.43% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%     65.43% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift        10794      0.38%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            3      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            1      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%     65.81% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead       512758     18.27%     84.09% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite       310098     11.05%     95.14% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead       109972      3.92%     99.06% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite        26352      0.94%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass       686593      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu    135471574     76.01%     76.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult      3080917      1.73%     78.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv       327547      0.18%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd        51254      0.03%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt         2802      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd       453750      0.25%     78.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu      2127492      1.19%     79.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp          326      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt       894921      0.50%     80.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc       761591      0.43%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift       182013      0.10%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd          137      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt         2766      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            7      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult           58      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead     21614181     12.13%     92.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite      9942534      5.58%     98.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead      2218517      1.24%     99.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite       403878      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total    178222858                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       1.031467                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy           2805792                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.015743                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads    473558377                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites    199996549                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses    168318178                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads     15762508                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites      9260282                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses      7626683                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses    172346647                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses      7995410                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numInsts       176650957                       # Number of executed instructions (Count)
board.processor.cores13.core.numLoadInsts     23068171                       # Number of load instructions executed (Count)
board.processor.cores13.core.numSquashedInsts       912626                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores13.core.numRefs         33222183                       # Number of memory reference insts executed (Count)
board.processor.cores13.core.numBranches     15771924                       # Number of branches executed (Count)
board.processor.cores13.core.numStoreInsts     10154012                       # Number of stores executed (Count)
board.processor.cores13.core.numRate         1.022370                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.timesIdled        221003                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles      42922243                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles     63789277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.committedInsts     86458535                       # Number of Instructions Simulated (Count)
board.processor.cores13.core.committedOps    160765297                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.cpi             1.998481                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores13.core.totalCpi        1.998481                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores13.core.ipc             0.500380                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores13.core.totalIpc        0.500380                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores13.core.intRegfileReads    272614844                       # Number of integer regfile reads (Count)
board.processor.cores13.core.intRegfileWrites    146111884                       # Number of integer regfile writes (Count)
board.processor.cores13.core.fpRegfileReads     11620642                       # Number of floating regfile reads (Count)
board.processor.cores13.core.fpRegfileWrites      6777862                       # Number of floating regfile writes (Count)
board.processor.cores13.core.ccRegfileReads     89201645                       # number of cc regfile reads (Count)
board.processor.cores13.core.ccRegfileWrites     69298874                       # number of cc regfile writes (Count)
board.processor.cores13.core.miscRegfileReads     64203007                       # number of misc regfile reads (Count)
board.processor.cores13.core.miscRegfileWrites        83164                       # number of misc regfile writes (Count)
board.processor.cores13.core.MemDepUnit__0.insertedLoads     24098458                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores     10888988                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads      2329066                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores      1922818                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups     18901956                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted     13157748                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect       718388                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups      9933447                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBHits      9344623                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.940723                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed      2020712                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect        15040                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups       320927                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits       166373                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses       154554                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted        49956                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts     24002921                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls       387211                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts       585111                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples    126380141                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     1.272077                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     2.397772                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0     86281126     68.27%     68.27% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1      8533621      6.75%     75.02% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2      7691605      6.09%     81.11% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3      5973128      4.73%     85.84% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4      3566017      2.82%     88.66% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5      1939186      1.53%     90.19% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6      1059874      0.84%     91.03% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7      2074832      1.64%     92.67% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8      9260752      7.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total    126380141                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.instsCommitted     86458535                       # Number of instructions committed (Count)
board.processor.cores13.core.commit.opsCommitted    160765297                       # Number of ops (including micro ops) committed (Count)
board.processor.cores13.core.commit.memRefs     29885736                       # Number of memory references committed (Count)
board.processor.cores13.core.commit.loads     20751469                       # Number of loads committed (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars       208612                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.branches     14484493                       # Number of branches committed (Count)
board.processor.cores13.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores13.core.commit.floating      6888796                       # Number of committed floating point instructions. (Count)
board.processor.cores13.core.commit.integer    154974952                       # Number of committed integer instructions. (Count)
board.processor.cores13.core.commit.functionCalls      1643307                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass       416406      0.26%      0.26% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu    122991048     76.50%     76.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult      3075005      1.91%     78.68% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv       303769      0.19%     78.86% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd        37395      0.02%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt         1984      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd       407164      0.25%     79.14% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.14% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu      2013792      1.25%     80.39% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp          270      0.00%     80.39% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt       779866      0.49%     80.88% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc       715599      0.45%     81.32% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     81.32% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.32% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift       134738      0.08%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd          119      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt         2353      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            6      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead     18869314     11.74%     93.15% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite      8860226      5.51%     98.66% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead      1882155      1.17%     99.83% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite       274041      0.17%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total    160765297                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples      9260752                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.decode.idleCycles     24568348                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles     76358375                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles     21511483                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles      6789938                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles       635343                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved      8974686                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred       212971                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts    190229691                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts       970747                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.fetch.icacheStallCycles     26168558                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores13.core.fetch.insts    105288154                       # Number of instructions fetch has processed (Count)
board.processor.cores13.core.fetch.branches     18901956                       # Number of branches that fetch encountered (Count)
board.processor.cores13.core.fetch.predictedBranches     11531708                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles    100157812                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles      1691256                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.tlbCycles      1507183                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores13.core.fetch.miscStallCycles        69141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles       783023                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.pendingQuiesceStallCycles         3424                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles       328718                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines     13093335                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes       280177                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.tlbSquashes         6556                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples    129863487                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     1.530981                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     2.886661                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0     96892697     74.61%     74.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1      2194210      1.69%     76.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2      1864690      1.44%     77.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3      2186839      1.68%     79.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4      3102527      2.39%     81.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5      2807924      2.16%     83.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6      2345200      1.81%     85.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7      1941762      1.50%     87.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8     16527638     12.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total    129863487                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.branchRate     0.109395                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetch.rate      0.609357                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles       635343                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles     23034258                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles      9128622                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts    184990856                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts        75062                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts     24098458                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts     10888988                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts       223856                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents       205527                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents      8814760                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents        41304                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect       206015                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect       440571                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts       646586                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit    176285632                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount    175944861                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst    134332084                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst    235516967                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      1.018284                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.570371                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.lsq0.forwLoads      2312620                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads      3347009                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses        10871                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation        41304                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores      1754721                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads         6161                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache        25498                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples     20701730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    11.840945                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    56.884681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9     19167596     92.59%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19       501153      2.42%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29       220220      1.06%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39        85585      0.41%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49        55245      0.27%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59        34005      0.16%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69        21079      0.10%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::70-79         7810      0.04%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89         5109      0.02%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99         5332      0.03%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::100-109         6081      0.03%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::110-119         8499      0.04%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129        11999      0.06%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::130-139        37787      0.18%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149        86641      0.42%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159        25749      0.12%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::160-169         9785      0.05%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179         9437      0.05%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189        22201      0.11%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::190-199        16876      0.08%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209        11321      0.05%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219        12730      0.06%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229        38839      0.19%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239        44786      0.22%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249        26806      0.13%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::250-259        20134      0.10%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269        15250      0.07%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::270-279        12655      0.06%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289        11542      0.06%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::290-299        10222      0.05%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::overflows       159256      0.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value         5172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total     20701730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses     23591358                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses     10249838                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses       568661                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses        92500                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses     13213283                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses        88029                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.numTransitions          113                       # Number of power state transitions (Count)
board.processor.cores13.core.power_state.ticksClkGated::samples           57                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::mean 381663154.245614                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::stdev 427383463.933031                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::min_value       910423                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::max_value    995605065                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::total           57                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON  57543187843                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::CLK_GATED  21754799792                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles       635343                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles     26887022                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles     42975508                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles      7998525                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles     25747324                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles     25619765                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts    188016567                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents       568658                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents      8299874                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents      2589232                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents     13175831                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.fullRegistersEvents           70                       # Number of times there has been no free registers (Count)
board.processor.cores13.core.rename.renamedOperands    236592160                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups    473085143                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups    292622760                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups     12484559                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps    206328970                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps     30263325                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing       110097                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing       110195                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts     28533286                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads      301757191                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes     373031141                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts     86458535                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps    160765297                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles      135175372                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded     106935435                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded       361712                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued    102746824                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued       149103                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined     16273435                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined     19593667                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved        67665                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples    102599739                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     1.001434                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     1.896239                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0     73256831     71.40%     71.40% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1      5199540      5.07%     76.47% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2      5794163      5.65%     82.12% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3      5028373      4.90%     87.02% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4      4646999      4.53%     91.55% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5      3300543      3.22%     94.76% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6      2737308      2.67%     97.43% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7      1728576      1.68%     99.12% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8       907406      0.88%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total    102599739                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu       999250     60.63%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            4      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%     60.63% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd         4269      0.26%     60.89% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%     60.89% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu        41825      2.54%     63.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0      0.00%     63.43% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt         3940      0.24%     63.67% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc         6329      0.38%     64.05% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%     64.05% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%     64.05% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift         1780      0.11%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%     64.16% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead       290008     17.60%     81.76% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite       201046     12.20%     93.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead        78713      4.78%     98.73% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite        20899      1.27%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass       294528      0.29%      0.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu     78202781     76.11%     76.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult      1641237      1.60%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv        67595      0.07%     78.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd        13926      0.01%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt         1610      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd        43664      0.04%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu      1020768      0.99%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp          242      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt        57606      0.06%     79.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc       298221      0.29%     79.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift        41006      0.04%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            4      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt         3874      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead     12850898     12.51%     92.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite      7070839      6.88%     98.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead       833220      0.81%     99.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite       304805      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total    102746824                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.760100                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy           1648063                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.016040                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads    303235647                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites    119867580                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses     98069679                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads      6654906                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites      3742860                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses      3199035                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses    100695129                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses      3405230                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numInsts       101820897                       # Number of executed instructions (Count)
board.processor.cores14.core.numLoadInsts     13379161                       # Number of load instructions executed (Count)
board.processor.cores14.core.numSquashedInsts       707237                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores14.core.numRefs         20597805                       # Number of memory reference insts executed (Count)
board.processor.cores14.core.numBranches      9468965                       # Number of branches executed (Count)
board.processor.cores14.core.numStoreInsts      7218644                       # Number of stores executed (Count)
board.processor.cores14.core.numRate         0.753250                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.timesIdled        152066                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles      32575633                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles    102087635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.committedInsts     49329991                       # Number of Instructions Simulated (Count)
board.processor.cores14.core.committedOps     91023712                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.cpi             2.740227                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores14.core.totalCpi        2.740227                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores14.core.ipc             0.364933                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores14.core.totalIpc        0.364933                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores14.core.intRegfileReads    155789784                       # Number of integer regfile reads (Count)
board.processor.cores14.core.intRegfileWrites     83055528                       # Number of integer regfile writes (Count)
board.processor.cores14.core.fpRegfileReads      4748825                       # Number of floating regfile reads (Count)
board.processor.cores14.core.fpRegfileWrites      2865867                       # Number of floating regfile writes (Count)
board.processor.cores14.core.ccRegfileReads     43322550                       # number of cc regfile reads (Count)
board.processor.cores14.core.ccRegfileWrites     36769733                       # number of cc regfile writes (Count)
board.processor.cores14.core.miscRegfileReads     39277616                       # number of misc regfile reads (Count)
board.processor.cores14.core.miscRegfileWrites        57492                       # number of misc regfile writes (Count)
board.processor.cores14.core.MemDepUnit__0.insertedLoads     14184756                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores      7855882                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads      1787584                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores      1544310                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups     11634641                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted      7320589                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect       500137                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups      6123641                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBHits      5732234                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.936083                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed      1491851                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect         8307                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups       232224                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits       112761                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses       119463                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted        36391                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts     16025185                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls       294047                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts       431467                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples    100182640                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.908578                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     2.092949                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0     77068587     76.93%     76.93% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1      5198469      5.19%     82.12% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2      4198446      4.19%     86.31% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3      3844110      3.84%     90.14% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4      1759642      1.76%     91.90% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5      1120796      1.12%     93.02% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6       782532      0.78%     93.80% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7      1122183      1.12%     94.92% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8      5087875      5.08%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total    100182640                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.instsCommitted     49329991                       # Number of instructions committed (Count)
board.processor.cores14.core.commit.opsCommitted     91023712                       # Number of ops (including micro ops) committed (Count)
board.processor.cores14.core.commit.memRefs     18184371                       # Number of memory references committed (Count)
board.processor.cores14.core.commit.loads     11816724                       # Number of loads committed (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars       162755                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.branches      8563269                       # Number of branches committed (Count)
board.processor.cores14.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores14.core.commit.floating      2903542                       # Number of committed floating point instructions. (Count)
board.processor.cores14.core.commit.integer     88301027                       # Number of committed integer instructions. (Count)
board.processor.cores14.core.commit.functionCalls      1165165                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass        84312      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu     69602398     76.47%     76.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult      1638657      1.80%     78.36% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv        63040      0.07%     78.43% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd        11690      0.01%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt          624      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd        41108      0.05%     78.49% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.49% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu      1010408      1.11%     79.60% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp          222      0.00%     79.60% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt        51116      0.06%     79.65% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc       294911      0.32%     79.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     79.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift        37515      0.04%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt         3339      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead     11144882     12.24%     92.27% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite      6209046      6.82%     99.09% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead       671842      0.74%     99.83% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite       158601      0.17%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total     91023712                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples      5087875                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.decode.idleCycles     17673072                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles     67604329                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles     13229779                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles      3614980                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles       477579                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved      5471926                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred       140714                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts    111124949                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts       628135                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.fetch.icacheStallCycles     18874814                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores14.core.fetch.insts     62299792                       # Number of instructions fetch has processed (Count)
board.processor.cores14.core.fetch.branches     11634641                       # Number of branches that fetch encountered (Count)
board.processor.cores14.core.fetch.predictedBranches      7336846                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles     80880554                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles      1232662                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.tlbCycles      1383706                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores14.core.fetch.miscStallCycles        72861                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles       665726                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.pendingQuiesceStallCycles         2149                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles       103598                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines      8658417                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes       193346                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.tlbSquashes         5404                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples    102599739                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     1.140951                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     2.577293                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0     83003618     80.90%     80.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1      1384836      1.35%     82.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2      1299948      1.27%     83.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3      1453648      1.42%     84.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4      1488792      1.45%     86.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5      1557669      1.52%     87.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6      1545452      1.51%     89.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7      1226799      1.20%     90.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8      9638977      9.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total    102599739                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.branchRate     0.086071                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetch.rate      0.460881                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles       477579                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles     20210100                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles      8957459                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts    107297147                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts        54569                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts     14184756                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts      7855882                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts       161483                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents       117581                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents      8771746                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents        40548                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect       152279                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect       324087                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts       476366                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit    101582363                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount    101268714                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst     74493601                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst    122520406                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.749165                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.608010                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.lsq0.forwLoads      1772328                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads      2368032                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses        11043                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation        40548                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores      1488235                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads         9063                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache         8728                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples     11775814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    15.447529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    75.969144                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9     11246581     95.51%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19        53600      0.46%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29        32536      0.28%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39         7715      0.07%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49         3915      0.03%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59         7502      0.06%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69         3635      0.03%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::70-79         1652      0.01%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89         1737      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99         2971      0.03%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::100-109         2091      0.02%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119         2416      0.02%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129         3732      0.03%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139         4614      0.04%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149         8496      0.07%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159         4750      0.04%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::160-169         4388      0.04%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179         4459      0.04%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189         7086      0.06%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199         6837      0.06%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209         8073      0.07%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219        10336      0.09%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::220-229        24518      0.21%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239        26556      0.23%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249        23967      0.20%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::250-259        20821      0.18%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269        17821      0.15%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::270-279        16003      0.14%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::280-289        14405      0.12%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::290-299        13142      0.11%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::overflows       189459      1.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value         9270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total     11775814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses     13514240                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses      7293287                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses       151059                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses        68305                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses      8761905                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses        76334                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.numTransitions           96                       # Number of power state transitions (Count)
board.processor.cores14.core.power_state.ticksClkGated::samples           49                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::mean 704125924.612245                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::stdev 372363702.804921                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::min_value     11976012                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::max_value    998865135                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::total           49                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON  45013386876                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::CLK_GATED  34502170306                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles       477579                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles     18932581                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles     39996310                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles      7513649                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles     15439726                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles     20239894                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts    109534260                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents       335338                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents      4751865                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents      2121474                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents     12878628                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.fullRegistersEvents            6                       # Number of times there has been no free registers (Count)
board.processor.cores14.core.rename.renamedOperands    131777857                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups    266936509                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups    169890368                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups      4902739                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps    112291343                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps     19486514                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing        71874                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing        71880                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts     15045570                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads      201998900                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes     216525002                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts     49329991                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps     91023712                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles      123298278                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded      51590204                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded       318015                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued     48322228                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued        85692                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined     11716143                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined     15253992                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved        83105                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples     93915155                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.514531                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     1.411941                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0     78892893     84.00%     84.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1      3829883      4.08%     88.08% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2      2681358      2.86%     90.94% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3      2377264      2.53%     93.47% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4      2336317      2.49%     95.96% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5      1535888      1.64%     97.59% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6      1205692      1.28%     98.88% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7       707903      0.75%     99.63% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8       347957      0.37%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total     93915155                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu       397638     50.87%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            2      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            1      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%     50.87% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu         1051      0.13%     51.01% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0      0.00%     51.01% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt          388      0.05%     51.06% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc          892      0.11%     51.17% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%     51.17% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%     51.17% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift          349      0.04%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead       192636     24.65%     75.86% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite       158197     20.24%     96.10% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead        22298      2.85%     98.96% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite         8157      1.04%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass       120772      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu     36050321     74.60%     74.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult        42745      0.09%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv        18038      0.04%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd         2823      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt         1527      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd         6156      0.01%     75.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu       154066      0.32%     75.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp           32      0.00%     75.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt        15057      0.03%     75.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc       129097      0.27%     75.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift        19303      0.04%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            2      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt         2461      0.01%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead      6536004     13.53%     89.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite      4987042     10.32%     99.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead       140730      0.29%     99.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite        96052      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total     48322228                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.391913                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy            781609                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.016175                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads    189565479                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites     62526959                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses     46541857                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads      1861433                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites      1137368                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses       893665                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses     48035822                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses       947243                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numInsts        47728824                       # Number of executed instructions (Count)
board.processor.cores15.core.numLoadInsts      6469035                       # Number of load instructions executed (Count)
board.processor.cores15.core.numSquashedInsts       464615                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores15.core.numRefs         11457629                       # Number of memory reference insts executed (Count)
board.processor.cores15.core.numBranches      5528885                       # Number of branches executed (Count)
board.processor.cores15.core.numStoreInsts      4988594                       # Number of stores executed (Count)
board.processor.cores15.core.numRate         0.387100                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.timesIdled        137953                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles      29383123                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles    113760582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.committedInsts     19409434                       # Number of Instructions Simulated (Count)
board.processor.cores15.core.committedOps     40192076                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.cpi             6.352492                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores15.core.totalCpi        6.352492                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores15.core.ipc             0.157419                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores15.core.totalIpc        0.157419                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores15.core.intRegfileReads     71351465                       # Number of integer regfile reads (Count)
board.processor.cores15.core.intRegfileWrites     35919985                       # Number of integer regfile writes (Count)
board.processor.cores15.core.fpRegfileReads      1563576                       # Number of floating regfile reads (Count)
board.processor.cores15.core.fpRegfileWrites       792325                       # Number of floating regfile writes (Count)
board.processor.cores15.core.ccRegfileReads     22038964                       # number of cc regfile reads (Count)
board.processor.cores15.core.ccRegfileWrites     11372176                       # number of cc regfile writes (Count)
board.processor.cores15.core.miscRegfileReads     21775290                       # number of misc regfile reads (Count)
board.processor.cores15.core.miscRegfileWrites        52445                       # number of misc regfile writes (Count)
board.processor.cores15.core.MemDepUnit__0.insertedLoads      7125648                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores      5495872                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads      1396607                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores      1236956                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups      7322147                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted      4484194                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect       359801                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups      4404582                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBHits      4115467                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.934360                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed       932501                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect        15728                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups        83417                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits        47382                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses        36035                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted        14440                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts     11623540                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls       234910                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts       253902                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples     92259156                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.435643                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     1.507473                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0     81665535     88.52%     88.52% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1      3054398      3.31%     91.83% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2      1256822      1.36%     93.19% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3      1804363      1.96%     95.15% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4       875885      0.95%     96.10% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5       695156      0.75%     96.85% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6       384667      0.42%     97.27% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7       255017      0.28%     97.54% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8      2267313      2.46%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total     92259156                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.instsCommitted     19409434                       # Number of instructions committed (Count)
board.processor.cores15.core.commit.opsCommitted     40192076                       # Number of ops (including micro ops) committed (Count)
board.processor.cores15.core.commit.memRefs      9840730                       # Number of memory references committed (Count)
board.processor.cores15.core.commit.loads      5476685                       # Number of loads committed (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars       123145                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.branches      4906373                       # Number of branches committed (Count)
board.processor.cores15.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores15.core.commit.floating       752076                       # Number of committed floating point instructions. (Count)
board.processor.cores15.core.commit.integer     38786731                       # Number of committed integer instructions. (Count)
board.processor.cores15.core.commit.functionCalls       670064                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass        36461      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu     29944125     74.50%     74.59% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult        40833      0.10%     74.69% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv        16831      0.04%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd         1530      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt          736      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     74.74% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd         4632      0.01%     74.75% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.75% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu       148654      0.37%     75.12% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp           24      0.00%     75.12% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt        11152      0.03%     75.15% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc       127167      0.32%     75.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift        17074      0.04%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt         2126      0.01%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.52% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead      5412339     13.47%     88.98% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite      4332878     10.78%     99.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead        64346      0.16%     99.92% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite        31167      0.08%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total     40192076                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples      2267313                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.decode.idleCycles     13043051                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles     71974593                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles      7445196                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles      1160799                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles       291516                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved      3772383                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred       125877                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts     54508897                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts       532148                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.fetch.icacheStallCycles     14960457                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores15.core.fetch.insts     29161354                       # Number of instructions fetch has processed (Count)
board.processor.cores15.core.fetch.branches      7322147                       # Number of branches that fetch encountered (Count)
board.processor.cores15.core.fetch.predictedBranches      5095350                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles     77499170                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles       830608                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.tlbCycles       657866                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores15.core.fetch.miscStallCycles        60364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles       248609                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.pendingQuiesceStallCycles         1671                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores15.core.fetch.icacheWaitRetryStallCycles        71714                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores15.core.fetch.cacheLines      4851205                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes       148354                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.tlbSquashes         2368                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples     93915155                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     0.635142                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     1.981167                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0     83730573     89.16%     89.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1       658893      0.70%     89.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2       599635      0.64%     90.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3       821642      0.87%     91.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4       973281      1.04%     92.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5      1115873      1.19%     93.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6       814475      0.87%     94.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7       639189      0.68%     95.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8      4561594      4.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total     93915155                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.branchRate     0.059386                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetch.rate      0.236511                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles       291516                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles     17596714                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles     15096372                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts     51908219                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts        24450                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts      7125648                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts      5495872                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts       139716                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents        75375                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents     14970678                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents        41812                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect       111294                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect       166786                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts       278080                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit     47575443                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount     47435522                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst     31021596                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst     50663004                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.384722                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.612313                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.lsq0.forwLoads      1077645                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads      1648963                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses         7008                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation        41812                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores      1131827                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads        12689                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache         6891                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples      5449493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    20.931767                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    90.361447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9      5118270     93.92%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19        25959      0.48%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29        14840      0.27%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39         3626      0.07%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49         1880      0.03%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59         4670      0.09%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69         2236      0.04%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::70-79          831      0.02%     94.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89          873      0.02%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99          863      0.02%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::100-109          667      0.01%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119          818      0.02%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129         1160      0.02%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::130-139         1459      0.03%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149         5356      0.10%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159         2915      0.05%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::160-169         2139      0.04%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179         2069      0.04%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189         4993      0.09%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::190-199         4054      0.07%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209         3982      0.07%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219         4993      0.09%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::220-229        18633      0.34%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239        24704      0.45%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249        17142      0.31%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::250-259        14296      0.26%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269        11531      0.21%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::270-279        10524      0.19%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::280-289         9650      0.18%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::290-299         8736      0.16%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::overflows       125624      2.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value         5408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total      5449493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses      6547042                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses      5022021                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses        99109                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses        30006                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses      4883663                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses        21053                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.numTransitions           94                       # Number of power state transitions (Count)
board.processor.cores15.core.power_state.ticksClkGated::samples           48                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::mean 799644985.312500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::stdev 326129303.020076                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::min_value      5375287                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::max_value    998893773                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::total           48                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON  41058313579                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::CLK_GATED  38382959295                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles       291516                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles     13625780                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles     37623714                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles      9711467                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles      7926279                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles     24736399                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts     53343179                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents       435132                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents      1405491                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents      2118822                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents     21149709                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
board.processor.cores15.core.rename.renamedOperands     54649960                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups    134818858                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups     82002531                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups      1636543                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps     40966417                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps     13683543                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing        79004                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing        79052                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts      5976717                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads      141744268                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes     105293158                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts     19409434                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps     40192076                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores4.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores5.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores6.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores7.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::OFF  81026466426                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles       131553881                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded       84139197                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded       306360                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued      80015944                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued       158752                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined     16300227                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined     18921279                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved        60852                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples     92010503                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.869639                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     1.807192                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0     68983541     74.97%     74.97% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1      4634157      5.04%     80.01% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2      4292514      4.67%     84.68% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3      3731509      4.06%     88.73% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4      3489595      3.79%     92.52% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5      2489503      2.71%     95.23% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6      2252178      2.45%     97.68% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7      1416779      1.54%     99.22% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8       720727      0.78%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total     92010503                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu       898588     61.17%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            8      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%     61.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd         6559      0.45%     61.61% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%     61.61% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu        48389      3.29%     64.91% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%     64.91% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt         5613      0.38%     65.29% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc         7088      0.48%     65.77% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%     65.77% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%     65.77% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift         2264      0.15%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%     65.93% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead       242653     16.52%     82.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite       172764     11.76%     94.21% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead        59553      4.05%     98.26% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite        25571      1.74%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass       314409      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu     60689172     75.85%     76.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult       463950      0.58%     76.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv        36742      0.05%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd         9425      0.01%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt         1887      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd        44474      0.06%     76.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu       701115      0.88%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp          334      0.00%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt        60301      0.08%     77.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc       337558      0.42%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift        57121      0.07%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            5      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt         4875      0.01%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead     10380292     12.97%     91.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite      6083225      7.60%     98.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead       484971      0.61%     99.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite       346088      0.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total     80015944                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.608237                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy            1469050                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.018359                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads    247633092                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites     97259606                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses     75637247                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads      6037101                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites      3517341                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses      2886879                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses     78075066                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses      3095519                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numInsts         79093206                       # Number of executed instructions (Count)
board.processor.cores8.core.numLoadInsts     10564492                       # Number of load instructions executed (Count)
board.processor.cores8.core.numSquashedInsts       725244                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores8.core.numRefs          16839918                       # Number of memory reference insts executed (Count)
board.processor.cores8.core.numBranches       8345750                       # Number of branches executed (Count)
board.processor.cores8.core.numStoreInsts      6275426                       # Number of stores executed (Count)
board.processor.cores8.core.numRate          0.601223                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.timesIdled         182213                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles       39543378                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles    107140183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.committedInsts     35418010                       # Number of Instructions Simulated (Count)
board.processor.cores8.core.committedOps     68145330                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.cpi              3.714322                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores8.core.totalCpi         3.714322                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores8.core.ipc              0.269228                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores8.core.totalIpc         0.269228                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores8.core.intRegfileReads    117452761                       # Number of integer regfile reads (Count)
board.processor.cores8.core.intRegfileWrites     61558285                       # Number of integer regfile writes (Count)
board.processor.cores8.core.fpRegfileReads      4896575                       # Number of floating regfile reads (Count)
board.processor.cores8.core.fpRegfileWrites      2533901                       # Number of floating regfile writes (Count)
board.processor.cores8.core.ccRegfileReads     35959216                       # number of cc regfile reads (Count)
board.processor.cores8.core.ccRegfileWrites     23361309                       # number of cc regfile writes (Count)
board.processor.cores8.core.miscRegfileReads     33366424                       # number of misc regfile reads (Count)
board.processor.cores8.core.miscRegfileWrites        52317                       # number of misc regfile writes (Count)
board.processor.cores8.core.MemDepUnit__0.insertedLoads     11369099                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores      6909765                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads      1485132                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores      1339121                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups     10431936                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted      6598281                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect       506231                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups      5356542                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBHits      4975776                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.928916                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed      1290572                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect         9603                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups       253675                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits       120671                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses       133004                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted        41988                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts     16034052                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls       245508                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts       450676                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples     89598879                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.760560                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     1.952988                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0     72333295     80.73%     80.73% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1      4238617      4.73%     85.46% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2      2564937      2.86%     88.32% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3      3028030      3.38%     91.70% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4      1369316      1.53%     93.23% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5       813099      0.91%     94.14% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6       712481      0.80%     94.93% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7       437728      0.49%     95.42% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8      4101376      4.58%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total     89598879                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.instsCommitted     35418010                       # Number of instructions committed (Count)
board.processor.cores8.core.commit.opsCommitted     68145330                       # Number of ops (including micro ops) committed (Count)
board.processor.cores8.core.commit.memRefs     14342489                       # Number of memory references committed (Count)
board.processor.cores8.core.commit.loads      8972156                       # Number of loads committed (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars       132382                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.branches      7435683                       # Number of branches committed (Count)
board.processor.cores8.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores8.core.commit.floating      2534903                       # Number of committed floating point instructions. (Count)
board.processor.cores8.core.commit.integer     65518789                       # Number of committed integer instructions. (Count)
board.processor.cores8.core.commit.functionCalls       976568                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass        74591      0.11%      0.11% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu     52053426     76.39%     76.50% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult       461899      0.68%     77.17% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv        33685      0.05%     77.22% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd         7204      0.01%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt          784      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd        40438      0.06%     77.29% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.29% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu       690423      1.01%     78.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp          288      0.00%     78.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt        50920      0.07%     78.38% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc       333112      0.49%     78.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift        51816      0.08%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            2      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt         4253      0.01%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.95% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead      8673484     12.73%     91.68% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite      5197118      7.63%     99.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead       298672      0.44%     99.75% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite       173215      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total     68145330                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples      4101376                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.decode.idleCycles     17594894                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles     60271036                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles     11588255                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles      2064985                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles       491333                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved      4740253                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred       134644                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts     88380068                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts       622404                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.fetch.icacheStallCycles     18551588                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores8.core.fetch.insts      48233835                       # Number of instructions fetch has processed (Count)
board.processor.cores8.core.fetch.branches     10431936                       # Number of branches that fetch encountered (Count)
board.processor.cores8.core.fetch.predictedBranches      6387019                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles     70542791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles      1247996                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.tlbCycles      1445051                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores8.core.fetch.miscStallCycles        71658                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles       702740                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.pendingQuiesceStallCycles         2545                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores8.core.fetch.icacheWaitRetryStallCycles        70132                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores8.core.fetch.cacheLines      7269272                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes       199544                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.tlbSquashes         6425                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples     92010503                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     1.021746                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     2.464490                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0     76332636     82.96%     82.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1      1082144      1.18%     84.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2       968503      1.05%     85.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3      1198346      1.30%     86.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4      1155088      1.26%     87.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5      1312632      1.43%     89.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6      1241267      1.35%     90.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7       993065      1.08%     91.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8      7726822      8.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total     92010503                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.branchRate     0.079298                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetch.rate       0.366647                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles       491333                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles     17915861                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles      8267295                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts     84445557                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts        46125                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts     11369099                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts      6909765                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts       139806                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents        98426                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents      8112890                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents        31849                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect       153601                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect       343618                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts       497219                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit     78854021                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount     78524126                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst     55452501                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst     91829891                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.596897                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.603861                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.lsq0.forwLoads      1512842                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads      2396943                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses        12354                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation        31849                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores      1539432                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads        10230                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache         7193                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples      8932185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    17.774215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    83.172747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9      8464377     94.76%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19        47121      0.53%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29        22321      0.25%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39         5227      0.06%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49         3507      0.04%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59         7052      0.08%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69         3836      0.04%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79         2061      0.02%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89         2147      0.02%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99         3951      0.04%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109         2425      0.03%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119         2219      0.02%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129         3015      0.03%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139         3465      0.04%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149         7945      0.09%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159         3643      0.04%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169         3497      0.04%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179         3616      0.04%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189         6529      0.07%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::190-199         5552      0.06%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209         6622      0.07%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219         8544      0.10%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::220-229        22572      0.25%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239        25506      0.29%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249        21863      0.24%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259        19258      0.22%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269        16029      0.18%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279        14035      0.16%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::280-289        12979      0.15%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299        11775      0.13%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows       169496      1.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value         4828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total      8932185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses     10692792                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses      6341717                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses       139201                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses        58892                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses      7382138                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses        81272                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.numTransitions          120                       # Number of power state transitions (Count)
board.processor.cores8.core.power_state.ticksClkGated::samples           61                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::mean 585379133.655738                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::stdev 420573076.160585                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::min_value        26641                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::max_value    992525814                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::total           61                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON  43807430029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::CLK_GATED  35708127153                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles       491333                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles     18522279                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles     35521668                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles      6927365                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles     12598747                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles     17949111                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts     86745432                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents       349320                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents      3220992                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents      2629230                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents     11993222                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.fullRegistersEvents           23                       # Number of times there has been no free registers (Count)
board.processor.cores8.core.rename.renamedOperands     96254118                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups    214985373                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups    131421084                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups      5070357                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps     76892201                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps     19361917                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing        66912                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing        66894                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts      9944398                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads       169521825                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes      170781126                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts     35418010                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps     68145330                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles       129214994                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded      118275706                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded       329458                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued     114831306                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued       117765                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined     13202354                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined     16101171                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved        61028                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples     94216032                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     1.218809                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     2.016993                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0     61883830     65.68%     65.68% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1      4912902      5.21%     70.90% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2      6373107      6.76%     77.66% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3      5778090      6.13%     83.79% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4      5779143      6.13%     89.93% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5      3821111      4.06%     93.98% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6      3006617      3.19%     97.18% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7      1713765      1.82%     98.99% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8       947467      1.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total     94216032                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu       959472     60.70%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            2      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%     60.70% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd         4627      0.29%     60.99% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%     60.99% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu        48041      3.04%     64.03% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0      0.00%     64.03% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt         4240      0.27%     64.30% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc         6428      0.41%     64.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%     64.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%     64.71% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift         1373      0.09%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead       268602     16.99%     81.79% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite       170093     10.76%     92.55% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead        96541      6.11%     98.66% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite        21227      1.34%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass       265936      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu     87530963     76.23%     76.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult      2869245      2.50%     78.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv        90266      0.08%     79.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd        17078      0.01%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt          989      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd        45229      0.04%     79.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu      1508353      1.31%     80.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp          178      0.00%     80.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt        55151      0.05%     80.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc       373374      0.33%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift        36558      0.03%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            2      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt         3062      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead     13452776     11.72%     92.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite      7045861      6.14%     98.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead      1237879      1.08%     99.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite       298406      0.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total    114831306                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.888684                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy            1580646                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.013765                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads    316820206                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites    127131589                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses    109389425                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads      8756849                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites      4707087                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses      4239895                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses    111676807                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses      4469209                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numInsts        114097069                       # Number of executed instructions (Count)
board.processor.cores9.core.numLoadInsts     14451622                       # Number of load instructions executed (Count)
board.processor.cores9.core.numSquashedInsts       563483                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores9.core.numRefs          21671586                       # Number of memory reference insts executed (Count)
board.processor.cores9.core.numBranches       9277991                       # Number of branches executed (Count)
board.processor.cores9.core.numStoreInsts      7219964                       # Number of stores executed (Count)
board.processor.cores9.core.numRate          0.883002                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.timesIdled         160483                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles       34998962                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles    107543971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.committedInsts     59001635                       # Number of Instructions Simulated (Count)
board.processor.cores9.core.committedOps    105402810                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.cpi              2.190024                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores9.core.totalCpi         2.190024                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores9.core.ipc              0.456616                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores9.core.totalIpc         0.456616                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores9.core.intRegfileReads    176984077                       # Number of integer regfile reads (Count)
board.processor.cores9.core.intRegfileWrites     95798820                       # Number of integer regfile writes (Count)
board.processor.cores9.core.fpRegfileReads      6038540                       # Number of floating regfile reads (Count)
board.processor.cores9.core.fpRegfileWrites      3895434                       # Number of floating regfile writes (Count)
board.processor.cores9.core.ccRegfileReads     46495137                       # number of cc regfile reads (Count)
board.processor.cores9.core.ccRegfileWrites     47901488                       # number of cc regfile writes (Count)
board.processor.cores9.core.miscRegfileReads     39997949                       # number of misc regfile reads (Count)
board.processor.cores9.core.miscRegfileWrites        54892                       # number of misc regfile writes (Count)
board.processor.cores9.core.MemDepUnit__0.insertedLoads     15114597                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores      7772888                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads      1749139                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores      1613768                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups     11080122                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted      7120678                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect       431122                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups      6246229                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBHits      5897214                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.944124                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed      1337580                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect         9799                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups       190132                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits        94637                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses        95495                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted        28280                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts     12970919                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls       268430                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts       371937                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples     92250943                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     1.142566                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     2.254074                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0     64968163     70.43%     70.43% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1      5664863      6.14%     76.57% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2      5730933      6.21%     82.78% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3      4340792      4.71%     87.48% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4      2480014      2.69%     90.17% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5      1341165      1.45%     91.63% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6       730568      0.79%     92.42% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7      1711144      1.85%     94.27% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8      5283301      5.73%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total     92250943                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.instsCommitted     59001635                       # Number of instructions committed (Count)
board.processor.cores9.core.commit.opsCommitted    105402810                       # Number of ops (including micro ops) committed (Count)
board.processor.cores9.core.commit.memRefs     19701341                       # Number of memory references committed (Count)
board.processor.cores9.core.commit.loads     13162848                       # Number of loads committed (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars       146555                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.branches      8555482                       # Number of branches committed (Count)
board.processor.cores9.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores9.core.commit.floating      4002371                       # Number of committed floating point instructions. (Count)
board.processor.cores9.core.commit.integer    102041152                       # Number of committed integer instructions. (Count)
board.processor.cores9.core.commit.functionCalls      1069459                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass        80389      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu     80648904     76.51%     76.59% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult      2865552      2.72%     79.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv        84658      0.08%     79.39% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd        15817      0.02%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt          496      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd        44118      0.04%     79.45% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu      1499483      1.42%     80.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp          174      0.00%     80.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt        52374      0.05%     80.92% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc       371212      0.35%     81.27% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     81.27% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift        35620      0.03%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt         2671      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.31% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead     12060559     11.44%     92.75% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite      6364349      6.04%     98.79% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead      1102289      1.05%     99.83% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite       174144      0.17%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total    105402810                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples      5283301                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.decode.idleCycles     17448983                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles     58189739                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles     13233795                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles      4933773                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles       409742                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved      5658270                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred       131055                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts    121755050                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts       576458                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.fetch.icacheStallCycles     18320666                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores9.core.fetch.insts      69841852                       # Number of instructions fetch has processed (Count)
board.processor.cores9.core.fetch.branches     11080122                       # Number of branches that fetch encountered (Count)
board.processor.cores9.core.fetch.predictedBranches      7329431                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles     73265567                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles      1078470                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.tlbCycles      1302528                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores9.core.fetch.miscStallCycles        69619                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles       642513                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.pendingQuiesceStallCycles         3256                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores9.core.fetch.icacheWaitRetryStallCycles        72648                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores9.core.fetch.cacheLines      8319718                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes       168239                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.tlbSquashes         4403                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples     94216032                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     1.347555                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     2.749041                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0     72999570     77.48%     77.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1      1404811      1.49%     78.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2      1305936      1.39%     80.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3      1538092      1.63%     81.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4      2113063      2.24%     84.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5      1586862      1.68%     85.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6      1491214      1.58%     87.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7      1215420      1.29%     88.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8     10561064     11.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total     94216032                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.branchRate     0.085750                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetch.rate       0.540509                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles       409742                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles     16006786                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles      6989568                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts    118605164                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts        52331                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts     15114597                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts      7772888                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts       147597                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents        94791                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents      6841085                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents        31813                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect       128985                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect       277433                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts       406418                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit    113900611                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount    113629320                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst     86857104                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst    143270762                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.879382                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.606244                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.lsq0.forwLoads      1651339                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads      1951749                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses         8987                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation        31813                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores      1234395                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads         7060                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache         7262                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples     13128513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    12.560141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    67.400182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9     12692261     96.68%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19        40566      0.31%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29        23184      0.18%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39         4671      0.04%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49         3048      0.02%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59         7842      0.06%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69         3505      0.03%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::70-79         1177      0.01%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89         1103      0.01%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99         1889      0.01%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109         1217      0.01%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119         1134      0.01%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129         1484      0.01%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::130-139         1925      0.01%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149         5803      0.04%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159         3326      0.03%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169         2924      0.02%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179         3029      0.02%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189         5973      0.05%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::190-199         5178      0.04%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209         6190      0.05%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219         7759      0.06%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::220-229        22287      0.17%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239        24463      0.19%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249        20980      0.16%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259        18073      0.14%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269        15426      0.12%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279        13558      0.10%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289        12955      0.10%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::290-299        11382      0.09%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows       164201      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value         7901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total     13128513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses     14552252                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses      7278697                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses       116614                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses        54617                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses      8419539                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses        74787                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 33458185280377                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.numTransitions          174                       # Number of power state transitions (Count)
board.processor.cores9.core.power_state.ticksClkGated::samples           88                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::mean 412108975.727273                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::stdev 373957012.655522                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::1000-5e+10           88    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::min_value      9397262                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::max_value    999002997                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::total           88                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON  43028579927                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::CLK_GATED  36265589864                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles       409742                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles     18951559                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles     31243435                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles      7707605                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles     16547529                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles     19356162                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts    120414716                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents       268550                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents      5960859                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents      2214531                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents     10432552                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
board.processor.cores9.core.rename.renamedOperands    155106612                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups    289062725                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups    188597776                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups      6174183                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps    139267123                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps     15839489                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing        71228                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing        71150                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts     19066244                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads       205214649                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes      238719987                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts     59001635                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps    105402810                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
