<html>
<head><meta charset="utf-8" /></head>
<body>
    <div>                        <script type="text/javascript">window.PlotlyConfig = {MathJaxConfig: 'local'};</script>
        <script charset="utf-8" src="https://cdn.bootcdn.net/ajax/libs/plotly.js/2.25.2/plotly.min.js"></script>                <div id="1e2119de-701e-4711-b1e0-75b01c0d679c" class="plotly-graph-div" style="height:2958px; width:100%;"></div>            <script type="text/javascript">                                    window.PLOTLYENV=window.PLOTLYENV || {};                                    if (document.getElementById("1e2119de-701e-4711-b1e0-75b01c0d679c")) {                    Plotly.newPlot(                        "1e2119de-701e-4711-b1e0-75b01c0d679c",                        [{"hovertemplate":"Title: On Improving Heap Memory Layout by Dynamic Pool Allocation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: heap_alloc\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2010],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: On Mitigating Memory Bandwidth Contention through Bandwidth-Aware Scheduling\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: mem_bandwidth_sched\u003cbr\u003eAbbr Author: xu\u003cbr\u003eAbbr Publisher: pact\u003cbr\u003eCitations: 67\u003cbr\u003e","marker":{"size":17.174925682500678},"x":[2010],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: \u63d0\u9ad8\u5806\u6570\u636e\u5c40\u90e8\u6027\u7684\u52a8\u6001\u6c60\u5206\u914d\u6280\u672f\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: heap_alloc\u003cbr\u003eAbbr Author: \u738b\u632f\u6c5f\u003cbr\u003eAbbr Publisher: \u8ba1\u7b97\u673a\u5b66\u62a5\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2011],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: On-the-fly Structure Splitting for Heap Objects\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: on_the_fly_heap_object_split\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2012],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: Providing Fairness on Shared-Memory Multiprocessors via Process Scheduling\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: fair_sched\u003cbr\u003eAbbr Author: xu\u003cbr\u003eAbbr Publisher: sigmetrics\u003cbr\u003eCitations: 23\u003cbr\u003e","marker":{"size":14.169925001442312},"x":[2012],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: Synchronization Identification through On-the-fly Test\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: identify_sync\u003cbr\u003eAbbr Author: yuan\u003cbr\u003eAbbr Publisher: europar\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2013],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: Dynamic and Adaptive Calling Context Encoding\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: calling_context_encode\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2014],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: Localization of Concurrency Bugs Using Shared Memory Access Pairs\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: locate_share_mem_bug\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: ase\u003cbr\u003eCitations: 12\u003cbr\u003e","marker":{"size":12.400879436282185},"x":[2014],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: FPS: A Fair-Progress Process Scheduling Policy on Shared-Memory Multiprocessors\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: fair_sched\u003cbr\u003eAbbr Author: wu\u003cbr\u003eAbbr Publisher: tpds\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2015],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: ReCBuLC: Reproducing Concurrency Bugs Using Local Clocks\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: reproduce_concurrency_bug\u003cbr\u003eAbbr Author: yuan\u003cbr\u003eAbbr Publisher: icse\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2015],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: Using Local Clocks to Reproduce Concurrency Bugs\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Algo\u003cbr\u003eAbbr Title: reproduce_concurrency_bug\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: tse\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2018],"y":["Algo"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: analysis\u003cbr\u003eAbbr Title: \u5e76\u884c\u7a0b\u5e8f\u003cbr\u003eAbbr Author: \u9ec4\u5c0f\u654f\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["analysis"],"type":"scatter"},{"hovertemplate":"Title: x86-64 Instruction Usage among C\u002fC++ Applications\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: analysis\u003cbr\u003eAbbr Title: x64_inst_statistics\u003cbr\u003eAbbr Author: akshintala\u003cbr\u003eAbbr Publisher: systor\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2019],"y":["analysis"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: cell\u003cbr\u003eAbbr Author: kahle\u003cbr\u003eAbbr Publisher: ibmjrd\u003cbr\u003eCitations: 1093\u003cbr\u003e","marker":{"size":25.190794045585115},"x":[2005],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: cell_boradband\u003cbr\u003eAbbr Author: johns\u003cbr\u003eAbbr Publisher: ibmjrd\u003cbr\u003eCitations: 105\u003cbr\u003e","marker":{"size":18.455840909126398},"x":[2007],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: process_migration\u003cbr\u003eAbbr Author: devuyst\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 83\u003cbr\u003e","marker":{"size":17.78463484555752},"x":[2012],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: isa_explore\u003cbr\u003eAbbr Author: venkat\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 112\u003cbr\u003e","marker":{"size":18.640357924830376},"x":[2014],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: overview\u003cbr\u003eAbbr Author: mitra\u003cbr\u003eAbbr Publisher: jip\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2015],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: process_migration\u003cbr\u003eAbbr Author: lyerly\u003cbr\u003eAbbr Publisher: mars\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2016],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: process_migration\u003cbr\u003eAbbr Author: venkat\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2018],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: composite_isa\u003cbr\u003eAbbr Author: venkat\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 17\u003cbr\u003e","marker":{"size":13.339850002884624},"x":[2019],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: byoc_framework\u003cbr\u003eAbbr Author: balkind\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2020],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: The Chimaera Reconfigurable Functional Unit\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: chimaera\u003cbr\u003eAbbr Author: hauck\u003cbr\u003eAbbr Publisher: fccm\u003cbr\u003eCitations: 461\u003cbr\u003e","marker":{"size":22.703498082832116},"x":[1997],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: conf_acc\u003cbr\u003eAbbr Author: clark\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 186\u003cbr\u003e","marker":{"size":20.09378891977527},"x":[2004],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Application of Binary Translation to Java Reconfigurable Architectures\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: java\u003cbr\u003eAbbr Author: beck\u003cbr\u003eAbbr Publisher: ipdps\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2005],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Dynamic Reconfiguration with Binary Translation: Breaking the ILP Barrier with Software Compatibilit\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: java\u003cbr\u003eAbbr Author: beck\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 39\u003cbr\u003e","marker":{"size":15.643856189774725},"x":[2005],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: reconf_acc\u003cbr\u003eAbbr Author: beck\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 97\u003cbr\u003e","marker":{"size":18.229419688230415},"x":[2008],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Dynamic Reconfigurable Architectures and Transparent Optimization Techniques\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Arch\u002freconf\u003cbr\u003eAbbr Title: reconf_acc\u003cbr\u003eAbbr Author: beck\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 32\u003cbr\u003e","marker":{"size":15.088788238716907},"x":[2010],"y":["Arch\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1981\u003cbr\u003eCategory: Arch\u002fVLIW\u003cbr\u003eAbbr Title: trace_scheduling\u003cbr\u003eAbbr Author: fisher\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 1333\u003cbr\u003e","marker":{"size":25.76308590236917},"x":[1981],"y":["Arch\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1984\u003cbr\u003eCategory: Arch\u002fVLIW\u003cbr\u003eAbbr Title: vliw_intro\u003cbr\u003eAbbr Author: fisher\u003cbr\u003eAbbr Publisher: sigplan\u003cbr\u003eCitations: 102\u003cbr\u003e","marker":{"size":18.373001054366437},"x":[1984],"y":["Arch\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1988\u003cbr\u003eCategory: Arch\u002fVLIW\u003cbr\u003eAbbr Title: vliw_trace_compiler\u003cbr\u003eAbbr Author: colwell\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[1988],"y":["Arch\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1988\u003cbr\u003eCategory: Arch\u002fVLIW\u003cbr\u003eAbbr Title: software_pipeline\u003cbr\u003eAbbr Author: lam\u003cbr\u003eAbbr Publisher: sigplan\u003cbr\u003eCitations: 1107\u003cbr\u003e","marker":{"size":25.227484332098378},"x":[1988],"y":["Arch\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u517c\u5bb9\u7cfb\u7edf\u7684\u8bbe\u8ba1\u5b9e\u73b0\u4e0e\u6027\u80fd\u4f18\u5316\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: qemu_opt_wine\u003cbr\u003eAbbr Author: \u5218\u5947\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["BT"],"type":"scatter"},{"hovertemplate":"Title: Unlocking the Full Potential of Heterogeneous Accelerators by Using a Hybrid Multi-Target Binary Translator\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: bt_to_acc\u003cbr\u003eAbbr Author: knorst\u003cbr\u003eAbbr Publisher: sbcci\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["BT"],"type":"scatter"},{"hovertemplate":"Title: A Transformational Approach to Binary Translation of Delayed Branches\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: delay_slot\u003cbr\u003eAbbr Author: ramsey\u003cbr\u003eAbbr Publisher: toplas\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2003],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u5173\u952e\u6280\u672f\u7814\u7a76\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: bitra_digital_bridge\u003cbr\u003eAbbr Author: \u9a6c\u6e58\u5b81\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2004],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: \u52a8\u6001\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u4e2d\u7684\u4ee3\u7801Cache\u7ba1\u7406\u7b56\u7565\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002falgo\u002fcode_cache\u003cbr\u003eAbbr Title: cache\u003cbr\u003eAbbr Author: \u8c22\u6d77\u658c\u003cbr\u003eAbbr Publisher: \u8ba1\u7b97\u673a\u5de5\u7a0b\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2005],"y":["BT\u002falgo\u002fcode_cache"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u4e2d\u7684\u6807\u5fd7\u4f4d\u4f18\u5316\u6280\u672f\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002falgo\u002fflags\u003cbr\u003eAbbr Title: eflags\u003cbr\u003eAbbr Author: \u9a6c\u6e58\u5b81\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2005],"y":["BT\u002falgo\u002fflags"],"type":"scatter"},{"hovertemplate":"Title: Optimizing Dynamic Binary Translation for SIMD Instructions\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: simd_opt\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2006],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u5e94\u7528\u7ea7\u5f02\u5e38\u5904\u7406\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002falgo\u002fexcp\u003cbr\u003eAbbr Title: excp_handle\u003cbr\u003eAbbr Author: \u5510\u950b\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2006],"y":["BT\u002falgo\u002fexcp"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u4e2d\u7684\u5e93\u51fd\u6570\u5904\u7406\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: lib\u003cbr\u003eAbbr Author: \u6768\u6d69\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2006],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: \u57fa\u4e8e\u52a8\u6001\u53cd\u9988\u7684\u6807\u5fd7\u4f4d\u7ebf\u6027\u5206\u6790\u7b97\u6cd5\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002falgo\u002fflags\u003cbr\u003eAbbr Title: eflags_dyn\u003cbr\u003eAbbr Author: \u5510\u950b\u003cbr\u003eAbbr Publisher: \u8f6f\u4ef6\u5b66\u62a5\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2007],"y":["BT\u002falgo\u002fflags"],"type":"scatter"},{"hovertemplate":"Title: A New Replacement Algorithm on Content Associative Memory for Binary Translation System\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: cam\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2008],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Dynamic Binary Code Translation for Data Prefetch Optimization\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: prefetch_opt\u003cbr\u003eAbbr Author: ukezono\u003cbr\u003eAbbr Publisher: acsac\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2008],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u4e2d\u89e3\u6790\u591a\u76ee\u6807\u5206\u652f\u8bed\u53e5\u7684\u56fe\u5339\u914d\u65b9\u6cd5\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: branch\u003cbr\u003eAbbr Author: \u9648\u9f99\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2008],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Generating low-overhead dynamic binary translators\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: indirect_jump\u003cbr\u003eAbbr Author: payer\u003cbr\u003eAbbr Publisher: systor\u003cbr\u003eCitations: 23\u003cbr\u003e","marker":{"size":14.169925001442312},"x":[2010],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Dynamic Register Promotion of Stack Variables\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u002freg\u003cbr\u003eAbbr Title: stack_var_to_register\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2011],"y":["BT\u002falgo\u002freg"],"type":"scatter"},{"hovertemplate":"Title: Efficient and Effective Misaligned Data Access Handling in a Dynamic Binary Translation System\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: misaligned_access\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2011],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Speeding-up SIMD instructions Dynamic Binary Translation in Embedded Processor Simulation\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: simd_opt\u003cbr\u003eAbbr Author: michel\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 21\u003cbr\u003e","marker":{"size":13.918863237274595},"x":[2011],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: On-the-fly detection of precise loop nests across procedures on a dynamic binary translation system\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: loop_nest_detect\u003cbr\u003eAbbr Author: sato\u003cbr\u003eAbbr Publisher: cf\u003cbr\u003eCitations: 17\u003cbr\u003e","marker":{"size":13.339850002884624},"x":[2011],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Optimizing indirect branches in a system-level dynamic binary translator\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: indirect_jump_sys\u003cbr\u003eAbbr Author: koju\u003cbr\u003eAbbr Publisher: systor\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2012],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Efficiently parallelizing instruction set simulation of embedded multi-core processors using region-based just-in-time dynamic binary translation\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: multicore_opt\u003cbr\u003eAbbr Author: kyle\u003cbr\u003eAbbr Publisher: lctes\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2012],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Fast Simulation of Systems Embedding VLIW Processors\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: trans_vliw\u003cbr\u003eAbbr Author: michel\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 7\u003cbr\u003e","marker":{"size":11.0},"x":[2012],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Background optimization in full system binary translation\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: sys_background_opt\u003cbr\u003eAbbr Author: sokolov\u003cbr\u003eAbbr Publisher: pcs\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2012],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: HERMES: A Fast Cross-ISA Binary Translator with Post-Optimization\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: post_opt\u003cbr\u003eAbbr Author: zhang\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 17\u003cbr\u003e","marker":{"size":13.339850002884624},"x":[2015],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: A jump-target identification method for multi-architecturestatic binary translation\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: static_identify_jump_target\u003cbr\u003eAbbr Author: federico\u003cbr\u003eAbbr Publisher: cases\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2016],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: A General Persistent Code Caching Framework for Dynamic Binary Translation (DBT)\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002falgo\u002fcode_cache\u003cbr\u003eAbbr Title: code_cache_persistent\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2016],"y":["BT\u002falgo\u002fcode_cache"],"type":"scatter"},{"hovertemplate":"Title: The Extendable Translating Instruction Set Simulator (ETISS) interlinked with an MDA Framework for fast RISC Prototyping\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: plugin\u003cbr\u003eAbbr Author: gritschneder\u003cbr\u003eAbbr Publisher: rsp\u003cbr\u003eCitations: 10\u003cbr\u003e","marker":{"size":11.918863237274595},"x":[2017],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Dynamic Binary Translation of VLIW Codes on Scalar Architectures\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: trans_vliw\u003cbr\u003eAbbr Author: michel\u003cbr\u003eAbbr Publisher: tcad\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2017],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Condition Codes Evaluation on Dynamic Binary Translation for Embedded Platforms\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002falgo\u002fflags\u003cbr\u003eAbbr Title: eflags_by_dbg_hw\u003cbr\u003eAbbr Author: salgado\u003cbr\u003eAbbr Publisher: esl\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2017],"y":["BT\u002falgo\u002fflags"],"type":"scatter"},{"hovertemplate":"Title: Multi-objective Exploration for Practical Optimization Decisions in Binary Translation\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: opt_decision\u003cbr\u003eAbbr Author: park\u003cbr\u003eAbbr Publisher: tecs\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Helper function inlining in dynamic binary translation\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: inline_helper\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: iccc\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2021],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Specifying the Semantics of Machine Instructions\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: semantic_spec_lang\u003cbr\u003eAbbr Author: cifuentes\u003cbr\u003eAbbr Publisher: iwpc\u003cbr\u003eCitations: 57\u003cbr\u003e","marker":{"size":16.715961990255146},"x":[1998],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: Automatic Generation of Peephole Superoptimizers\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: peephole_superopt\u003cbr\u003eAbbr Author: bansal\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 134\u003cbr\u003e","marker":{"size":19.153631194101663},"x":[2006],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: Binary Translation Using Peephole Superoptimizers\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: peephole_superopt\u003cbr\u003eAbbr Author: bansal\u003cbr\u003eAbbr Publisher: osdi\u003cbr\u003eCitations: 78\u003cbr\u003e","marker":{"size":17.607561496354208},"x":[2008],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: ISAMAP: Instruction Mapping Driven by Dynamic Binary Translation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: isamap\u003cbr\u003eAbbr Author: souza\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2010],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: Automatic Dynamic Binary Translator Generation from Instruction Set Description\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: isa_desc_lang\u003cbr\u003eAbbr Author: bezzubikov\u003cbr\u003eAbbr Publisher: ispras\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2017],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: Enhancing Cross-ISA DBT Through Automatically Learned Translation Rules\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: learn\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2018],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: Unleashing the Power of Learning: An Enhanced Learning-Based Approach for Dynamic Binary Translation\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: learn\u003cbr\u003eAbbr Author: song\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2019],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: More with Less - Deriving More Translation Rules with Less Training Data for DBTs Using Parameterization\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002falgo\u002fbt_rules\u003cbr\u003eAbbr Title: learn\u003cbr\u003eAbbr Author: jiang\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2020],"y":["BT\u002falgo\u002fbt_rules"],"type":"scatter"},{"hovertemplate":"Title: DistriBit: A Distributed Dynamic Binary Translator System for Thin Client Computing\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002falgo\u002foffload\u003cbr\u003eAbbr Title: distribit\u003cbr\u003eAbbr Author: guan\u003cbr\u003eAbbr Publisher: hpdc\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2010],"y":["BT\u002falgo\u002foffload"],"type":"scatter"},{"hovertemplate":"Title: Generalized Just-In-Time Trace Compilation using a Parallel Task Farm in a Dynamic Binary Translator\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u002foffload\u003cbr\u003eAbbr Title: jit_task_farm\u003cbr\u003eAbbr Author: bohm\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 56\u003cbr\u003e","marker":{"size":16.665780028329483},"x":[2011],"y":["BT\u002falgo\u002foffload"],"type":"scatter"},{"hovertemplate":"Title: Enabling Cross-ISA Offloading for COTS Binaries\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002falgo\u002foffload\u003cbr\u003eAbbr Title: by_hqemu\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: mobisys\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2017],"y":["BT\u002falgo\u002foffload"],"type":"scatter"},{"hovertemplate":"Title: Binary translation to improve energy efficiency through post-pass register re-allocation\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: BT\u002falgo\u002freg\u003cbr\u003eAbbr Title: post_realloc\u003cbr\u003eAbbr Author: zhang\u003cbr\u003eAbbr Publisher: emsoft\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2004],"y":["BT\u002falgo\u002freg"],"type":"scatter"},{"hovertemplate":"Title: Chungbuk National University\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002falgo\u002freg\u003cbr\u003eAbbr Title: alloc\u003cbr\u003eAbbr Author: choi\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT\u002falgo\u002freg"],"type":"scatter"},{"hovertemplate":"Title: Optimizing Binary Translation of Dynamically Generated Code\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002falgo\u002fsmc\u003cbr\u003eAbbr Title: detect\u003cbr\u003eAbbr Author: hawkins\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 24\u003cbr\u003e","marker":{"size":14.287712379549449},"x":[2015],"y":["BT\u002falgo\u002fsmc"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1994\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: opt_profiling_tracing\u003cbr\u003eAbbr Author: ball\u003cbr\u003eAbbr Publisher: toplas\u003cbr\u003eCitations: 580\u003cbr\u003e","marker":{"size":23.36478870680906},"x":[1994],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: efficient_path_profiling\u003cbr\u003eAbbr Author: ball\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 642\u003cbr\u003e","marker":{"size":23.657349854655894},"x":[1996],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: net\u003cbr\u003eAbbr Author: duesterwald\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 141\u003cbr\u003e","marker":{"size":19.299494239009363},"x":[2000],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: lei_net\u003cbr\u003eAbbr Author: hiniker\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 39\u003cbr\u003e","marker":{"size":15.643856189774725},"x":[2005],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: \u4f18\u5316\u52a8\u6001\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u5668DigitalBridge\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: edge_profile\u003cbr\u003eAbbr Author: \u767d\u7ae5\u5fc3\u003cbr\u003eAbbr Publisher: \u8ba1\u7b97\u673a\u5de5\u7a0b\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2005],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: High Speed CPU Simulation Using LTU Dynamic Binary Translation\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: large_tb\u003cbr\u003eAbbr Author: jones\u003cbr\u003eAbbr Publisher: hipeac\u003cbr\u003eCitations: 49\u003cbr\u003e","marker":{"size":16.287712379549447},"x":[2009],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: Trace Execution Automata in Dynamic Binary Translation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: saving_space\u003cbr\u003eAbbr Author: porto\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 7\u003cbr\u003e","marker":{"size":11.0},"x":[2010],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002falgo\u003cbr\u003eAbbr Title: dynamic_static\u003cbr\u003eAbbr Author: guan\u003cbr\u003eAbbr Publisher: jsa\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2012],"y":["BT\u002falgo"],"type":"scatter"},{"hovertemplate":"Title: Efficient code generation in a region-based dynamic binary translator\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002falgo\u002ftrace\u003cbr\u003eAbbr Title: region_based\u003cbr\u003eAbbr Author: spink\u003cbr\u003eAbbr Publisher: lctes\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2014],"y":["BT\u002falgo\u002ftrace"],"type":"scatter"},{"hovertemplate":"Title: Evaluating the Impact of Dynamic Binary Translation Systems on Hardware Cache Performance\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: cache_perf\u003cbr\u003eAbbr Author: alvarez\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2008],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: Cold Code Analysis\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: cold_code\u003cbr\u003eAbbr Author: attrot\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2008],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: Characterization of DBT Overhead\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: overhead\u003cbr\u003eAbbr Author: borin\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2008],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Characterization of DBT Overhead\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: overhead\u003cbr\u003eAbbr Author: borin\u003cbr\u003eAbbr Publisher: iiswc\u003cbr\u003eCitations: 26\u003cbr\u003e","marker":{"size":14.509775004326936},"x":[2009],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Impact of Dynamic Binary Translators on Security\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: security\u003cbr\u003eAbbr Author: chen\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2008],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: Virtualization Without Direct Execution or Jitting: Designing a Portable Virtual Machine Infrastructure\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: portable_interpretor\u003cbr\u003eAbbr Author: mihocka\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 40\u003cbr\u003e","marker":{"size":15.715104009236168},"x":[2008],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: An Evaluation of Misaligned Data Access Handling Mechanisms in Dynamic Binary Translation Systems\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fanalysis\u002fmem\u003cbr\u003eAbbr Title: eval_misaligned_access\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2009],"y":["BT\u002fanalysis\u002fmem"],"type":"scatter"},{"hovertemplate":"Title: Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fanalysis\u002fmem\u003cbr\u003eAbbr Title: mem_bottleneck\u003cbr\u003eAbbr Author: kim\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2010],"y":["BT\u002fanalysis\u002fmem"],"type":"scatter"},{"hovertemplate":"Title: A real system evaluation of hardware atomicity for software speculation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: atomic\u003cbr\u003eAbbr Author: neelakantam\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2010],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: DARCO: Infrastructure for Research on HW\u002fSW co-designed Virtual Machines\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: hw_sw\u003cbr\u003eAbbr Author: pavlou\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2011],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: simulators_harm\u003cbr\u003eAbbr Author: nowatki\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2014],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: \u865a\u62df\u673a\u7814\u7a76\u003cbr\u003eAbbr Author: \u9773\u56fd\u6770\u003cbr\u003eAbbr Publisher: post_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: Fine-Grained Overhead Analysis Utilizing Atomic Instructions for Cross-ISA Dynamic Binary Translation on Multicore Processor\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: atomic\u003cbr\u003eAbbr Author: oni\u003cbr\u003eAbbr Publisher: icias\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2018],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: perfdbt\u003cbr\u003eAbbr Author: wu\u003cbr\u003eAbbr Publisher: iccd\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2020],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: Detecting Unread Memory Using Dynamic Binary Translation\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fapplication\u003cbr\u003eAbbr Title: detect_unread_mem\u003cbr\u003eAbbr Author: eyolfson\u003cbr\u003eAbbr Publisher: rv\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["BT\u002fapplication"],"type":"scatter"},{"hovertemplate":"Title: Efficient Fault Simulation through Dynamic Binary Translation for Dependability Analysis of Embedded Software\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fapplication\u003cbr\u003eAbbr Title: hw_fault_sim\u003cbr\u003eAbbr Author: guglielmo\u003cbr\u003eAbbr Publisher: ets\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2013],"y":["BT\u002fapplication"],"type":"scatter"},{"hovertemplate":"Title: Dynamic re-engineering of binary code with run-time feedbacks\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: uqdbt\u003cbr\u003eAbbr Author: ung\u003cbr\u003eAbbr Publisher: wcre\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2000],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: Machine-Adaptable Dynamic Binary Translation\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: uqdbt\u003cbr\u003eAbbr Author: ung\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 105\u003cbr\u003e","marker":{"size":18.455840909126398},"x":[2000],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: PA-RISC to IA-64: Transparent Execution, No Recompilation\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: aries\u003cbr\u003eAbbr Author: zheng\u003cbr\u003eAbbr Publisher: computer\u003cbr\u003eCitations: 125\u003cbr\u003e","marker":{"size":18.954559846999835},"x":[2000],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: HDTrans: A Low-Overhead Dynamic Translator\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: hdtrans\u003cbr\u003eAbbr Author: sridhar\u003cbr\u003eAbbr Publisher: carn\u003cbr\u003eCitations: 34\u003cbr\u003e","marker":{"size":15.258566033889933},"x":[2007],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: Addressing the challenges of DBT for the ARM architecture\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: challenges_in_arm\u003cbr\u003eAbbr Author: moore\u003cbr\u003eAbbr Publisher: lctes\u003cbr\u003eCitations: 33\u003cbr\u003e","marker":{"size":15.174925682500678},"x":[2009],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: cycle_accurate\u003cbr\u003eAbbr Author: bohm\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 39\u003cbr\u003e","marker":{"size":15.643856189774725},"x":[2010],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: Harmonia: A Transparent, Ef\ufb01cient, and Harmonious Dynamic Binary Translator Targeting the Intel Architecture\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: harmonia\u003cbr\u003eAbbr Author: ottoni\u003cbr\u003eAbbr Publisher: cf\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2011],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: Dual-Engine Corss-ISA DBTO Technique utilising MultiThreaded Support for Multicore Processor System\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: dbto\u003cbr\u003eAbbr Author: ooi\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2016],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: mambox64\u003cbr\u003eAbbr Author: dantras\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 18\u003cbr\u003e","marker":{"size":13.49585502688717},"x":[2017],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: HyperMAMBO-X64: Using virtualization to support high-performance transparent binary translation\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002fdynamic\u003cbr\u003eAbbr Title: hypermambox64\u003cbr\u003eAbbr Author: dantras\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2017],"y":["BT\u002fdynamic"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fHQEMU\u003cbr\u003eAbbr Title: hqemu\u003cbr\u003eAbbr Author: hong\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 88\u003cbr\u003e","marker":{"size":17.951466861932794},"x":[2012],"y":["BT\u002fHQEMU"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fHQEMU\u003cbr\u003eAbbr Title: hqemu\u003cbr\u003eAbbr Author: hong\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2013],"y":["BT\u002fHQEMU"],"type":"scatter"},{"hovertemplate":"Title: Efficient and Retargetable Dynamic Binary Translation on Multicores\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fHQEMU\u003cbr\u003eAbbr Title: hqemu\u003cbr\u003eAbbr Author: hong\u003cbr\u003eAbbr Publisher: tpds\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2014],"y":["BT\u002fHQEMU"],"type":"scatter"},{"hovertemplate":"Title: Hardware Support for Control Transfers in Code Caches\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: indirect_jump\u003cbr\u003eAbbr Author: kim\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 44\u003cbr\u003e","marker":{"size":15.98370619265935},"x":[2003],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Using Dynamic Binary Translation to Fuse Dependent Instructions\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: ISA\u002fFusion\u002fNonExec\u003cbr\u003eAbbr Title: bt_fused_isa\u003cbr\u003eAbbr Author: hu\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 43\u003cbr\u003e","marker":{"size":15.918863237274595},"x":[2004],"y":["ISA\u002fFusion\u002fNonExec"],"type":"scatter"},{"hovertemplate":"Title: Reducing Startup Time in Co-Designed Virtual Machines\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: startup_opt\u003cbr\u003eAbbr Author: hu\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 29\u003cbr\u003e","marker":{"size":14.813781191217037},"x":[2006],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: A hardware\u002fsoftware co-designed virtual machine to support multiple ISAs\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: coprocessor\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2008],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: \u8f6f\u786c\u534f\u540c\u52a8\u6001\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u7cfb\u7edf\u8bbe\u8ba1\u4e0e\u5b9e\u73b0\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: \u4e00\u6838\u6267\u884c\u4e00\u6838\u7ffb\u8bd1fpga\u003cbr\u003eAbbr Author: \u5f90\u5e06\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u63a7\u5236\u8f6c\u79fb\u7684\u8f6f\u786c\u4ef6\u534f\u540c\u8bbe\u8ba1\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: \u63a7\u5236\u8f6c\u79fb\u003cbr\u003eAbbr Author: \u90dd\u5b88\u9752\u003cbr\u003eAbbr Publisher: \u9ad8\u901a\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2012],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Efficient Binary Translation System with Low Hardware Cost\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: godson3_x86_emu\u003cbr\u003eAbbr Author: hu\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2009],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: GODSON -3: A SCALABLE MULTICORE RISC PROCESSOR WITH X86 EMULATION\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: godson3_x86_emu\u003cbr\u003eAbbr Author: hu\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 84\u003cbr\u003e","marker":{"size":17.8187818722754},"x":[2009],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Hardware\u002fsoftware co-design of Dynamic Binary Translation in X86 Emulation\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: cam\u003cbr\u003eAbbr Author: he\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2012],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: \u878d\u5408\u6307\u4ee4\u96c6\u003cbr\u003eAbbr Author: \u80e1\u4f1f\u6b66\u003cbr\u003eAbbr Publisher: \u4e2d\u56fd\u79d1\u5b66\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Non-Intrusive Hardware Acceleration for Dynamic Binary Translation in Embedded Systems\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: peripheral_acc\u003cbr\u003eAbbr Author: gomes\u003cbr\u003eAbbr Publisher: icit\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Fragment Cache Management for Dynamic Binary Translators in Embedded Systems with Scratchpad\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002fHW\u002fcodeCache\u003cbr\u003eAbbr Title: scratchpad_mem\u003cbr\u003eAbbr Author: baiocchi\u003cbr\u003eAbbr Publisher: cases\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2007],"y":["BT\u002fHW\u002fcodeCache"],"type":"scatter"},{"hovertemplate":"Title: Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002fHW\u002fcodeCache\u003cbr\u003eAbbr Title: scratchpad_mem\u003cbr\u003eAbbr Author: baiocchi\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 12\u003cbr\u003e","marker":{"size":12.400879436282185},"x":[2009],"y":["BT\u002fHW\u002fcodeCache"],"type":"scatter"},{"hovertemplate":"Title: Enabling dynamic binary translation in embedded systems with scratchpad memory\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fHW\u002fcodeCache\u003cbr\u003eAbbr Title: scratchpad_mem\u003cbr\u003eAbbr Author: baiocchi\u003cbr\u003eAbbr Publisher: tecs\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2012],"y":["BT\u002fHW\u002fcodeCache"],"type":"scatter"},{"hovertemplate":"Title: A Hardware-assisted Translation Cache for Dynamic Binary Translation in Embedded Systems\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002fHW\u002fcodeCache\u003cbr\u003eAbbr Title: hw_assist\u003cbr\u003eAbbr Author: salgado\u003cbr\u003eAbbr Publisher: etfa\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2018],"y":["BT\u002fHW\u002fcodeCache"],"type":"scatter"},{"hovertemplate":"Title: Memory Access Optimization of Dynamic Binary Translation for Reconfigurable Architectures\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: mem_opt\u003cbr\u003eAbbr Author: oh\u003cbr\u003eAbbr Publisher: iccad\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2005],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: An Overview of a Compiler for Mapping Software Binaries to Hardware\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: trans_binary_to_fpga\u003cbr\u003eAbbr Author: mittal\u003cbr\u003eAbbr Publisher: tvlsi\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2007],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: mem_opt_loop_pipeline\u003cbr\u003eAbbr Author: oh\u003cbr\u003eAbbr Publisher: tcad\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2008],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Warp Processing: Dynamic Translation of Binaries to FPGA Circuits\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: trans_binary_to_fpga\u003cbr\u003eAbbr Author: vahid\u003cbr\u003eAbbr Publisher: computer\u003cbr\u003eCitations: 91\u003cbr\u003e","marker":{"size":18.047123912114024},"x":[2008],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: A Multiple-ISA Reconfigurable Architecture\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: multi_isa\u003cbr\u003eAbbr Author: capella\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2013],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Towards a multiple-ISA embedded system\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: x86_mips_reconf\u003cbr\u003eAbbr Author: junior\u003cbr\u003eAbbr Publisher: jsa\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2013],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: A transparent and adaptive recon\ufb01gurable system\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: transparent_adaptive\u003cbr\u003eAbbr Author: beck\u003cbr\u003eAbbr Publisher: micpro\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2014],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Hardware Virtualization on Coarse-Grained Reconfigurable Architectures\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: virt\u003cbr\u003eAbbr Author: lo\u003cbr\u003eAbbr Publisher: sbesc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Efficient Software-Based Runtime Binary Translation for Coarse-Grained Reconfigurable Architectures\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: bt_for_cgra\u003cbr\u003eAbbr Author: mai\u003cbr\u003eAbbr Publisher: ipdps\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2014],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: potential analysis of a superscalar core employing a reconfigurable array for improving instruction-level parallelism\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: analysis_parallelism\u003cbr\u003eAbbr Author: brandalero\u003cbr\u003eAbbr Publisher: daes\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2016],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: A Reconfigurable Heterogeneous Multicore with a Homogeneous ISA\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: heterogeneous\u003cbr\u003eAbbr Author: souza\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 24\u003cbr\u003e","marker":{"size":14.287712379549449},"x":[2016],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Evaluating Schedulers in a Recon\ufb01gurable Multicore Heterogeneous System\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: sched\u003cbr\u003eAbbr Author: souza\u003cbr\u003eAbbr Publisher: arc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2016],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: Software Transparent Dynamic Binary Translation for Coarse-Grain Recon\ufb01gurable Architectures\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: dbt_for_cgra\u003cbr\u003eAbbr Author: watkins\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 14\u003cbr\u003e","marker":{"size":12.813781191217037},"x":[2016],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: A Mechanism for Energy-ef\ufb01cient Reuse of Decoding and Scheduling of x86 Instruction Streams\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002fHW\u002freconf\u003cbr\u003eAbbr Title: reuse_repeated_decode\u003cbr\u003eAbbr Author: brandalero\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2017],"y":["BT\u002fHW\u002freconf"],"type":"scatter"},{"hovertemplate":"Title: BOA: Targeting Multi-Gigahertz with Binary Translation\u003cbr\u003eYear: 1999\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u003cbr\u003eAbbr Title: bao\u003cbr\u003eAbbr Author: sathaye\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 29\u003cbr\u003e","marker":{"size":14.813781191217037},"x":[1999],"y":["BT\u002fHW\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: Dynamic and transparent binary translation\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u003cbr\u003eAbbr Title: boa\u003cbr\u003eAbbr Author: gschwind\u003cbr\u003eAbbr Publisher: computer\u003cbr\u003eCitations: 113\u003cbr\u003e","marker":{"size":18.665780028329483},"x":[2000],"y":["BT\u002fHW\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u003cbr\u003eAbbr Title: denver\u003cbr\u003eAbbr Author: nvidia\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 36\u003cbr\u003e","marker":{"size":15.4189067312579},"x":[2015],"y":["BT\u002fHW\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: Hybrid-DBT: Hardware\u002fSoftware Dynamic Binary Translation Targeting VLIW\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u003cbr\u003eAbbr Title: hybrid_dbt\u003cbr\u003eAbbr Author: rokicki\u003cbr\u003eAbbr Publisher: tcad\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2019],"y":["BT\u002fHW\u002fVLIW"],"type":"scatter"},{"hovertemplate":"Title: TRANSMETA BREAKS X86 LOW-POWER BARRIER\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fcrusoe\u003cbr\u003eAbbr Title: transmeta\u003cbr\u003eAbbr Author: halfhill\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fcrusoe"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fcrusoe\u003cbr\u003eAbbr Title: crusoe\u003cbr\u003eAbbr Author: klaiber\u003cbr\u003eAbbr Publisher: transmeta\u003cbr\u003eCitations: 118\u003cbr\u003e","marker":{"size":18.78963552661589},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fcrusoe"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fcrusoe\u003cbr\u003eAbbr Title: code_morph\u003cbr\u003eAbbr Author: dehnert\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 325\u003cbr\u003e","marker":{"size":21.697456308462154},"x":[2003],"y":["BT\u002fHW\u002fVLIW\u002fcrusoe"],"type":"scatter"},{"hovertemplate":"Title: V-ISA use in Transmeta Crusoe Processor\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fcrusoe\u003cbr\u003eAbbr Title: v-isa\u003cbr\u003eAbbr Author: dhaskat\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT\u002fHW\u002fVLIW\u002fcrusoe"],"type":"scatter"},{"hovertemplate":"Title: An Eight-Issue Tree-VLIW Processor for Dynamic Binary Translation\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fdaisy\u003cbr\u003eAbbr Title: daisy\u003cbr\u003eAbbr Author: ebcioglu\u003cbr\u003eAbbr Publisher: iccd\u003cbr\u003eCitations: 32\u003cbr\u003e","marker":{"size":15.088788238716907},"x":[1998],"y":["BT\u002fHW\u002fVLIW\u002fdaisy"],"type":"scatter"},{"hovertemplate":"Title: Full System Binary Translation: RISC to VLIW\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fdaisy\u003cbr\u003eAbbr Title: daisy\u003cbr\u003eAbbr Author: altman\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fdaisy"],"type":"scatter"},{"hovertemplate":"Title: Simulation and Debugging of Full System Binary Translation\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fdaisy\u003cbr\u003eAbbr Title: daisy_dbt_sys_debug\u003cbr\u003eAbbr Author: altman\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fdaisy"],"type":"scatter"},{"hovertemplate":"Title: Binary translation and architecture convergence issues for IBM system\u002f390\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fdaisy\u003cbr\u003eAbbr Title: arch_convergence\u003cbr\u003eAbbr Author: gschwind\u003cbr\u003eAbbr Publisher: ics\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fdaisy"],"type":"scatter"},{"hovertemplate":"Title: Dynamic binary translation and optimization\u003cbr\u003eYear: 2001\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fdaisy\u003cbr\u003eAbbr Title: daisy\u003cbr\u003eAbbr Author: ebcioglu\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 138\u003cbr\u003e","marker":{"size":19.237882145447017},"x":[2001],"y":["BT\u002fHW\u002fVLIW\u002fdaisy"],"type":"scatter"},{"hovertemplate":"Title: Comprehensive kernel instrumentation via dynamic binary translation\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fkernel\u003cbr\u003eAbbr Title: instrument\u003cbr\u003eAbbr Author: feiner\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 54\u003cbr\u003e","marker":{"size":16.56271942704932},"x":[2012],"y":["BT\u002fkernel"],"type":"scatter"},{"hovertemplate":"Title: DyKA: Light-weight Dynamic Kernel Analyzing Framework Based on Binary Translation Method\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002fkernel\u003cbr\u003eAbbr Title: light_weight\u003cbr\u003eAbbr Author: lee\u003cbr\u003eAbbr Publisher: icuimc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2012],"y":["BT\u002fkernel"],"type":"scatter"},{"hovertemplate":"Title: Fast Dynamic Binary Translation for the Kernel\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fkernel\u003cbr\u003eAbbr Title: fast\u003cbr\u003eAbbr Author: kedia\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 18\u003cbr\u003e","marker":{"size":13.49585502688717},"x":[2013],"y":["BT\u002fkernel"],"type":"scatter"},{"hovertemplate":"Title: Light-weight kernel instrumentation framework using dynamic binary translation\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fkernel\u003cbr\u003eAbbr Title: light_weight\u003cbr\u003eAbbr Author: lee\u003cbr\u003eAbbr Publisher: tjsc\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2013],"y":["BT\u002fkernel"],"type":"scatter"},{"hovertemplate":"Title: Implementation of x86 Binary-to-C Translator by Using GNU Tools\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002flift\u003cbr\u003eAbbr Title: x86_to_c\u003cbr\u003eAbbr Author: makankov\u003cbr\u003eAbbr Publisher: iccit\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["BT\u002flift"],"type":"scatter"},{"hovertemplate":"Title: Using Recurrent Neural Networks for Decompilation\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002flift\u003cbr\u003eAbbr Title: rnn_snippet\u003cbr\u003eAbbr Author: katz\u003cbr\u003eAbbr Publisher: saner\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2018],"y":["BT\u002flift"],"type":"scatter"},{"hovertemplate":"Title: Automatic Generation of Assembly to IR Translators Using Compilers\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002flift\u002fIR\u003cbr\u003eAbbr Title: learn_compiler\u003cbr\u003eAbbr Author: hasabnis\u003cbr\u003eAbbr Publisher: amasbt\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2015],"y":["BT\u002flift\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: A Translation Method of ARM Machine Code to LLVM-IR for Binary Code Parallelization and Optimization\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002flift\u002fIR\u003cbr\u003eAbbr Title: arm_to_llvm\u003cbr\u003eAbbr Author: shigenobu\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2017],"y":["BT\u002flift\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fmcsema\u003cbr\u003eAbbr Title: mcsema_dyninst\u003cbr\u003eAbbr Author: korencik\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["BT\u002flift\u002fIR\u002fmcsema"],"type":"scatter"},{"hovertemplate":"Title: Raising Binaries to LLVM IR with MCTOLL (WIP Paper)\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fmctoll\u003cbr\u003eAbbr Title: mctoll\u003cbr\u003eAbbr Author: yadavalli\u003cbr\u003eAbbr Publisher: lctes\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2019],"y":["BT\u002flift\u002fIR\u002fmctoll"],"type":"scatter"},{"hovertemplate":"Title: Instrew: leveraging LLVM for high performance dynamic binary instrumentation\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002flift\u002fIR\u003cbr\u003eAbbr Title: instrew_llvm\u003cbr\u003eAbbr Author: engelke\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2020],"y":["BT\u002flift\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: Robust Practical Binary Optimization at Run-time using LLVM\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002flift\u002fIR\u003cbr\u003eAbbr Title: runtime_llvm_opt\u003cbr\u003eAbbr Author: engelke\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["BT\u002flift\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fLLBT\u003cbr\u003eAbbr Title: llbt\u003cbr\u003eAbbr Author: bor-yeh\u003cbr\u003eAbbr Publisher: cases\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2012],"y":["BT\u002flift\u002fIR\u002fLLBT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fLLBT\u003cbr\u003eAbbr Title: auto_validation\u003cbr\u003eAbbr Author: chen\u003cbr\u003eAbbr Publisher: applc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["BT\u002flift\u002fIR\u002fLLBT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fLLBT\u003cbr\u003eAbbr Title: llbt\u003cbr\u003eAbbr Author: bor-yeh\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2014],"y":["BT\u002flift\u002fIR\u002fLLBT"],"type":"scatter"},{"hovertemplate":"Title: ARM\u67b6\u69cb\u4e0b\u53ef\u91cd\u5b9a\u76ee\u6a19\u4e8c\u5143\u78bc\u8f49\u8b6f\u5668\u4e4b\u7814\u7a76\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fLLBT\u003cbr\u003eAbbr Title: llbt\u003cbr\u003eAbbr Author: \u6c88\u67cf\u6654\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT\u002flift\u002fIR\u002fLLBT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fREVNG\u003cbr\u003eAbbr Title: revng\u003cbr\u003eAbbr Author: federico\u003cbr\u003eAbbr Publisher: picc\u003cbr\u003eCitations: 39\u003cbr\u003e","marker":{"size":15.643856189774725},"x":[2017],"y":["BT\u002flift\u002fIR\u002fREVNG"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fREVNG\u003cbr\u003eAbbr Title: revng\u003cbr\u003eAbbr Author: federico\u003cbr\u003eAbbr Publisher: iccst\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2018],"y":["BT\u002flift\u002fIR\u002fREVNG"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002flift\u002fIR\u002fREVNG\u003cbr\u003eAbbr Title: revng\u003cbr\u003eAbbr Author: gussoni\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2019],"y":["BT\u002flift\u002fIR\u002fREVNG"],"type":"scatter"},{"hovertemplate":"Title: Thread-safe dynamic binary translation using transactional memory\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fMem\u003cbr\u003eAbbr Title: thread_safe_by_tm\u003cbr\u003eAbbr Author: chung\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 51\u003cbr\u003e","marker":{"size":16.40087943628218},"x":[2008],"y":["BT\u002fMem"],"type":"scatter"},{"hovertemplate":"Title: TAO: Two-level Atomicity for Dynamic Binary Optimizations\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fMem\u002fatomic\u003cbr\u003eAbbr Title: atomicity_opt\u003cbr\u003eAbbr Author: borin\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 12\u003cbr\u003e","marker":{"size":12.400879436282185},"x":[2010],"y":["BT\u002fMem\u002fatomic"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fMem\u002fatomic\u003cbr\u003eAbbr Title: atomic\u003cbr\u003eAbbr Author: rigo\u003cbr\u003eAbbr Publisher: ecms\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2016],"y":["BT\u002fMem\u002fatomic"],"type":"scatter"},{"hovertemplate":"Title: Binary Translation\u003cbr\u003eYear: 1993\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: mips2alphaaxp\u003cbr\u003eAbbr Author: sites\u003cbr\u003eAbbr Publisher: cacm\u003cbr\u003eCitations: 267\u003cbr\u003e","marker":{"size":21.132178380915544},"x":[1993],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title:  Parallel and Distributed Real-Time Systems\u003cbr\u003eYear: 1995\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: tibbit\u003cbr\u003eAbbr Author: cogswell\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[1995],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: DIGITAL FX!32: Combining Emulation and Binary Translation\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: fx32\u003cbr\u003eAbbr Author: hookway\u003cbr\u003eAbbr Publisher: dtj\u003cbr\u003eCitations: 147\u003cbr\u003e","marker":{"size":19.4189067312579},"x":[1997],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: FX!32 A Profile-Directed Binary Translator\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: fx32\u003cbr\u003eAbbr Author: chernoff\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 217\u003cbr\u003e","marker":{"size":20.53636864955385},"x":[1998],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: Transparent Dynamic Optimization: The Design and Implementation of Dynamo\u003cbr\u003eYear: 1999\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: dynamo\u003cbr\u003eAbbr Author: bala\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 103\u003cbr\u003e","marker":{"size":18.40087943628218},"x":[1999],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: dynamo\u003cbr\u003eAbbr Author: bala\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 514\u003cbr\u003e","marker":{"size":23.01685724414116},"x":[2000],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: Walkabout: A Retargetable Dynamic Binary Translation Framework\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: walkabout\u003cbr\u003eAbbr Author: cifuentes\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 63\u003cbr\u003e","marker":{"size":17.0},"x":[2002],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium\u00ae-based systems\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: ia32el\u003cbr\u003eAbbr Author: baraz\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 291\u003cbr\u003e","marker":{"size":21.379649117760035},"x":[2003],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: RABIT: A New Framework for Runtime Emulation and Binary Translation\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: rabit\u003cbr\u003eAbbr Author: pramanik\u003cbr\u003eAbbr Publisher: anss\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2004],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: tegrated Reverse Engineering Environment of Binary Code\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: BT\u002fothers\u003cbr\u003eAbbr Title: reverse_engineer_env\u003cbr\u003eAbbr Author: cifuentes\u003cbr\u003eAbbr Publisher: wcre\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[1996],"y":["BT\u002fothers"],"type":"scatter"},{"hovertemplate":"Title: Tdb: a source-level debugger for dynamically translated programs\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002fothers\u003cbr\u003eAbbr Title: tdb_debugger\u003cbr\u003eAbbr Author: kumar\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2005],"y":["BT\u002fothers"],"type":"scatter"},{"hovertemplate":"Title: Behavior Control based on Dynamic Code Translation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fothers\u003cbr\u003eAbbr Title: behave_control\u003cbr\u003eAbbr Author: sakai\u003cbr\u003eAbbr Publisher: saint\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["BT\u002fothers"],"type":"scatter"},{"hovertemplate":"Title: AstroLIT: Enabling Simulation-based Microarchitecture Comparison Between Intel and Transmeta Designs\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002fothers\u003cbr\u003eAbbr Title: cmp_intel_transmeta\u003cbr\u003eAbbr Author: ottoni\u003cbr\u003eAbbr Publisher: cf\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2011],"y":["BT\u002fothers"],"type":"scatter"},{"hovertemplate":"Title: Binary translation: static, dynamic, retargetable?\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: static_dynamic_retarget\u003cbr\u003eAbbr Author: cifuentes\u003cbr\u003eAbbr Publisher: icsm\u003cbr\u003eCitations: 66\u003cbr\u003e","marker":{"size":17.132178380915544},"x":[1996],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: Welcome to the Opportunities of Binary Translation\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: chances\u003cbr\u003eAbbr Author: altman\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 88\u003cbr\u003e","marker":{"size":17.951466861932794},"x":[2000],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2001\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: bt_opt_challenges\u003cbr\u003eAbbr Author: altman\u003cbr\u003eAbbr Publisher: pieee\u003cbr\u003eCitations: 38\u003cbr\u003e","marker":{"size":15.570804437724497},"x":[2001],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: dbt_overview\u003cbr\u003eAbbr Author: mark\u003cbr\u003eAbbr Publisher: ukuug\u003cbr\u003eCitations: 23\u003cbr\u003e","marker":{"size":14.169925001442312},"x":[2003],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002fQEMU\u003cbr\u003eAbbr Title: qemu\u003cbr\u003eAbbr Author: bellard\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 2217\u003cbr\u003e","marker":{"size":27.23008730032342},"x":[2005],"y":["BT\u002fQEMU"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002fQEMU\u003cbr\u003eAbbr Title: qemu_multi_cores\u003cbr\u003eAbbr Author: cota\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2017],"y":["BT\u002fQEMU"],"type":"scatter"},{"hovertemplate":"Title: Real-Time Capable Retargeting of Xilinx MicroBlaze Binaries using QEMU A Feasibility Study\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002fQEMU\u002ftarget\u003cbr\u003eAbbr Title: xilinx_microblaze\u003cbr\u003eAbbr Author: yarza\u003cbr\u003eAbbr Publisher: rapido\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2018],"y":["BT\u002fQEMU\u002ftarget"],"type":"scatter"},{"hovertemplate":"Title: Automatic Vectorization by Runtime Binary Translation\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: runtime_vectorize\u003cbr\u003eAbbr Author: nakamura\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2011],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: Binary Mutation Testing Through Dynamic Translation\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: verify_by_dbt\u003cbr\u003eAbbr Author: becker\u003cbr\u003eAbbr Publisher: dsn\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2012],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: LLDSAL: a low-level domain-specific aspect language for dynamic code-generation and program modification\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: lldsal\u003cbr\u003eAbbr Author: payer\u003cbr\u003eAbbr Publisher: dsal\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2012],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: Static Binary Rewriting without Supplemental Information\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: static_no_extra_info\u003cbr\u003eAbbr Author: smithson\u003cbr\u003eAbbr Publisher: wcre\u003cbr\u003eCitations: 32\u003cbr\u003e","marker":{"size":15.088788238716907},"x":[2013],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: Ramblr: Making Reassembly Great Again\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: ramblr\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: ndss\u003cbr\u003eCitations: 71\u003cbr\u003e","marker":{"size":17.339850002884624},"x":[2017],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: Superset Disassembly: Statically Rewriting x86 Binaries Without Heuristics\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: superset_disassembly\u003cbr\u003eAbbr Author: bauman\u003cbr\u003eAbbr Publisher: ndss\u003cbr\u003eCitations: 40\u003cbr\u003e","marker":{"size":15.715104009236168},"x":[2018],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: From hack to elaborate technique - A survey on binary rewriting\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: wenzl\u003cbr\u003eAbbr Publisher: csur\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2019],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: The Janus triad: Exploiting parallelism through dynamic binary modification\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002frewrite\u003cbr\u003eAbbr Title: parallel_opt\u003cbr\u003eAbbr Author: zhou\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2019],"y":["BT\u002frewrite"],"type":"scatter"},{"hovertemplate":"Title: Pin: building customized program analysis tools with dynamic instrumentation\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: pin\u003cbr\u003eAbbr Author: luk\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 3914\u003cbr\u003e","marker":{"size":28.869593184356805},"x":[2005],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: mt\u003cbr\u003eAbbr Author: hazelwood\u003cbr\u003eAbbr Publisher: ismm\u003cbr\u003eCitations: 28\u003cbr\u003e","marker":{"size":14.715961990255144},"x":[2009],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: Chaperone - Runtime System for Instrumenting Applications via Partial Binary Translation\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: partial_bt\u003cbr\u003eAbbr Author: haber\u003cbr\u003eAbbr Publisher: systor\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2018],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: Cross-ISA machine instrumentation using fast and scalable dynamic binary translation\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: by_qemu\u003cbr\u003eAbbr Author: cota\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2019],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: RetroWrite: Statically Instrumenting COTS Binaries for Fuzzing and Sanitization\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: static\u003cbr\u003eAbbr Author: dinesh\u003cbr\u003eAbbr Publisher: snp\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2020],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: HERO: A novel malware detection framework based on binary translation\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fsecurity\u003cbr\u003eAbbr Title: malware_detect\u003cbr\u003eAbbr Author: guo\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 26\u003cbr\u003e","marker":{"size":14.509775004326936},"x":[2010],"y":["BT\u002fsecurity"],"type":"scatter"},{"hovertemplate":"Title: Fine-grained user-space security through virtualization\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002fsecurity\u003cbr\u003eAbbr Title: syscall\u003cbr\u003eAbbr Author: payer\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 63\u003cbr\u003e","marker":{"size":17.0},"x":[2011],"y":["BT\u002fsecurity"],"type":"scatter"},{"hovertemplate":"Title: Evaluation and Mitigation of Timing Side-Channel Leakages on Multiple-Target Dynamic Binary Translators\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002fsecurity\u003cbr\u003eAbbr Title: timing_side_channel\u003cbr\u003eAbbr Author: napoli\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["BT\u002fsecurity"],"type":"scatter"},{"hovertemplate":"Title: The design of a resourceable and retargetable binary translator\u003cbr\u003eYear: 1999\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: uqbt\u003cbr\u003eAbbr Author: cifuentes\u003cbr\u003eAbbr Publisher: wcre\u003cbr\u003eCitations: 46\u003cbr\u003e","marker":{"size":16.109177703355275},"x":[1999],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: UQBT: Adaptable Binary Translation at Low Cost\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: uqbt\u003cbr\u003eAbbr Author: van\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 112\u003cbr\u003e","marker":{"size":18.640357924830376},"x":[2000],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: Analysis of virtual method invocation for binary translation\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: virtual_method_detect\u003cbr\u003eAbbr Author: troger\u003cbr\u003eAbbr Publisher: wcre\u003cbr\u003eCitations: 18\u003cbr\u003e","marker":{"size":13.49585502688717},"x":[2002],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: sbt\u003cbr\u003eAbbr Author: angelone\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2006],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: arm_sbt\u003cbr\u003eAbbr Author: jiunn-yeu\u003cbr\u003eAbbr Publisher: odes\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2008],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: Towards a High-Performance RISC-V Emulator\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: BT\u002fstatic\u003cbr\u003eAbbr Title: riscv\u003cbr\u003eAbbr Author: lupori\u003cbr\u003eAbbr Publisher: hpcs\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2018],"y":["BT\u002fstatic"],"type":"scatter"},{"hovertemplate":"Title: Dynamic binary translation specialized for embedded systems\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: embed\u003cbr\u003eAbbr Author: kondoh\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2010],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: Scalable Multi-Core Simulation Using Parallel Dynamic Binary Translation\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: multicore\u003cbr\u003eAbbr Author: almer\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 23\u003cbr\u003e","marker":{"size":14.169925001442312},"x":[2011],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: A Parallel Dynamic Binary Translator for Efficient Multi-Core Simulation\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: multicore\u003cbr\u003eAbbr Author: almer\u003cbr\u003eAbbr Publisher: ijpp\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2013],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: Experiences with Dynamic Binary Translation in a Full System Simulator\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: ppc_java\u003cbr\u003eAbbr Author: kumar\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2013],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: Evaluation of dynamic binary translation techniques for full system virtualisation on ARMv7-A\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: armv7\u003cbr\u003eAbbr Author: penneman\u003cbr\u003eAbbr Publisher: jsa\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2016],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: Efficient asynchronous interrupt handling in a full-system instruction set simulator\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: async_interrupt_handle\u003cbr\u003eAbbr Author: spink\u003cbr\u003eAbbr Publisher: lctes\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2016],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: DBTOR: A Dynamic Binary Translation Architecture for Modern Embedded Systems\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: dbtor_for_embed\u003cbr\u003eAbbr Author: salgado\u003cbr\u003eAbbr Publisher: icit\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2019],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: A Dynamically Recompiling ARM Emulator\u003cbr\u003eYear: 2001\u003cbr\u003eCategory: BT\u002fTarmac\u003cbr\u003eAbbr Title: report\u003cbr\u003eAbbr Author: sharp\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2001],"y":["BT\u002fTarmac"],"type":"scatter"},{"hovertemplate":"Title: EATBit: Effective Automated Test for Binary Translation with High Code Coverage\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002ftest\u003cbr\u003eAbbr Title: code_coverage\u003cbr\u003eAbbr Author: guo\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT\u002ftest"],"type":"scatter"},{"hovertemplate":"Title: SimBench: A Portable Benchmarking Methodology for Full-System Simulators\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: BT\u002ftest\u003cbr\u003eAbbr Title: sys_bench\u003cbr\u003eAbbr Author: wagstaff\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2017],"y":["BT\u002ftest"],"type":"scatter"},{"hovertemplate":"Title: \u4ee3\u7801\u7ffb\u8bd1\u4e2dPERFORM\u548cGOTO\u8bed\u53e5\u590d\u5408\u7ed3\u6784\u7684\u53d8\u6362\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Build\u002fCompiler\u002ftrans\u003cbr\u003eAbbr Title: perform_goto\u003cbr\u003eAbbr Author: \u6b66\u6210\u5c97\u003cbr\u003eAbbr Publisher: \u8f6f\u4ef6\u5b66\u62a5\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2004],"y":["Build\u002fCompiler\u002ftrans"],"type":"scatter"},{"hovertemplate":"Title: Linux\u00ae emulation in FreeBSD\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: CompatLayer\u003cbr\u003eAbbr Title: linuxulator\u003cbr\u003eAbbr Author: divacky\u003cbr\u003eAbbr Publisher: freebsd\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2006],"y":["CompatLayer"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: CompatLayer\u002fUML\u003cbr\u003eAbbr Title: user_mode_linux\u003cbr\u003eAbbr Author: dike\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 253\u003cbr\u003e","marker":{"size":20.97736937354433},"x":[2006],"y":["CompatLayer\u002fUML"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: ISA\u003cbr\u003eAbbr Title: power_of_risc_cisc\u003cbr\u003eAbbr Author: blem\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 144\u003cbr\u003e","marker":{"size":19.35981818002987},"x":[2013],"y":["ISA"],"type":"scatter"},{"hovertemplate":"Title: Branch Vanguard: Decomposing Branch Functionality into Prediction and Resolution Instructions\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: ISA\u002fenhance\u003cbr\u003eAbbr Title: branch_predict\u003cbr\u003eAbbr Author: mcfarlin\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2015],"y":["ISA\u002fenhance"],"type":"scatter"},{"hovertemplate":"Title: Just-in-time optimizations for high-performance Java programs\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: java\u003cbr\u003eAbbr Author: cierniak\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 38\u003cbr\u003e","marker":{"size":15.570804437724497},"x":[1997],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: A JAVA ILP Machine Based on Fast Dynamic Compilation\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: java_vliw_processor\u003cbr\u003eAbbr Author: ebcioglu\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 37\u003cbr\u003e","marker":{"size":15.49585502688717},"x":[1997],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: CACAO - A 64 bit JavaVM Just-in-Time Compiler\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: cacao_java_alpha\u003cbr\u003eAbbr Author: krall\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 124\u003cbr\u003e","marker":{"size":18.931568569324174},"x":[1997],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Efficient JavaVM just-in-time compilation\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: cacao_java_efficient\u003cbr\u003eAbbr Author: krall\u003cbr\u003eAbbr Publisher: pact\u003cbr\u003eCitations: 142\u003cbr\u003e","marker":{"size":19.319742673556778},"x":[1998],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Fast, effective code generation in a just-in-time Java compiler\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: java_ia32\u003cbr\u003eAbbr Author: tabatabai\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 206\u003cbr\u003e","marker":{"size":20.38697391499865},"x":[1998],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: LaTTe: a Java VM just-in-time compiler with fast and efficient register allocation\u003cbr\u003eYear: 1999\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: latte_java\u003cbr\u003eAbbr Author: yang\u003cbr\u003eAbbr Publisher: pact\u003cbr\u003eCitations: 116\u003cbr\u003e","marker":{"size":18.74072943916681},"x":[1999],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: A brief history of just-in-time\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: aycock\u003cbr\u003eAbbr Publisher: csur\u003cbr\u003eCitations: 313\u003cbr\u003e","marker":{"size":21.589241497783252},"x":[2003],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Experiences with Multi-threading and Dynamic Class Loading in a Java Just-In-Time Compiler\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: testarossa_java\u003cbr\u003eAbbr Author: sundaresan\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 52\u003cbr\u003e","marker":{"size":16.455840909126398},"x":[2006],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Fast and Accurate Simulation using the LLVM Compiler Framework\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: llvm_sim\u003cbr\u003eAbbr Author: brandner\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 29\u003cbr\u003e","marker":{"size":14.813781191217037},"x":[2008],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Fast Instruction Set Simulation Using LLVM-based Dynamic Translation\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: llvm_sim\u003cbr\u003eAbbr Author: helmstetter\u003cbr\u003eAbbr Publisher: imecs\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2011],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: HHVM JIT: A Profile-Guided, Region-Based Compiler for PHP and Hack\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: hhvm_php\u003cbr\u003eAbbr Author: ottoni\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2018],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: A portable sampling-based profiler for Java virtual machines\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: jvm_profile\u003cbr\u003eAbbr Author: whaley\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 142\u003cbr\u003e","marker":{"size":19.319742673556778},"x":[2000],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Reducing the overhead of dynamic compilation\u003cbr\u003eYear: 2001\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: lazy_background\u003cbr\u003eAbbr Author: krintz\u003cbr\u003eAbbr Publisher: spe\u003cbr\u003eCitations: 70\u003cbr\u003e","marker":{"size":17.299494239009363},"x":[2001],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: A Region-Based Compilation Technique for a Java Just-In-Time Compiler\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: region_based\u003cbr\u003eAbbr Author: suganuma\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 61\u003cbr\u003e","marker":{"size":16.90839262077375},"x":[2003],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Efficient Java Exception Handling in Just-in-Time Compilation\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: exception_handling\u003cbr\u003eAbbr Author: lee\u003cbr\u003eAbbr Publisher: spe\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2004],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Trace-based just-in-time type specialization for dynamic languages\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: js_trace_based\u003cbr\u003eAbbr Author: gal\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 342\u003cbr\u003e","marker":{"size":21.844129532345626},"x":[2009],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: A Concurrent Trace-based Just-In-Time Compiler for JavaScript\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: js_trace_based\u003cbr\u003eAbbr Author: ha\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 28\u003cbr\u003e","marker":{"size":14.715961990255144},"x":[2009],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: A Trace-based Java JIT Compiler Retrofitted from a Method-based Compiler\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: from_method_to_trace\u003cbr\u003eAbbr Author: inoue\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 66\u003cbr\u003e","marker":{"size":17.132178380915544},"x":[2011],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: JIT Compilation Policy for Modern Machines\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: java_multicore\u003cbr\u003eAbbr Author: kulkarni\u003cbr\u003eAbbr Publisher: oopsla\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2011],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Reducing trace selection footprint for large-scale Java applications without performance loss\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: trace_saving_space\u003cbr\u003eAbbr Author: wu\u003cbr\u003eAbbr Publisher: oopsla\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2011],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Mitigating JIT Compilation Latency in Virtual Execution Environments\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: JIT\u002fopt\u003cbr\u003eAbbr Title: low_latency\u003cbr\u003eAbbr Author: kristien\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["JIT\u002fopt"],"type":"scatter"},{"hovertemplate":"Title: Exokernel: An Operating Application-Level System Architecture Resource Management\u003cbr\u003eYear: 1995\u003cbr\u003eCategory: Kernel\u002fexo\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: engler\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 1259\u003cbr\u003e","marker":{"size":25.59841603677456},"x":[1995],"y":["Kernel\u002fexo"],"type":"scatter"},{"hovertemplate":"Title: READ-COPY UPDATE: USING EXECUTION HISTORY TO SOLVE CONCURRENCY PROBLEMS\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Kernel\u002fLinux\u003cbr\u003eAbbr Title: rcu\u003cbr\u003eAbbr Author: mckenney\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 216\u003cbr\u003e","marker":{"size":20.523102464888957},"x":[2002],"y":["Kernel\u002fLinux"],"type":"scatter"},{"hovertemplate":"Title: The Linux Scheduler: a Decade of Wasted Cores\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Kernel\u002fLinux\u003cbr\u003eAbbr Title: sched_bug\u003cbr\u003eAbbr Author: lozi\u003cbr\u003eAbbr Publisher: eurosys\u003cbr\u003eCitations: 120\u003cbr\u003e","marker":{"size":18.83772647454919},"x":[2016],"y":["Kernel\u002fLinux"],"type":"scatter"},{"hovertemplate":"Title: RCU Usage In the Linux Kernel: Eighteen Years Later\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: Kernel\u002fLinux\u003cbr\u003eAbbr Title: rcu\u003cbr\u003eAbbr Author: mckenney\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["Kernel\u002fLinux"],"type":"scatter"},{"hovertemplate":"Title: On u-Kernel Construction\u003cbr\u003eYear: 1995\u003cbr\u003eCategory: Kernel\u002fmicro\u003cbr\u003eAbbr Title: u_kernel\u003cbr\u003eAbbr Author: lietdke\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 308\u003cbr\u003e","marker":{"size":21.54292605580875},"x":[1995],"y":["Kernel\u002fmicro"],"type":"scatter"},{"hovertemplate":"Title: From L3 to seL4 What Have We Learnt in 20 Years of L4 Microkernels?\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Kernel\u002fmicro\u003cbr\u003eAbbr Title: l3_sel4\u003cbr\u003eAbbr Author: elphinstone\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 126\u003cbr\u003e","marker":{"size":18.97736937354433},"x":[2013],"y":["Kernel\u002fmicro"],"type":"scatter"},{"hovertemplate":"Title: The Multikernel: A new OS architecture for scalable multicore systems\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Kernel\u002fmulti\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: baumann\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 856\u003cbr\u003e","marker":{"size":24.486302788225},"x":[2009],"y":["Kernel\u002fmulti"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1991\u003cbr\u003eCategory: Lang\u002fIR\u003cbr\u003eAbbr Title: ssa\u003cbr\u003eAbbr Author: cytron\u003cbr\u003eAbbr Publisher: toplas\u003cbr\u003eCitations: 2317\u003cbr\u003e","marker":{"size":27.357329702012944},"x":[1991],"y":["Lang\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: Lang\u002fIR\u003cbr\u003eAbbr Title: llvm\u003cbr\u003eAbbr Author: lattner\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 241\u003cbr\u003e","marker":{"size":20.83772647454919},"x":[2000],"y":["Lang\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Lang\u002fIR\u003cbr\u003eAbbr Title: llvm\u003cbr\u003eAbbr Author: lattner\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 4340\u003cbr\u003e","marker":{"size":29.167623414505762},"x":[2004],"y":["Lang\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Lang\u002fIR\u003cbr\u003eAbbr Title: importance\u003cbr\u003eAbbr Author: chow\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Lang\u002fIR"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1989\u003cbr\u003eCategory: Lang\u002fLisp\u003cbr\u003eAbbr Title: intro_sym_comp\u003cbr\u003eAbbr Author: touretzky\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 32\u003cbr\u003e","marker":{"size":15.088788238716907},"x":[1989],"y":["Lang\u002fLisp"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Lang\u002fSMT-LIB\u003cbr\u003eAbbr Title: smt_lib_v2_ref\u003cbr\u003eAbbr Author: barrett\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 817\u003cbr\u003e","marker":{"size":24.3519140658835},"x":[2010],"y":["Lang\u002fSMT-LIB"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Lang\u002fSMT-LIB\u003cbr\u003eAbbr Title: smt_lib_v2\u003cbr\u003eAbbr Author: cok\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 47\u003cbr\u003e","marker":{"size":16.169925001442312},"x":[2012],"y":["Lang\u002fSMT-LIB"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Lang\u002fWebAsm\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: haas\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 194\u003cbr\u003e","marker":{"size":20.21466062749922},"x":[2017],"y":["Lang\u002fWebAsm"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Lang\u002fWebAsm\u003cbr\u003eAbbr Title: memory_model\u003cbr\u003eAbbr Author: watt\u003cbr\u003eAbbr Publisher: oopsla\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2019],"y":["Lang\u002fWebAsm"],"type":"scatter"},{"hovertemplate":"Title: Syntax and semantics of the weak consistency model specification language cat\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Mem\u003cbr\u003eAbbr Title: cat\u003cbr\u003eAbbr Author: alglave\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 18\u003cbr\u003e","marker":{"size":13.49585502688717},"x":[2016],"y":["Mem"],"type":"scatter"},{"hovertemplate":"Title: Foundations of Empirical Memory Consistency Testing\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: Mem\u003cbr\u003eAbbr Title: consistency_test\u003cbr\u003eAbbr Author: kirkham\u003cbr\u003eAbbr Publisher: oopsla\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["Mem"],"type":"scatter"},{"hovertemplate":"Title: Automatically Comparing Memory Consistency Models\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Mem\u002fmodel\u003cbr\u003eAbbr Title: memalloy\u003cbr\u003eAbbr Author: wickerson\u003cbr\u003eAbbr Publisher: popl\u003cbr\u003eCitations: 77\u003cbr\u003e","marker":{"size":17.570804437724497},"x":[2017],"y":["Mem\u002fmodel"],"type":"scatter"},{"hovertemplate":"Title: How to Use SimPoint to Pick Simulation Points\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Characterizing\u003cbr\u003eAbbr Title: simpoint\u003cbr\u003eAbbr Author: hamerly\u003cbr\u003eAbbr Publisher: sigmetrics_per\u003cbr\u003eCitations: 69\u003cbr\u003e","marker":{"size":17.258566033889934},"x":[2004],"y":["Characterizing"],"type":"scatter"},{"hovertemplate":"Title: Computer Architecture Techniques for Power-Efficiency\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: Power\u003cbr\u003eAbbr Title: efficiency\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2008],"y":["Power"],"type":"scatter"},{"hovertemplate":"Title: McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Power\u003cbr\u003eAbbr Title: mcpat\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 2319\u003cbr\u003e","marker":{"size":27.35981818002987},"x":[2009],"y":["Power"],"type":"scatter"},{"hovertemplate":"Title: The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Power\u003cbr\u003eAbbr Title: mcpat\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 180\u003cbr\u003e","marker":{"size":19.99969177416641},"x":[2011],"y":["Power"],"type":"scatter"},{"hovertemplate":"Title: High-Resolution Online Power Monitoring for Modern Microprocessors\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Power\u003cbr\u003eAbbr Title: high_resolution\u003cbr\u003eAbbr Author: oboril\u003cbr\u003eAbbr Publisher: date\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2015],"y":["Power"],"type":"scatter"},{"hovertemplate":"Title: Empirical Study of Power Consumption of x86-64 Instruction Decoder\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Arch\u002fDecoder\u003cbr\u003eAbbr Title: x86_decoder\u003cbr\u003eAbbr Author: hirki\u003cbr\u003eAbbr Publisher: cooldc\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2016],"y":["Arch\u002fDecoder"],"type":"scatter"},{"hovertemplate":"Title: RERANZ: A Light-Weight Virtual Machine to Mitigate Memory Disclosure Attacks\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: security\u003cbr\u003eAbbr Title: vm_mem_disclosure\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2017],"y":["security"],"type":"scatter"},{"hovertemplate":"Title: SafeHidden: An Efficient and Secure Information Hiding Technique Using Re-randomization\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: security\u003cbr\u003eAbbr Title: re_random\u003cbr\u003eAbbr Author: wwwang\u003cbr\u003eAbbr Publisher: usenix_security\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2019],"y":["security"],"type":"scatter"},{"hovertemplate":"Title: Complete computer system simulation: the SimOS approach\u003cbr\u003eYear: 1995\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: simos\u003cbr\u003eAbbr Author: rosenblum\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 528\u003cbr\u003e","marker":{"size":23.094247824228052},"x":[1995],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: SimpleScalar: an infrastructure for computer system modeling\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: simplescalar_interp\u003cbr\u003eAbbr Author: austin\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 1729\u003cbr\u003e","marker":{"size":26.513112645048174},"x":[2002],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Simics: A full system simulation platform\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: simics\u003cbr\u003eAbbr Author: magnusson\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 2168\u003cbr\u003e","marker":{"size":27.165628675344546},"x":[2002],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: smarts\u003cbr\u003eAbbr Author: wunderlich\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 351\u003cbr\u003e","marker":{"size":21.918863237274593},"x":[2003],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: simflex\u003cbr\u003eAbbr Author: hardavellas\u003cbr\u003eAbbr Publisher: perv\u003cbr\u003eCitations: 156\u003cbr\u003e","marker":{"size":19.589241497783256},"x":[2004],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset\u003cbr\u003eYear: 2005\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: gems\u003cbr\u003eAbbr Author: martin\u003cbr\u003eAbbr Publisher: carn\u003cbr\u003eCitations: 1612\u003cbr\u003e","marker":{"size":26.311061446311285},"x":[2005],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Giano: The Two-Headed System Simulator\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: giano_sw_hw_co\u003cbr\u003eAbbr Author: forin\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 33\u003cbr\u003e","marker":{"size":15.174925682500678},"x":[2006],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: The Liberty Simulation Environment: A Deliberate Approach to High-Level System Modeling\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: lse_high_level\u003cbr\u003eAbbr Author: vachharajani\u003cbr\u003eAbbr Publisher: tocs\u003cbr\u003eCitations: 42\u003cbr\u003e","marker":{"size":15.852529509404196},"x":[2006],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: SimFlex: Statistical Sampling of Computer System Simulation\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: simflex\u003cbr\u003eAbbr Author: wenisch\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 343\u003cbr\u003e","marker":{"size":21.852529509404196},"x":[2006],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: yi\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 97\u003cbr\u003e","marker":{"size":18.229419688230415},"x":[2006],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: ptlsim_cycle_accurate\u003cbr\u003eAbbr Author: yourst\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 393\u003cbr\u003e","marker":{"size":22.24410363891275},"x":[2007],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: ARMISS: An Instruction Set Simulator for the ARM Architecture\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: armiss\u003cbr\u003eAbbr Author: lv\u003cbr\u003eAbbr Publisher: icess\u003cbr\u003eCitations: 12\u003cbr\u003e","marker":{"size":12.400879436282185},"x":[2008],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: COTSon: infrastructure for full system simulation\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: cotson\u003cbr\u003eAbbr Author: argollo\u003cbr\u003eAbbr Publisher: opsr\u003cbr\u003eCitations: 211\u003cbr\u003e","marker":{"size":20.455840909126398},"x":[2009],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Using Binary Translation in Event Driven Simulation for Fast and Flexible MPSoC Simulation\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: bt_acc\u003cbr\u003eAbbr Author: gligor\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 69\u003cbr\u003e","marker":{"size":17.258566033889934},"x":[2009],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: cotson\u003cbr\u003eAbbr Author: ryckbosch\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 21\u003cbr\u003e","marker":{"size":13.918863237274595},"x":[2010],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: MARSSx86: A Full System Simulator for x86 CPUs\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: marss_multicore\u003cbr\u003eAbbr Author: patel\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 382\u003cbr\u003e","marker":{"size":22.162401163849914},"x":[2011],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: Sources of error in full-system simulation\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: error_analysis\u003cbr\u003eAbbr Author: gutierrez\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 110\u003cbr\u003e","marker":{"size":18.588831732700214},"x":[2014],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: DARTS: Performance-Counter Driven Sampling Using Binary Translators\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Sim\u003cbr\u003eAbbr Title: bt_sampling\u003cbr\u003eAbbr Author: kumar\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2017],"y":["Sim"],"type":"scatter"},{"hovertemplate":"Title: The Purely Functional Software Deployment Model\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Distro\u002fNix\u003cbr\u003eAbbr Title: intro\u003cbr\u003eAbbr Author: dolstra\u003cbr\u003eAbbr Publisher: phd_thesis\u003cbr\u003eCitations: 128\u003cbr\u003e","marker":{"size":19.022454510846508},"x":[2006],"y":["Distro\u002fNix"],"type":"scatter"},{"hovertemplate":"Title: Quantum Computing for Computer Architects\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: quantum_comp\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2006],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Transactional Memory\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: transactional_mem\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2006],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Fault Tolerant Computer Architecture\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: fault_tolerant_arch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2009],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: On-Chip Networks\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: on_chip_networks\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2009],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Introduction to Reconfigurable Supercomputing\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: reconf_supercomp\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2009],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: The Datacenter as a Computer An Introduction to the Design of Warehouse-Scale Machines\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: datacenter_design\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2009],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Computer Architecture Performance Evaluation Methods\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: arch_perf_eval\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Transactional Memory 2nd edition\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: transactional_mem\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Processor Microarchitecture An Implementation Perspective\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: uarch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2010],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: A Primer on Memory Consistency and Cache Coherence\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: consistency_coherence\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2011],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Multi-Core Cache Hierarchies\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: multicore_cache\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2011],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Quantum Computing for Computer Architects Second Edition\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: quantum_comp\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2011],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: perf_tuning_gpgpu\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2012],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Security Basics for Computer Architects\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: arch_security\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Multithreading Architecture\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: multithread_arch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Optimization and Mathematical Modeling in Computer Architecture\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: arch_opt_model\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Shared-Memory Synchronization\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: shared_mem_sync\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Resilient Architecture Design for Voltage Variation\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: volt_var_resilient\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: FPGA-Accelerated Simulation of Computer Systems\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: fpga_acc_sim\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: A Primer on Hardware Prefetching\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: hw_prefetch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Analyzing Analytics\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: analyzing_analytics\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Customizable Computing\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: customizable_comp\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Die-stacking Architecture\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: die_stacking_arch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Research Infrastructures for Hardware Accelerators\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: hw_acc_research\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: A Primer on Compression in the Memory Hierarchy\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: mem_compression\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Single-Instruction Multiple-Data Execution\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: simd\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Architectural and Operating System Support for Virtual Memory\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: virtual_mem\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Deep Learning for Computer Architects\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: deep_learning\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Hardware and Software Support for Virtualization\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: hw_sw_virt\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: On-Chip Networks Second Edition\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: on_chip_networks\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Space-Time Computing with Temporal Neural Networks\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: temporal_NN\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: General-Purpose Graphics Processor Architectures\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: gpgpu_arch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2018],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Compiling Algorithmsfor Heterogeneous Systems\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: heterogeneous_compile\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2018],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Principles of Secure Processor Architecture Design\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: secure_processor_arch\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2018],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: Cache Replacement Policies\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Temp\u003cbr\u003eAbbr Title: cache_replacement\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: slca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["Temp"],"type":"scatter"},{"hovertemplate":"Title: A Complete Formal Semantics of x86-64 User-Level Instruction Set Architecture\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: x64_validation\u003cbr\u003eAbbr Author: dasgupta\u003cbr\u003eAbbr Publisher: sigplan\u003cbr\u003eCitations: 24\u003cbr\u003e","marker":{"size":14.287712379549449},"x":[2019],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: The Sail instruction-set semantics specification language\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: sail\u003cbr\u003eAbbr Author: armstrong\u003cbr\u003eAbbr Publisher: manual\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2021],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 1988\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: 386\u003cbr\u003eAbbr Author: smith\u003cbr\u003eAbbr Publisher: programmers_journal\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[1988],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: intel_secure_vmm\u003cbr\u003eAbbr Author: robin\u003cbr\u003eAbbr Publisher: usenix_security\u003cbr\u003eCitations: 325\u003cbr\u003e","marker":{"size":21.697456308462154},"x":[2000],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: Memory Resource Management in VMware ESX Server\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: esx\u003cbr\u003eAbbr Author: waldspurger\u003cbr\u003eAbbr Publisher: opsr\u003cbr\u003eCitations: 1402\u003cbr\u003e","marker":{"size":25.908598587239798},"x":[2002],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: Xen and the Art of Virtualization\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: xen\u003cbr\u003eAbbr Author: barham\u003cbr\u003eAbbr Publisher: opsr\u003cbr\u003eCitations: 6475\u003cbr\u003e","marker":{"size":30.321774540605134},"x":[2003],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: cmp_soft_hard_x86\u003cbr\u003eAbbr Author: adams\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 700\u003cbr\u003e","marker":{"size":23.906541268021247},"x":[2006],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: intel_hw\u003cbr\u003eAbbr Author: neiger\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 255\u003cbr\u003e","marker":{"size":21.0},"x":[2006],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: dbt_hypervisors\u003cbr\u003eAbbr Author: karollil\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2007],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: kvm\u003cbr\u003eAbbr Author: kivity\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 1556\u003cbr\u003e","marker":{"size":26.209106458158075},"x":[2007],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: dune\u003cbr\u003eAbbr Author: belay\u003cbr\u003eAbbr Publisher: osdi\u003cbr\u003eCitations: 215\u003cbr\u003e","marker":{"size":20.509775004326936},"x":[2012],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: Native Simulation of Complex VLIW Instruction Sets using Static Binary Translation and Hardware-Assisted Virtualization\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: static_trans_vliw\u003cbr\u003eAbbr Author: hamayun\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 5\u003cbr\u003e","marker":{"size":10.169925001442312},"x":[2013],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: Efficient Virtualization on Embedded platforms Power Architecture\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Virt\u003cbr\u003eAbbr Title: ppc_embed\u003cbr\u003eAbbr Author: mittal\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2013],"y":["Virt"],"type":"scatter"},{"hovertemplate":"Title: Xen and the Art of Virtualization\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: Virt\u002f\u003cbr\u003eAbbr Title: xen\u003cbr\u003eAbbr Author: paul\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 5036\u003cbr\u003e","marker":{"size":29.59669803131637},"x":[2003],"y":["Virt\u002f"],"type":"scatter"},{"hovertemplate":"Title: Efficient Memory Virtualization for Cross-ISA System Mode Emulation\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: espt\u003cbr\u003eAbbr Author: chang\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2014],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: opt_qemu_sys\u003cbr\u003eAbbr Author: tong\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2015],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: A Dual-TLB Method for MIPS Heterogeneous Virtualization\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: dual_tlb\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: \u57fa\u4e8e\u53ccTLB\u7684\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u8bbf\u5b58\u52a0\u901f\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: dual_tlb\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: HSPT: Practical Implementation and Efficient Management of Embedded Shadow Page Tables for Cross-ISA System Virtual Machines\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: hspt\u003cbr\u003eAbbr Author: wang\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 10\u003cbr\u003e","marker":{"size":11.918863237274595},"x":[2015],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: Acceleration of memory accesses in dynamic binary translation\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: 1_qemu_dune_2_lkm\u003cbr\u003eAbbr Author: faravelon\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2018],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: BTMMU: An Efficient and Versatile Cross-ISA Memory Virtualization\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: Virt\u002faddr_trans\u003cbr\u003eAbbr Title: btmmu\u003cbr\u003eAbbr Author: huang\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2021],"y":["Virt\u002faddr_trans"],"type":"scatter"},{"hovertemplate":"Title: MagiXen: Combining Binary Translation and Virtualization\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Virt\u002fBT\u003cbr\u003eAbbr Title: magixen\u003cbr\u003eAbbr Author: chapman\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2007],"y":["Virt\u002fBT"],"type":"scatter"},{"hovertemplate":"Title: A Retargetable System-Level DBT Hypervisor\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Virt\u002fBT\u003cbr\u003eAbbr Title: cross_arch_captive\u003cbr\u003eAbbr Author: spink\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2016],"y":["Virt\u002fBT"],"type":"scatter"},{"hovertemplate":"Title: Efficient Cross-architecture Hardware Virtualisation\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Virt\u002fBT\u003cbr\u003eAbbr Title: cross_arch_captive\u003cbr\u003eAbbr Author: spink\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["Virt\u002fBT"],"type":"scatter"},{"hovertemplate":"Title: Hardware-Accelerated Cross-Architecture Full-System Virtualization\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Virt\u002fBT\u003cbr\u003eAbbr Title: cross_arch_captive\u003cbr\u003eAbbr Author: spink\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2019],"y":["Virt\u002fBT"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: deprecated\u002fW.Survey\u003cbr\u003eAbbr Title: fpga_deep_learning\u003cbr\u003eAbbr Author: kaiyuan_guo\u003cbr\u003eAbbr Publisher: trets\u003cbr\u003eCitations: 38\u003cbr\u003e","marker":{"size":15.570804437724497},"x":[2019],"y":["deprecated\u002fW.Survey"],"type":"scatter"},{"hovertemplate":"Title: 0\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: deprecated\u002fW.Survey\u003cbr\u003eAbbr Title: deep_conv_NN\u003cbr\u003eAbbr Author: khan\u003cbr\u003eAbbr Publisher: air\u003cbr\u003eCitations: 250\u003cbr\u003e","marker":{"size":20.943087107901544},"x":[2020],"y":["deprecated\u002fW.Survey"],"type":"scatter"},{"hovertemplate":"Title: Compilation and Virtualization in the HiPEAC vision\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: IndustryReport\u003cbr\u003eAbbr Title: compile_virt_future\u003cbr\u003eAbbr Author: bertin\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2010],"y":["IndustryReport"],"type":"scatter"},{"hovertemplate":"Title: Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA\u003cbr\u003eYear: 2001\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: ucache\u003cbr\u003eAbbr Author: solomon\u003cbr\u003eAbbr Publisher: islped\u003cbr\u003eCitations: 44\u003cbr\u003e","marker":{"size":15.98370619265935},"x":[2001],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: ucache\u003cbr\u003eAbbr Author: solomon\u003cbr\u003eAbbr Publisher: tvlsi\u003cbr\u003eCitations: 44\u003cbr\u003e","marker":{"size":15.98370619265935},"x":[2003],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: P6 Microcode Can Be Patched\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: p6_microcode\u003cbr\u003eAbbr Author: gwennap\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[1997],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: NEC v. Intel: A Guide to Using \"Clean Room\" Procedures as Evidence\u003cbr\u003eYear: 1990\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: nec_intel\u003cbr\u003eAbbr Author: elkins\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[1990],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: Improving the Utilization of Micro-operation Caches in x86 Processors\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: improve_ucache\u003cbr\u003eAbbr Author: kotra\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2020],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: Reverse Engineering x86 Processor Microcode\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: reverse_engineer\u003cbr\u003eAbbr Author: koppe\u003cbr\u003eAbbr Publisher: usenix_security\u003cbr\u003eCitations: 16\u003cbr\u003e","marker":{"size":13.174925682500678},"x":[2019],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: Detailed Models of Instruction Set Architectures: From Pseudocode to Formal Semantics\u003cbr\u003eYear: 2018\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: sail\u003cbr\u003eAbbr Author: armstrong\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2018],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: inst\u003cbr\u003eAbbr Author: fog\u003cbr\u003eAbbr Publisher: manual\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2021],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: The microarchitecture of Intel, AMD, and VIA CPUs\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: ISA\u002fx86\u003cbr\u003eAbbr Title: uarch\u003cbr\u003eAbbr Author: fog\u003cbr\u003eAbbr Publisher: manual\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["ISA\u002fx86"],"type":"scatter"},{"hovertemplate":"Title: A Tutorial Introduction to the ARM and POWER Relaxed Memory Models\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: Mem\u002fmodel\u003cbr\u003eAbbr Title: arm_ppc\u003cbr\u003eAbbr Author: maranget\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2012],"y":["Mem\u002fmodel"],"type":"scatter"},{"hovertemplate":"Title: An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: sail\u003cbr\u003eAbbr Author: gray\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 31\u003cbr\u003e","marker":{"size":15.0},"x":[2015],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: Lem: reusable engineering of real-world semantics\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: lem\u003cbr\u003eAbbr Author: mulligan\u003cbr\u003eAbbr Publisher: icfp\u003cbr\u003eCitations: 79\u003cbr\u003e","marker":{"size":17.643856189774723},"x":[2014],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: PALcode for Alpha Microprocessors System Design Guide\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: palcode\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: manual\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[1996],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: CakeML: A Verified Implementation of ML\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: cakeml_x64\u003cbr\u003eAbbr Author: kumar\u003cbr\u003eAbbr Publisher: popl\u003cbr\u003eCitations: 303\u003cbr\u003e","marker":{"size":21.49585502688717},"x":[2014],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: \u9762\u5411\u56fd\u4ea7\u5904\u7406\u5668\u7684\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u5173\u952e\u6280\u672f\u7814\u7a76\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: \u7533\u5a01\u003cbr\u003eAbbr Author: \u5218\u6653\u6960\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["BT"],"type":"scatter"},{"hovertemplate":"Title: Inexact Graph Matching Using Estimation of Distribution Algorithms\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Algo\u002fGraph\u003cbr\u003eAbbr Title: inexact_match\u003cbr\u003eAbbr Author: bengoetxea\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 107\u003cbr\u003e","marker":{"size":18.509775004326936},"x":[2002],"y":["Algo\u002fGraph"],"type":"scatter"},{"hovertemplate":"Title: A graph distance metric based on the maximal common subgraph\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: Algo\u002fGraph\u003cbr\u003eAbbr Title: distance\u003cbr\u003eAbbr Author: bunke\u003cbr\u003eAbbr Publisher: prl\u003cbr\u003eCitations: 775\u003cbr\u003e","marker":{"size":24.199825684374254},"x":[1998],"y":["Algo\u002fGraph"],"type":"scatter"},{"hovertemplate":"Title: A Short Survey of Recent Advances in Graph Matching\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Algo\u002fGraph\u003cbr\u003eAbbr Title: survey\u003cbr\u003eAbbr Author: yan\u003cbr\u003eAbbr Publisher: icmr\u003cbr\u003eCitations: 108\u003cbr\u003e","marker":{"size":18.53636864955385},"x":[2016],"y":["Algo\u002fGraph"],"type":"scatter"},{"hovertemplate":"Title: iGraphMatch: an R Package for the Analysis of Graph Matching\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: Algo\u002fGraph\u003cbr\u003eAbbr Title: igraphmatch\u003cbr\u003eAbbr Author: qiao\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2021],"y":["Algo\u002fGraph"],"type":"scatter"},{"hovertemplate":"Title: Fast location of similar code fragments using semantic 'juice'\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: locate\u003cbr\u003eAbbr Author: lakhotia\u003cbr\u003eAbbr Publisher: pprew\u003cbr\u003eCitations: 75\u003cbr\u003e","marker":{"size":17.49585502688717},"x":[2013],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: Attributed Graph Mining and Matching: An Attempt to Define and Extract Soft Attributed Patterns\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Algo\u002fGraph\u003cbr\u003eAbbr Title: attributed\u003cbr\u003eAbbr Author: zhang\u003cbr\u003eAbbr Publisher: cvpr\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2014],"y":["Algo\u002fGraph"],"type":"scatter"},{"hovertemplate":"Title: Stratified synthesis: automatically learning the x86-64 instruction set\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: ISA\u002fSemantics\u003cbr\u003eAbbr Title: learn\u003cbr\u003eAbbr Author: heule\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 56\u003cbr\u003e","marker":{"size":16.665780028329483},"x":[2016],"y":["ISA\u002fSemantics"],"type":"scatter"},{"hovertemplate":"Title: HIPStR: Heterogeneous-ISA Program State Relocation\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: mitigate_rop_attack\u003cbr\u003eAbbr Author: venkat\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 26\u003cbr\u003e","marker":{"size":14.509775004326936},"x":[2016],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: X-cache: a modular architecture for domain-specific caches\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: Arch\u002fCache\u003cbr\u003eAbbr Title: dsa_cache\u003cbr\u003eAbbr Author: sedaghati\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["Arch\u002fCache"],"type":"scatter"},{"hovertemplate":"Title: Shade: a fast instruction-set simulator for execution profiling\u003cbr\u003eYear: 1994\u003cbr\u003eCategory: BT\u002foldProj\u003cbr\u003eAbbr Title: shade\u003cbr\u003eAbbr Author: cmelik\u003cbr\u003eAbbr Publisher: sigmetrics\u003cbr\u003eCitations: 750\u003cbr\u003e","marker":{"size":24.105338195028544},"x":[1994],"y":["BT\u002foldProj"],"type":"scatter"},{"hovertemplate":"Title: Taxonomy of Data Prefetching for Multicore Processors\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Arch\u002fCache\u003cbr\u003eAbbr Title: prefetch_intro\u003cbr\u003eAbbr Author: byna\u003cbr\u003eAbbr Publisher: jcst\u003cbr\u003eCitations: 37\u003cbr\u003e","marker":{"size":15.49585502688717},"x":[2009],"y":["Arch\u002fCache"],"type":"scatter"},{"hovertemplate":"Title: \u6307\u4ee4\u96c6\u6a21\u62df\u5668\u7684\u8f6f\u786c\u4ef6\u534f\u540c\u52a0\u901f\u6280\u672f\u7814\u7a76\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: \u534f\u5904\u7406\u5668\u003cbr\u003eAbbr Author: \u4f59\u5b50\u6fe0\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: An In-Depth Analysis of Disassembly on Full-Scale x86\u002fx64 Binaries\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Build\u002fDisassemble\u003cbr\u003eAbbr Title: accuracy\u003cbr\u003eAbbr Author: andriesse\u003cbr\u003eAbbr Publisher: usenix_security\u003cbr\u003eCitations: 112\u003cbr\u003e","marker":{"size":18.640357924830376},"x":[2016],"y":["Build\u002fDisassemble"],"type":"scatter"},{"hovertemplate":"Title: Lasagne: A Static Binary Translator for Weak Memory Model Architectures\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: BT\u002fMem\u002forder\u003cbr\u003eAbbr Title: sbt_tso_weak\u003cbr\u003eAbbr Author: sprokholt\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["BT\u002fMem\u002forder"],"type":"scatter"},{"hovertemplate":"Title: ArMOR: Defending Against Memory Consistency Model Mismatches in Heterogeneous Architectures\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002fMem\u002forder\u003cbr\u003eAbbr Title: cmp_and_bt\u003cbr\u003eAbbr Author: lustig\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 34\u003cbr\u003e","marker":{"size":15.258566033889933},"x":[2015],"y":["BT\u002fMem\u002forder"],"type":"scatter"},{"hovertemplate":"Title: Optimizing Indirect Branches in Dynamic Binary Translators\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: indirect_jump_mambox64\u003cbr\u003eAbbr Author: dantras\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2016],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Evaluating indirect branch handling mechanisms in software dynamic translation systems\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: evaluate\u003cbr\u003eAbbr Author: hiser\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 73\u003cbr\u003e","marker":{"size":17.4189067312579},"x":[2007],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Multiple instruction sets architecture (MISA)\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: Arch\u002fHT\u003cbr\u003eAbbr Title: multi_isa\u003cbr\u003eAbbr Author: karaki\u003cbr\u003eAbbr Publisher: iceac\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2011],"y":["Arch\u002fHT"],"type":"scatter"},{"hovertemplate":"Title: TUNING THE PENTIUM PRO MICROARCHIT\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: Arch\u003cbr\u003eAbbr Title: tuning_pentium_pro\u003cbr\u003eAbbr Author: papworth\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 147\u003cbr\u003e","marker":{"size":19.4189067312579},"x":[1996],"y":["Arch"],"type":"scatter"},{"hovertemplate":"Title: An Instruction Set and Microarchitecture for Instruction Level Distributed Processing\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: ISA\u003cbr\u003eAbbr Title: ildp\u003cbr\u003eAbbr Author: kim\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 99\u003cbr\u003e","marker":{"size":18.287712379549447},"x":[2002],"y":["ISA"],"type":"scatter"},{"hovertemplate":"Title: Exploring Instruction Fusion Opportunities in General Purpose Processors\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: ISA\u002fFusion\u003cbr\u003eAbbr Title: fuse_mem\u003cbr\u003eAbbr Author: singh\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["ISA\u002fFusion"],"type":"scatter"},{"hovertemplate":"Title: rv8: a high performance RISC-V to x86 binary translator\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: ISA\u002fFusion\u003cbr\u003eAbbr Title: bt_fuse_riscv_x86\u003cbr\u003eAbbr Author: clark\u003cbr\u003eAbbr Publisher: carrv\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2017],"y":["ISA\u002fFusion"],"type":"scatter"},{"hovertemplate":"Title: Efficient Multiple-ISA Embedded Processor Core Design Based on RISC-V\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: co_design_arm32_riscv\u003cbr\u003eAbbr Author: cheng\u003cbr\u003eAbbr Publisher: carrv\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Synthesis of Application Specific Instructions for Embedded DSP Software\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: ISA\u002fGenerated\u003cbr\u003eAbbr Title: subset_sum\u003cbr\u003eAbbr Author: choi\u003cbr\u003eAbbr Publisher: iccad\u003cbr\u003eCitations: 92\u003cbr\u003e","marker":{"size":18.078317622216062},"x":[1998],"y":["ISA\u002fGenerated"],"type":"scatter"},{"hovertemplate":"Title: Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: ISA\u002fGenerated\u003cbr\u003eAbbr Title: near_optimal_cuts\u003cbr\u003eAbbr Author: atasu\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 363\u003cbr\u003e","marker":{"size":22.015589280397393},"x":[2003],"y":["ISA\u002fGenerated"],"type":"scatter"},{"hovertemplate":"Title: Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: ISA\u002fGenerated\u003cbr\u003eAbbr Title: near_optimal_cuts\u003cbr\u003eAbbr Author: atasu\u003cbr\u003eAbbr Publisher: ijpp\u003cbr\u003eCitations: 363\u003cbr\u003e","marker":{"size":22.015589280397393},"x":[2003],"y":["ISA\u002fGenerated"],"type":"scatter"},{"hovertemplate":"Title: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: ISA\u002fFusion\u002fNonExec\u003cbr\u003eAbbr Title: profile_minigraph\u003cbr\u003eAbbr Author: bracy\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 69\u003cbr\u003e","marker":{"size":17.258566033889934},"x":[2004],"y":["ISA\u002fFusion\u002fNonExec"],"type":"scatter"},{"hovertemplate":"Title: DYNAMIC INSTRUCTION FUSION\u003cbr\u003eYear: 2012\u003cbr\u003eCategory: ISA\u002fFusion\u002fNonExec\u003cbr\u003eAbbr Title: hw_dynamic\u003cbr\u003eAbbr Author: lee\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2012],"y":["ISA\u002fFusion\u002fNonExec"],"type":"scatter"},{"hovertemplate":"Title: Instruction Customization: A Challenge in ASIP Realization\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: ISA\u002fGenerated\u003cbr\u003eAbbr Title: overview\u003cbr\u003eAbbr Author: shrimal\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2014],"y":["ISA\u002fGenerated"],"type":"scatter"},{"hovertemplate":"Title: Code Density Concerns for New Architectures\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: ISA\u003cbr\u003eAbbr Title: density\u003cbr\u003eAbbr Author: weaver\u003cbr\u003eAbbr Publisher: iccd\u003cbr\u003eCitations: 20\u003cbr\u003e","marker":{"size":13.784634845557521},"x":[2009],"y":["ISA"],"type":"scatter"},{"hovertemplate":"Title: Risotto: A Dynamic Binary Translator for Weak Memory Model Architectures\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: BT\u002fMem\u002forder\u003cbr\u003eAbbr Title: dbt_tso_weak\u003cbr\u003eAbbr Author: gouicem\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2023],"y":["BT\u002fMem\u002forder"],"type":"scatter"},{"hovertemplate":"Title: Macro-op Scheduling: Relaxing Scheduling Loop Constraints\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: ISA\u002fFusion\u002fNonExec\u003cbr\u003eAbbr Title: macroop_sched\u003cbr\u003eAbbr Author: kim\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 61\u003cbr\u003e","marker":{"size":16.90839262077375},"x":[2003],"y":["ISA\u002fFusion\u002fNonExec"],"type":"scatter"},{"hovertemplate":"Title: Instruction Path Coprocessors\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: ISA\u003cbr\u003eAbbr Title: inst_path_coproc\u003cbr\u003eAbbr Author: chou\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 49\u003cbr\u003e","marker":{"size":16.287712379549447},"x":[2000],"y":["ISA"],"type":"scatter"},{"hovertemplate":"Title: Validation of the gem5 Simulator for x86 Architectures\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Emulator\u002fgem5\u003cbr\u003eAbbr Title: valid_gem5_haswell\u003cbr\u003eAbbr Author: akram\u003cbr\u003eAbbr Publisher: pmbs\u003cbr\u003eCitations: 10\u003cbr\u003e","marker":{"size":11.918863237274595},"x":[2019],"y":["Emulator\u002fgem5"],"type":"scatter"},{"hovertemplate":"Title: FPGA based hardware-software co-designed dynamic binary translation system\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: fpga_co-design\u003cbr\u003eAbbr Author: yao\u003cbr\u003eAbbr Publisher: fpl\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2013],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: High-Performance 3-1 Interlock Collapsing ALU's\u003cbr\u003eYear: 1994\u003cbr\u003eCategory: ISA\u002fFusion\u003cbr\u003eAbbr Title: 3_1_alu\u003cbr\u003eAbbr Author: phillips\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 52\u003cbr\u003e","marker":{"size":16.455840909126398},"x":[1994],"y":["ISA\u002fFusion"],"type":"scatter"},{"hovertemplate":"Title: SoftHV : A HW\u002fSW Co-designed Processor with Horizontal and Vertical Fusion\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: ISA\u002fFusion\u003cbr\u003eAbbr Title: softhv\u003cbr\u003eAbbr Author: deb\u003cbr\u003eAbbr Publisher: cf\u003cbr\u003eCitations: 11\u003cbr\u003e","marker":{"size":12.169925001442312},"x":[2011],"y":["ISA\u002fFusion"],"type":"scatter"},{"hovertemplate":"Title: Zesto: A Cycle-Level Simulator for Highly Detailed Microarchitecture Exploration\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: Emulator\u003cbr\u003eAbbr Title: zesto\u003cbr\u003eAbbr Author: loh\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 126\u003cbr\u003e","marker":{"size":18.97736937354433},"x":[2009],"y":["Emulator"],"type":"scatter"},{"hovertemplate":"Title: The Intel Pentium M processor: Microarchitecture and performance\u003cbr\u003eYear: 2003\u003cbr\u003eCategory: ISA\u002fx86\u003cbr\u003eAbbr Title: pentium_m\u003cbr\u003eAbbr Author: gochman\u003cbr\u003eAbbr Publisher: intel\u003cbr\u003eCitations: 193\u003cbr\u003e","marker":{"size":20.199825684374254},"x":[2003],"y":["ISA\u002fx86"],"type":"scatter"},{"hovertemplate":"Title: ZSim: fast and accurate microarchitectural simulation of thousand-core systems\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Emulator\u003cbr\u003eAbbr Title: zsim\u003cbr\u003eAbbr Author: sanchez\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 487\u003cbr\u003e","marker":{"size":22.861474675125773},"x":[2013],"y":["Emulator"],"type":"scatter"},{"hovertemplate":"Title: ZSim Tutorial Validation\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Emulator\u003cbr\u003eAbbr Title: valid_zsim\u003cbr\u003eAbbr Author: 0\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Emulator"],"type":"scatter"},{"hovertemplate":"Title: \u9f99\u82af\u6307\u4ee4\u7cfb\u7edf\u67b6\u6784\u6280\u672f\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: loongarch\u003cbr\u003eAbbr Author: \u80e1\u4f1f\u6b66\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2023],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: Exploring Causes of Performance Overhead During Dynamic Binary Translation\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: dynamorio_perf\u003cbr\u003eAbbr Author: nimmakayala\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2015],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Evaluating the impact of dynamic binary translation systems on hardware cache performance\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: dynamorio_pin_perf\u003cbr\u003eAbbr Author: ruiz\u003cbr\u003eAbbr Publisher: iiswc\u003cbr\u003eCitations: 14\u003cbr\u003e","marker":{"size":12.813781191217037},"x":[2008],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Performance Evaluation of Dynamic Binary Instrumentation Frameworks\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: dynamorio_pin_valgrind\u003cbr\u003eAbbr Author: rodriguez\u003cbr\u003eAbbr Publisher: latamt\u003cbr\u003eCitations: 7\u003cbr\u003e","marker":{"size":11.0},"x":[2014],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: I See Dead \u00b5ops: Leaking Secrets via Intel\u002fAMD Micro-Op Caches\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: ucache_secret\u003cbr\u003eAbbr Author: ren\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 24\u003cbr\u003e","marker":{"size":14.287712379549449},"x":[2021],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: \u4e00\u79cd\u8f6f\u786c\u4ef6\u534f\u540c\u5b9e\u73b0\u6307\u4ee4\u878d\u5408\u7684\u65b9\u6cd5\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: ISA\u002fFusion\u003cbr\u003eAbbr Title: \u5fae\u8bd1\u5668\u878d\u5408\u003cbr\u003eAbbr Author: \u9676\u601d\u6210\u003cbr\u003eAbbr Publisher: \u672c\u79d1\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2023],"y":["ISA\u002fFusion"],"type":"scatter"},{"hovertemplate":"Title: \u8fb9\u7f18\u7aef\u5230\u7aef\u6df1\u5ea6\u5b66\u4e60\u6a21\u578b\u63a8\u7406\u6548\u7387\u4f18\u5316\u7814\u7a76\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: AI\u003cbr\u003eAbbr Title: \u8fb9\u7f18\u7aef\u4f18\u5316\u003cbr\u003eAbbr Author: \u5468\u76c8\u5764\u003cbr\u003eAbbr Publisher: \u535a\u5f00\u9898\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2023],"y":["AI"],"type":"scatter"},{"hovertemplate":"Title: Performance Improvement for Multicore Processors Using Variable Page Technologies\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: multi_pgsz_vtlb\u003cbr\u003eAbbr Author: zhang\u003cbr\u003eAbbr Publisher: icnas\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2011],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: Multiple Page Size Support in the Linux Kernel\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: multi_pgsz_linux\u003cbr\u003eAbbr Author: winwood\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 22\u003cbr\u003e","marker":{"size":14.047123912114026},"x":[2002],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: General Purpose Operating System Support for Multiple Page Sizes\u003cbr\u003eYear: 1998\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: multi_general\u003cbr\u003eAbbr Author: ganapathy\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 59\u003cbr\u003e","marker":{"size":16.81378119121704},"x":[1998],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: A survey of large-page support\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: survey_large\u003cbr\u003eAbbr Author: wienand\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2006],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: Practical, transparent operating system support for superpages\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: practical_subblock_tlb\u003cbr\u003eAbbr Author: navarro\u003cbr\u003eAbbr Publisher: osdi\u003cbr\u003eCitations: 191\u003cbr\u003e","marker":{"size":20.169925001442312},"x":[2002],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: Surpassing the TLB performance of superpages with less operating system support\u003cbr\u003eYear: 1994\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: 4k_64k_subblock_tlb\u003cbr\u003eAbbr Author: talluri\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 253\u003cbr\u003e","marker":{"size":20.97736937354433},"x":[1994],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: Prediction-based superpage-friendly TLB designs\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: super_skewed_tlb\u003cbr\u003eAbbr Author: papadopoulou\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 65\u003cbr\u003e","marker":{"size":17.08878823871691},"x":[2015],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: Concurrent support of multiple page sizes on a skewed associative TLB\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: OS\u002fpage_size\u003cbr\u003eAbbr Title: multi_pgsz_skewed_tlb\u003cbr\u003eAbbr Author: seznec\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 43\u003cbr\u003e","marker":{"size":15.918863237274595},"x":[2004],"y":["OS\u002fpage_size"],"type":"scatter"},{"hovertemplate":"Title: ShortCut: Accelerating Mostly-Deterministic Code Regions\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: Lang\u002ffunctional\u003cbr\u003eAbbr Title: os_shortcut\u003cbr\u003eAbbr Author: douxz\u003cbr\u003eAbbr Publisher: sosp\u003cbr\u003eCitations: 4\u003cbr\u003e","marker":{"size":9.643856189774723},"x":[2019],"y":["Lang\u002ffunctional"],"type":"scatter"},{"hovertemplate":"Title: Automatically Characterizing Large Scale Program Behavior\u003cbr\u003eYear: 2002\u003cbr\u003eCategory: Characterizing\u003cbr\u003eAbbr Title: simpoint\u003cbr\u003eAbbr Author: sherwood\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 1791\u003cbr\u003e","marker":{"size":26.614709844115207},"x":[2002],"y":["Characterizing"],"type":"scatter"},{"hovertemplate":"Title: ELFies: Executable Region Checkpoints for Performance Analysis and Simulation\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: elfies\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 7\u003cbr\u003e","marker":{"size":11.0},"x":[2021],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: LoopPoint: Checkpoint-driven Sampled Simulation for Multi-threaded Applications\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: looppoint\u003cbr\u003eAbbr Author: sabu\u003cbr\u003eAbbr Publisher: hpca\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2022],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: Deterministic PinPoints: Representative and Repeatable Simulation Region Selection with PinPlay and Sniper\u003cbr\u003eYear: 2013\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinpoints\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: hpca_t\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2013],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: Using PinPlay for Reproducible Analysis and Replay Debugging\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinplay\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: pldi_t\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: PinPoints: Simulation Region Selection with PinPlay and Sniper\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinpoints\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: isca_t\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2014],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: Using PinPlay for Reproducible Analysis and Replay Debugging\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinplay\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: pldi_t\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2016],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: LoopPoint and ELFies: Tools and Techniques to Accelerate Simulations of Multi-threaded Applications using Checkpointing\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: looppoint_elfies\u003cbr\u003eAbbr Author: sabu\u003cbr\u003eAbbr Publisher: isca_t\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: Pinballs: Portable and Shareable User-level Checkpoints for Reproducible Analysis and Simulation\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinballs\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: reproduce\u003cbr\u003eCitations: 10\u003cbr\u003e","marker":{"size":11.918863237274595},"x":[2014],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: Pinpointing Representative Portions of Large Intel\u00ae Itanium\u00ae Programs with Dynamic Instrumentation\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: Checkpoint\u003cbr\u003eAbbr Title: pinpoints\u003cbr\u003eAbbr Author: patil\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 323\u003cbr\u003e","marker":{"size":21.67970000576925},"x":[2004],"y":["Checkpoint"],"type":"scatter"},{"hovertemplate":"Title: JIT Instrumentation - A Novel Approach To Dynamically Instrument Operating Systems\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: jit\u003cbr\u003eAbbr Author: olszewski\u003cbr\u003eAbbr Publisher: eurosys\u003cbr\u003eCitations: 34\u003cbr\u003e","marker":{"size":15.258566033889933},"x":[2007],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: BinRec: dynamic binary lifting and recompilation\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002flift\u003cbr\u003eAbbr Title: binrec\u003cbr\u003eAbbr Author: altinay\u003cbr\u003eAbbr Publisher: eurosys\u003cbr\u003eCitations: 21\u003cbr\u003e","marker":{"size":13.918863237274595},"x":[2020],"y":["BT\u002flift"],"type":"scatter"},{"hovertemplate":"Title: OPERATION CACHE\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: ucache\u003cbr\u003eAbbr Author: amd\u003cbr\u003eAbbr Publisher: patent\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: DIA: A Complexity-Effective Decoding Architecture\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: ISA\u002fUop\u003cbr\u003eAbbr Title: uop_in_mem\u003cbr\u003eAbbr Author: santana\u003cbr\u003eAbbr Publisher: tc\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2009],"y":["ISA\u002fUop"],"type":"scatter"},{"hovertemplate":"Title: Optimising Dynamic Binary Modification across 64-bit Arm Microarchitectures\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: mambo\u003cbr\u003eAbbr Author: callaghan\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 1\u003cbr\u003e","marker":{"size":7.0},"x":[2020],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: A Top-Down Method for Performance Analysis and Counters Architecture\u003cbr\u003eYear: 2014\u003cbr\u003eCategory: Arch\u002fAnalysis\u003cbr\u003eAbbr Title: top_down\u003cbr\u003eAbbr Author: yasin\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 232\u003cbr\u003e","marker":{"size":20.72837228930856},"x":[2014],"y":["Arch\u002fAnalysis"],"type":"scatter"},{"hovertemplate":"Title: Analysis of Performance Overheads in DynamoRIO Binary Translator\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: BT\u002fperf\u003cbr\u003eAbbr Title: dynamorio_overhead\u003cbr\u003eAbbr Author: dey\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2020],"y":["BT\u002fperf"],"type":"scatter"},{"hovertemplate":"Title: Evaluating indirect branch handling mechanisms in software dynamic translation systems\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: BT\u002falgo\u002findirect_jump\u003cbr\u003eAbbr Title: indirect_jump\u003cbr\u003eAbbr Author: hiser\u003cbr\u003eAbbr Publisher: taco\u003cbr\u003eCitations: 76\u003cbr\u003e","marker":{"size":17.533573081389804},"x":[2011],"y":["BT\u002falgo\u002findirect_jump"],"type":"scatter"},{"hovertemplate":"Title: Efficient, transparent, and comprehensive runtime code manipulation\u003cbr\u003eYear: 2004\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: dynamorio\u003cbr\u003eAbbr Author: bruening\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 421\u003cbr\u003e","marker":{"size":22.44219837741437},"x":[2004],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: Valgrind: a framework for heavyweight dynamic binary instrumentation\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: valgrind\u003cbr\u003eAbbr Author: nethercote\u003cbr\u003eAbbr Publisher: pldi\u003cbr\u003eCitations: 2619\u003cbr\u003e","marker":{"size":27.710702192849624},"x":[2007],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: 25 microchips that shook the world\u003cbr\u003eYear: 2009\u003cbr\u003eCategory: IndustryReport\u002fChip\u003cbr\u003eAbbr Title: 25_microchips\u003cbr\u003eAbbr Author: santo\u003cbr\u003eAbbr Publisher: spectrum\u003cbr\u003eCitations: 25\u003cbr\u003e","marker":{"size":14.400879436282183},"x":[2009],"y":["IndustryReport\u002fChip"],"type":"scatter"},{"hovertemplate":"Title: Transmeta's magic show\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: BT\u002fHW\u002fVLIW\u002fcrusoe\u003cbr\u003eAbbr Title: transmeta\u003cbr\u003eAbbr Author: geppert\u003cbr\u003eAbbr Publisher: spectrum\u003cbr\u003eCitations: 38\u003cbr\u003e","marker":{"size":15.570804437724497},"x":[2000],"y":["BT\u002fHW\u002fVLIW\u002fcrusoe"],"type":"scatter"},{"hovertemplate":"Title: Reversi: Post-silicon validation system for modern microprocessors\u003cbr\u003eYear: 2008\u003cbr\u003eCategory: Vulnerability\u003cbr\u003eAbbr Title: reversi\u003cbr\u003eAbbr Author: wagner\u003cbr\u003eAbbr Publisher: iccd\u003cbr\u003eCitations: 54\u003cbr\u003e","marker":{"size":16.56271942704932},"x":[2008],"y":["Vulnerability"],"type":"scatter"},{"hovertemplate":"Title: A survey of techniques for designing and managing CPU register file\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Arch\u002fPRF\u003cbr\u003eAbbr Title: survey\u003cbr\u003eAbbr Author: mittal\u003cbr\u003eAbbr Publisher: ccpe\u003cbr\u003eCitations: 15\u003cbr\u003e","marker":{"size":13.0},"x":[2017],"y":["Arch\u002fPRF"],"type":"scatter"},{"hovertemplate":"Title: NixOS: the Nix based operating system\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: Distro\u002fNix\u003cbr\u003eAbbr Title: nixos\u003cbr\u003eAbbr Author: hemel\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2006],"y":["Distro\u002fNix"],"type":"scatter"},{"hovertemplate":"Title: Quantifying the Complexity of Superscalar Processors\u003cbr\u003eYear: 1996\u003cbr\u003eCategory: Arch\u002fIssue\u003cbr\u003eAbbr Title: quantify_complexity\u003cbr\u003eAbbr Author: palacharla\u003cbr\u003eAbbr Publisher: 0\u003cbr\u003eCitations: 123\u003cbr\u003e","marker":{"size":18.90839262077375},"x":[1996],"y":["Arch\u002fIssue"],"type":"scatter"},{"hovertemplate":"Title: Complexity-effective superscalar processors\u003cbr\u003eYear: 1997\u003cbr\u003eCategory: Arch\u002fIssue\u003cbr\u003eAbbr Title: complexity\u003cbr\u003eAbbr Author: palacharla\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 923\u003cbr\u003e","marker":{"size":24.703498082832116},"x":[1997],"y":["Arch\u002fIssue"],"type":"scatter"},{"hovertemplate":"Title: MFHBT: Hybrid Binary Translation System with Multi-stage Feedback Powered by LLVM\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: llvm_feedback\u003cbr\u003eAbbr Author: yang\u003cbr\u003eAbbr Publisher: appt\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2023],"y":["BT"],"type":"scatter"},{"hovertemplate":"Title: On Pipelining Dynamic Instruction Scheduling Logic\u003cbr\u003eYear: 2000\u003cbr\u003eCategory: Arch\u002fIssue\u003cbr\u003eAbbr Title: pipeline_schedule\u003cbr\u003eAbbr Author: stark\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 137\u003cbr\u003e","marker":{"size":19.21704891355634},"x":[2000],"y":["Arch\u002fIssue"],"type":"scatter"},{"hovertemplate":"Title: Java JNI Bridge: a framework for mixed native ISA execution\u003cbr\u003eYear: 2006\u003cbr\u003eCategory: JIT\u003cbr\u003eAbbr Title: java_jni_bridge\u003cbr\u003eAbbr Author: chen\u003cbr\u003eAbbr Publisher: cgo\u003cbr\u003eCitations: 6\u003cbr\u003e","marker":{"size":10.614709844115207},"x":[2006],"y":["JIT"],"type":"scatter"},{"hovertemplate":"Title: Efficient Deterministic Replay through Dynamic Binary Translation\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: replay\u003cbr\u003eAbbr Author: kedia\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2015],"y":["BT"],"type":"scatter"},{"hovertemplate":"Title: PinOS: A Programmable Framework for Whole-System Dynamic Instrumentation\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: BT\u002frewrite\u002finstru\u003cbr\u003eAbbr Title: pinos\u003cbr\u003eAbbr Author: bungale\u003cbr\u003eAbbr Publisher: vee\u003cbr\u003eCitations: 102\u003cbr\u003e","marker":{"size":18.373001054366437},"x":[2007],"y":["BT\u002frewrite\u002finstru"],"type":"scatter"},{"hovertemplate":"Title: A Survey of Cache Simulators\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: Emulator\u003cbr\u003eAbbr Title: cache_survey\u003cbr\u003eAbbr Author: brais\u003cbr\u003eAbbr Publisher: csur\u003cbr\u003eCitations: 12\u003cbr\u003e","marker":{"size":12.400879436282185},"x":[2020],"y":["Emulator"],"type":"scatter"},{"hovertemplate":"Title: Engineering Record And Replay For Deployability\u003cbr\u003eYear: 2017\u003cbr\u003eCategory: Debug\u003cbr\u003eAbbr Title: record_replay\u003cbr\u003eAbbr Author: ocallahan\u003cbr\u003eAbbr Publisher: usenix\u003cbr\u003eCitations: 73\u003cbr\u003e","marker":{"size":17.4189067312579},"x":[2017],"y":["Debug"],"type":"scatter"},{"hovertemplate":"Title: The gem5 Simulator: Version 20.0+\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: Emulator\u002fgem5\u003cbr\u003eAbbr Title: gem5_20\u003cbr\u003eAbbr Author: lowe-power\u003cbr\u003eAbbr Publisher: arxiv\u003cbr\u003eCitations: 159\u003cbr\u003e","marker":{"size":19.643856189774723},"x":[2020],"y":["Emulator\u002fgem5"],"type":"scatter"},{"hovertemplate":"Title: Profiling gem5 Simulator\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: Emulator\u002fgem5\u003cbr\u003eAbbr Title: profiling_gem5\u003cbr\u003eAbbr Author: umeike\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2023],"y":["Emulator\u002fgem5"],"type":"scatter"},{"hovertemplate":"Title: Improving Energy Efficiency and Reducing Code Size with RISC-V Compressed\u003cbr\u003eYear: 2011\u003cbr\u003eCategory: ISA\u002friscv\u003cbr\u003eAbbr Title: riscv-c\u003cbr\u003eAbbr Author: waterman\u003cbr\u003eAbbr Publisher: master_thesis\u003cbr\u003eCitations: 13\u003cbr\u003e","marker":{"size":12.614709844115207},"x":[2011],"y":["ISA\u002friscv"],"type":"scatter"},{"hovertemplate":"Title: Design of the RISC-V Instruction Set Architecture\u003cbr\u003eYear: 2016\u003cbr\u003eCategory: ISA\u002friscv\u003cbr\u003eAbbr Title: riscv\u003cbr\u003eAbbr Author: waterman\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 100\u003cbr\u003e","marker":{"size":18.31642296550359},"x":[2016],"y":["ISA\u002friscv"],"type":"scatter"},{"hovertemplate":"Title: \u9f99\u82af\u6307\u4ee4\u7cfb\u7edf\u67b6\u6784\u53ca\u5176\u8f6f\u4ef6\u751f\u6001\u5efa\u8bbe\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: BT\u002fHW\u003cbr\u003eAbbr Title: la\u8f6f\u4ef6\u751f\u6001\u5efa\u8bbe\u003cbr\u003eAbbr Author: \u80e1\u4f1f\u6b66\u003cbr\u003eAbbr Publisher: \u4fe1\u606f\u901a\u4fe1\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2022],"y":["BT\u002fHW"],"type":"scatter"},{"hovertemplate":"Title: SHRINK: Reducing the ISA Complexity Via Instruction Recycling\u003cbr\u003eYear: 2015\u003cbr\u003eCategory: Arch\u002fDecoder\u003cbr\u003eAbbr Title: shrink_encoding_recycle\u003cbr\u003eAbbr Author: lopes\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2015],"y":["Arch\u002fDecoder"],"type":"scatter"},{"hovertemplate":"Title: x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors\u003cbr\u003eYear: 2010\u003cbr\u003eCategory: Mem\u002fmodel\u003cbr\u003eAbbr Title: x86_tso\u003cbr\u003eAbbr Author: sewell\u003cbr\u003eAbbr Publisher: cacm\u003cbr\u003eCitations: 379\u003cbr\u003e","marker":{"size":22.139711216661897},"x":[2010],"y":["Mem\u002fmodel"],"type":"scatter"},{"hovertemplate":"Title: Microarchitecture-Independent Workload Characterization\u003cbr\u003eYear: 2007\u003cbr\u003eCategory: Characterizing\u003cbr\u003eAbbr Title: uarch_independent\u003cbr\u003eAbbr Author: hoste\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 186\u003cbr\u003e","marker":{"size":20.09378891977527},"x":[2007],"y":["Characterizing"],"type":"scatter"},{"hovertemplate":"Title: BTBench: A Benchmark for Comprehensive Binary Translation Performance Evaluation\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: BT\u002fanalysis\u003cbr\u003eAbbr Title: btbench\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: ispass\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["BT\u002fanalysis"],"type":"scatter"},{"hovertemplate":"Title: \u4e8c\u8fdb\u5236\u7ffb\u8bd1\u6280\u672f\u7efc\u8ff0\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: bt_survey\u003cbr\u003eAbbr Author: \u8c22\u6c76\u5175\u003cbr\u003eAbbr Publisher: \u8f6f\u4ef6\u5b66\u62a5\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: Xuantie-910 A Commercial Multi-Core 12-Stage Pipe e Out-of-Order 64-bit High Performance RISC-V Processor\u003cbr\u003eYear: 2020\u003cbr\u003eCategory: SoC\u002fc910\u003cbr\u003eAbbr Title: xt910\u003cbr\u003eAbbr Author: chen\u003cbr\u003eAbbr Publisher: isca\u003cbr\u003eCitations: 64\u003cbr\u003e","marker":{"size":17.04473562605691},"x":[2020],"y":["SoC\u002fc910"],"type":"scatter"},{"hovertemplate":"Title: Skybox: Open-Source Graphic Rendering on Programmable RISC-V GPUs\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: GPU\u003cbr\u003eAbbr Title: riscv_skybox\u003cbr\u003eAbbr Author: tine\u003cbr\u003eAbbr Publisher: asplos\u003cbr\u003eCitations: 2\u003cbr\u003e","marker":{"size":8.169925001442312},"x":[2023],"y":["GPU"],"type":"scatter"},{"hovertemplate":"Title: Vortex: Extending the RISC-V ISA for GPGPU and 3D-Graphics\u003cbr\u003eYear: 2021\u003cbr\u003eCategory: GPU\u003cbr\u003eAbbr Title: riscv_vortex\u003cbr\u003eAbbr Author: tine\u003cbr\u003eAbbr Publisher: micro\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2021],"y":["GPU"],"type":"scatter"},{"hovertemplate":"Title: \u52a8\u6001\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u6280\u672f\u7efc\u8ff0\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: BT\u002foverview\u003cbr\u003eAbbr Title: dbt_survey\u003cbr\u003eAbbr Author: \u5f20\u9526\u003cbr\u003eAbbr Publisher: \u8ba1\u79d1\u63a2\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["BT\u002foverview"],"type":"scatter"},{"hovertemplate":"Title: \u52a8\u6001\u4e8c\u8fdb\u5236\u7ffb\u8bd1\u4e2d\u5e93\u51fd\u6570\u5904\u7406\u7684\u4f18\u5316\u003cbr\u003eYear: 2019\u003cbr\u003eCategory: BT\u002flibWrap\u003cbr\u003eAbbr Title: lib\u003cbr\u003eAbbr Author: \u5085\u7acb\u56fd\u003cbr\u003eAbbr Publisher: \u8ba1\u7814\u53d1\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2019],"y":["BT\u002flibWrap"],"type":"scatter"},{"hovertemplate":"Title: \u8de8\u67b6\u6784\u865a\u62df\u5316\u5173\u952e\u6280\u672f\u7814\u7a76\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: BT\u002fsys\u003cbr\u003eAbbr Title: \u8de8\u67b6\u6784\u865a\u62df\u5316\u003cbr\u003eAbbr Author: \u725b\u6839\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["BT\u002fsys"],"type":"scatter"},{"hovertemplate":"Title: \u8bbf\u5b58\u53cb\u597d\u7684\u901a\u7528\u56fe\u5f62\u5904\u7406\u5668\u8bbe\u8ba1\u7814\u7a76\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: GPU\u003cbr\u003eAbbr Title: \u8bbf\u5b58\u53cb\u597dGPGPU\u003cbr\u003eAbbr Author: \u8d75\u7693\u5b87\u003cbr\u003eAbbr Publisher: doc_thesis\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["GPU"],"type":"scatter"},{"hovertemplate":"Title: McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: Power\u003cbr\u003eAbbr Title: mcpat_calib\u003cbr\u003eAbbr Author: zhai\u003cbr\u003eAbbr Publisher: tcad\u003cbr\u003eCitations: 8\u003cbr\u003e","marker":{"size":11.339850002884624},"x":[2024],"y":["Power"],"type":"scatter"},{"hovertemplate":"Title: DeepGate: Learning Neural Representations of Logic Gates\u003cbr\u003eYear: 2022\u003cbr\u003eCategory: EDA\u003cbr\u003eAbbr Title: deepgate\u003cbr\u003eAbbr Author: li\u003cbr\u003eAbbr Publisher: dac\u003cbr\u003eCitations: 19\u003cbr\u003e","marker":{"size":13.643856189774725},"x":[2022],"y":["EDA"],"type":"scatter"},{"hovertemplate":"Title: DeepGate2: Functionality-Aware Circuit Representation Learning\u003cbr\u003eYear: 2023\u003cbr\u003eCategory: EDA\u003cbr\u003eAbbr Title: deepgate2\u003cbr\u003eAbbr Author: shi\u003cbr\u003eAbbr Publisher: iccad\u003cbr\u003eCitations: 9\u003cbr\u003e","marker":{"size":11.643856189774723},"x":[2023],"y":["EDA"],"type":"scatter"},{"hovertemplate":"Title: DeepGate3: Towards Scalable Circuit Representation Learning\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: EDA\u003cbr\u003eAbbr Title: deepgate3\u003cbr\u003eAbbr Author: shi\u003cbr\u003eAbbr Publisher: iccad\u003cbr\u003eCitations: 0\u003cbr\u003e","marker":{"size":5.0},"x":[2024],"y":["EDA"],"type":"scatter"},{"hovertemplate":"Title: LLM4Decompile: Decompiling Binary Code with Large Language Models\u003cbr\u003eYear: 2024\u003cbr\u003eCategory: BT\u003cbr\u003eAbbr Title: llm4decompile\u003cbr\u003eAbbr Author: tan\u003cbr\u003eAbbr Publisher: arxiv\u003cbr\u003eCitations: 3\u003cbr\u003e","marker":{"size":9.0},"x":[2024],"y":["BT"],"type":"scatter"}],                        {"template":{"data":{"barpolar":[{"marker":{"line":{"color":"white","width":0.5},"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"barpolar"}],"bar":[{"error_x":{"color":"#2a3f5f"},"error_y":{"color":"#2a3f5f"},"marker":{"line":{"color":"white","width":0.5},"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"bar"}],"carpet":[{"aaxis":{"endlinecolor":"#2a3f5f","gridcolor":"#C8D4E3","linecolor":"#C8D4E3","minorgridcolor":"#C8D4E3","startlinecolor":"#2a3f5f"},"baxis":{"endlinecolor":"#2a3f5f","gridcolor":"#C8D4E3","linecolor":"#C8D4E3","minorgridcolor":"#C8D4E3","startlinecolor":"#2a3f5f"},"type":"carpet"}],"choropleth":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"choropleth"}],"contourcarpet":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"contourcarpet"}],"contour":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"contour"}],"heatmapgl":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"heatmapgl"}],"heatmap":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"heatmap"}],"histogram2dcontour":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"histogram2dcontour"}],"histogram2d":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"histogram2d"}],"histogram":[{"marker":{"pattern":{"fillmode":"overlay","size":10,"solidity":0.2}},"type":"histogram"}],"mesh3d":[{"colorbar":{"outlinewidth":0,"ticks":""},"type":"mesh3d"}],"parcoords":[{"line":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"parcoords"}],"pie":[{"automargin":true,"type":"pie"}],"scatter3d":[{"line":{"colorbar":{"outlinewidth":0,"ticks":""}},"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatter3d"}],"scattercarpet":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattercarpet"}],"scattergeo":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattergeo"}],"scattergl":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattergl"}],"scattermapbox":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scattermapbox"}],"scatterpolargl":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterpolargl"}],"scatterpolar":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterpolar"}],"scatter":[{"fillpattern":{"fillmode":"overlay","size":10,"solidity":0.2},"type":"scatter"}],"scatterternary":[{"marker":{"colorbar":{"outlinewidth":0,"ticks":""}},"type":"scatterternary"}],"surface":[{"colorbar":{"outlinewidth":0,"ticks":""},"colorscale":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"type":"surface"}],"table":[{"cells":{"fill":{"color":"#EBF0F8"},"line":{"color":"white"}},"header":{"fill":{"color":"#C8D4E3"},"line":{"color":"white"}},"type":"table"}]},"layout":{"annotationdefaults":{"arrowcolor":"#2a3f5f","arrowhead":0,"arrowwidth":1},"autotypenumbers":"strict","coloraxis":{"colorbar":{"outlinewidth":0,"ticks":""}},"colorscale":{"diverging":[[0,"#8e0152"],[0.1,"#c51b7d"],[0.2,"#de77ae"],[0.3,"#f1b6da"],[0.4,"#fde0ef"],[0.5,"#f7f7f7"],[0.6,"#e6f5d0"],[0.7,"#b8e186"],[0.8,"#7fbc41"],[0.9,"#4d9221"],[1,"#276419"]],"sequential":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]],"sequentialminus":[[0.0,"#0d0887"],[0.1111111111111111,"#46039f"],[0.2222222222222222,"#7201a8"],[0.3333333333333333,"#9c179e"],[0.4444444444444444,"#bd3786"],[0.5555555555555556,"#d8576b"],[0.6666666666666666,"#ed7953"],[0.7777777777777778,"#fb9f3a"],[0.8888888888888888,"#fdca26"],[1.0,"#f0f921"]]},"colorway":["#636efa","#EF553B","#00cc96","#ab63fa","#FFA15A","#19d3f3","#FF6692","#B6E880","#FF97FF","#FECB52"],"font":{"color":"#2a3f5f"},"geo":{"bgcolor":"white","lakecolor":"white","landcolor":"white","showlakes":true,"showland":true,"subunitcolor":"#C8D4E3"},"hoverlabel":{"align":"left"},"hovermode":"closest","mapbox":{"style":"light"},"paper_bgcolor":"white","plot_bgcolor":"white","polar":{"angularaxis":{"gridcolor":"#EBF0F8","linecolor":"#EBF0F8","ticks":""},"bgcolor":"white","radialaxis":{"gridcolor":"#EBF0F8","linecolor":"#EBF0F8","ticks":""}},"scene":{"xaxis":{"backgroundcolor":"white","gridcolor":"#DFE8F3","gridwidth":2,"linecolor":"#EBF0F8","showbackground":true,"ticks":"","zerolinecolor":"#EBF0F8"},"yaxis":{"backgroundcolor":"white","gridcolor":"#DFE8F3","gridwidth":2,"linecolor":"#EBF0F8","showbackground":true,"ticks":"","zerolinecolor":"#EBF0F8"},"zaxis":{"backgroundcolor":"white","gridcolor":"#DFE8F3","gridwidth":2,"linecolor":"#EBF0F8","showbackground":true,"ticks":"","zerolinecolor":"#EBF0F8"}},"shapedefaults":{"line":{"color":"#2a3f5f"}},"ternary":{"aaxis":{"gridcolor":"#DFE8F3","linecolor":"#A2B1C6","ticks":""},"baxis":{"gridcolor":"#DFE8F3","linecolor":"#A2B1C6","ticks":""},"bgcolor":"white","caxis":{"gridcolor":"#DFE8F3","linecolor":"#A2B1C6","ticks":""}},"title":{"x":0.05},"xaxis":{"automargin":true,"gridcolor":"#EBF0F8","linecolor":"#EBF0F8","ticks":"","title":{"standoff":15},"zerolinecolor":"#EBF0F8","zerolinewidth":2},"yaxis":{"automargin":true,"gridcolor":"#EBF0F8","linecolor":"#EBF0F8","ticks":"","title":{"standoff":15},"zerolinecolor":"#EBF0F8","zerolinewidth":2}}},"yaxis":{"categoryorder":"category descending","automargin":true},"height":2958,"showlegend":false},                        {"responsive": true}                    )                };                            </script>        </div>
</body>
</html>