/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:25 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DVI_DTG_1_H__
#define BCHP_DVI_DTG_1_H__

/***************************************************************************
 *DVI_DTG_1 - DVI Frontend Timing Control 1
 ***************************************************************************/
#define BCHP_DVI_DTG_1_DTG_REV_ID                0x006a4800 /* [RO] Revision ID register */
#define BCHP_DVI_DTG_1_DTG_DATA_CTRL             0x006a4804 /* [RW] DTG BVB data type */
#define BCHP_DVI_DTG_1_DTG_CONFIG                0x006a4808 /* [RW] DTG Configuration Register */
#define BCHP_DVI_DTG_1_CCIR_PCL                  0x006a4810 /* [RW] PCL Registers for CCIR control singals */
#define BCHP_DVI_DTG_1_DVI_PCL                   0x006a4814 /* [RW] PCL Registers for DVI control signals */
#define BCHP_DVI_DTG_1_CNTL_PCL                  0x006a4818 /* [RW] PCL Registers for Misc. control singals */
#define BCHP_DVI_DTG_1_RAM_ADDR                  0x006a481c /* [RW] DTG Starting Address Register */
#define BCHP_DVI_DTG_1_DTG_BVB_SIZE              0x006a4820 /* [RW] BVB Size Register. */
#define BCHP_DVI_DTG_1_DTG_BVB_RSTATUS           0x006a4824 /* [RO] BVB status read Register. */
#define BCHP_DVI_DTG_1_DTG_BVB_CSTATUS           0x006a4828 /* [WO] BVB status clear Register. */
#define BCHP_DVI_DTG_1_DTG_TRIGGER_0             0x006a482c /* [RW] DTG Trigger Register 0 */
#define BCHP_DVI_DTG_1_DTG_TRIGGER_1             0x006a4830 /* [RW] DTG Trigger Register 1 */
#define BCHP_DVI_DTG_1_DTG_TRIGGER_2             0x006a4834 /* [RW] DTG Trigger Register 2 */
#define BCHP_DVI_DTG_1_DTG_TRIGGER_3             0x006a4838 /* [RW] DTG Trigger Register 3 */
#define BCHP_DVI_DTG_1_DTG_CTRL_STAT             0x006a483c /* [RO] DTG Control Bus Status Register */
#define BCHP_DVI_DTG_1_DTG_MSYNC_CTRL            0x006a4840 /* [RW] Master Sync Control */
#define BCHP_DVI_DTG_1_DTG_SSYNC_CTRL            0x006a4844 /* [RW] Slave Sync Control */
#define BCHP_DVI_DTG_1_DTG_MS_TIMEOUT            0x006a4848 /* [RW] Master Slave Time Out register */
#define BCHP_DVI_DTG_1_DTG_MSSYNC_START          0x006a484c /* [RW] Master Slave Sync Start */
#define BCHP_DVI_DTG_1_DTG_MSSYNC_PCL            0x006a4850 /* [RW] Master Slave flag select PCL */
#define BCHP_DVI_DTG_1_DTG_MSYNC_PHASE           0x006a4854 /* [RW] Master Sync Phase */
#define BCHP_DVI_DTG_1_DTG_EOF0_LINE             0x006a4858 /* [RW] Field0 End line number for interlaced format */
#define BCHP_DVI_DTG_1_DTG_MSSYNC_STATUS         0x006a485c /* [RW] "Status register for MSSYNC" */
#define BCHP_DVI_DTG_1_DTG_AS_CONTROL            0x006a48f0 /* [RW] Active Space Control register */
#define BCHP_DVI_DTG_1_DTG_AS_PIXEL_C0_C1        0x006a48f4 /* [RW] Active Space Pixel Value Register */
#define BCHP_DVI_DTG_1_DTG_AS_PIXEL_C2           0x006a48f8 /* [RW] Active Space Pixel Value Register */
#define BCHP_DVI_DTG_1_DTG_AS_LINE_NUMBER        0x006a48fc /* [RW] Active Space Pixel Value Register */
#define BCHP_DVI_DTG_1_PARAM_PROG_DONE           0x006a4950 /* [RW] Parameter Programming Done Register */
#define BCHP_DVI_DTG_1_MC_FRM_BOUNDARY           0x006a4954 /* [RW] DTG Param Load Register */
#define BCHP_DVI_DTG_1_DTG_LCNTR                 0x006a4970 /* [RO] DTG Line Counter Register */
#define BCHP_DVI_DTG_1_DTG_L_CTRL                0x006a4974 /* [RW] DTG 3D L Control register */
#define BCHP_DVI_DTG_1_DTG_R_CTRL                0x006a4978 /* [RW] DTG 3D R Control register */
#define BCHP_DVI_DTG_1_DTG_HW_CONFIGURATION      0x006a497c /* [RO] Hardware Configuration Register */
#define BCHP_DVI_DTG_1_DTRAM_CONFIG              0x006a4980 /* [RW] DTRAM Configuration Register */

/***************************************************************************
 *DTG_SSYNC_LINE%i - Slave Sync Phase Lines
 ***************************************************************************/
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_ARRAY_BASE                  0x006a4860
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_ARRAY_START                 0
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_ARRAY_END                   15
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *DTG_SSYNC_LINE%i - Slave Sync Phase Lines
 ***************************************************************************/
/* DVI_DTG_1 :: DTG_SSYNC_LINEi :: reserved0 [31:11] */
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_reserved0_MASK              0xfffff800
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_reserved0_SHIFT             11

/* DVI_DTG_1 :: DTG_SSYNC_LINEi :: COUNT [10:00] */
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_COUNT_MASK                  0x000007ff
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_COUNT_SHIFT                 0
#define BCHP_DVI_DTG_1_DTG_SSYNC_LINEi_COUNT_DEFAULT               0x00000000


/***************************************************************************
 *DTG_SSYNC_PHASE%i - Slave Sync Phases
 ***************************************************************************/
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_ARRAY_BASE                 0x006a48a0
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_ARRAY_START                0
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_ARRAY_END                  15
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *DTG_SSYNC_PHASE%i - Slave Sync Phases
 ***************************************************************************/
/* DVI_DTG_1 :: DTG_SSYNC_PHASEi :: VALUE [31:00] */
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_VALUE_MASK                 0xffffffff
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_VALUE_SHIFT                0
#define BCHP_DVI_DTG_1_DTG_SSYNC_PHASEi_VALUE_DEFAULT              0x00000000


/***************************************************************************
 *DMC_IMM_VAL_%i - DTG immediate register for CALLI/SCOUNTI
 ***************************************************************************/
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ARRAY_BASE                    0x006a4900
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ARRAY_START                   0
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ARRAY_END                     15
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *DMC_IMM_VAL_%i - DTG immediate register for CALLI/SCOUNTI
 ***************************************************************************/
/* DVI_DTG_1 :: DMC_IMM_VAL_i :: reserved0 [31:24] */
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_reserved0_MASK                0xff000000
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_reserved0_SHIFT               24

/* DVI_DTG_1 :: DMC_IMM_VAL_i :: ADDR [23:12] */
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ADDR_MASK                     0x00fff000
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ADDR_SHIFT                    12
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_ADDR_DEFAULT                  0x00000000

/* DVI_DTG_1 :: DMC_IMM_VAL_i :: COUNT [11:00] */
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_COUNT_MASK                    0x00000fff
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_COUNT_SHIFT                   0
#define BCHP_DVI_DTG_1_DMC_IMM_VAL_i_COUNT_DEFAULT                 0x00000000


/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..191
 ***************************************************************************/
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_ARRAY_BASE                 0x006a498c
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_ARRAY_START                0
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_ARRAY_END                  191
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..191
 ***************************************************************************/
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: reserved0 [31:24] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_reserved0_MASK             0xff000000
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_reserved0_SHIFT            24

/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: OPCODE [23:21] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_MASK                0x00e00000
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_SHIFT               21
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_NOP                 0
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_SCOUNT              1
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_SCOUNTI             2
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_CALL                3
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_JUMP                4
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_RELOAD              5
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_LOAD                6
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_OPCODE_CALLI               7

/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: RETURN_FLAG [20:20] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_RETURN_FLAG_MASK           0x00100000
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_RETURN_FLAG_SHIFT          20

/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: FLAGS_OR_ADDR [19:12] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_MASK         0x000ff000
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_SHIFT        12

/* union - case SCOUNT [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: SCOUNT :: COUNT [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_SCOUNT_COUNT_MASK          0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_SCOUNT_COUNT_SHIFT         0

/* union - case CALL [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: CALL :: COUNT [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_CALL_COUNT_MASK            0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_CALL_COUNT_SHIFT           0

/* union - case JUMP [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: JUMP :: reserved0 [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_JUMP_reserved0_MASK        0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_JUMP_reserved0_SHIFT       0

/* union - case RELOAD [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: RELOAD :: reserved0 [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_RELOAD_reserved0_MASK      0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_RELOAD_reserved0_SHIFT     0

/* union - case LOAD [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: LOAD :: reserved0 [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_LOAD_reserved0_MASK        0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_LOAD_reserved0_SHIFT       0

/* union - case CALLI [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: CALLI :: reserved0 [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_CALLI_reserved0_MASK       0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_CALLI_reserved0_SHIFT      0

/* union - case SCOUNTI [11:00] */
/* DVI_DTG_1 :: DMC_INSTRUCTIONi :: SCOUNTI :: COUNT [11:00] */
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_SCOUNTI_COUNT_MASK         0x00000fff
#define BCHP_DVI_DTG_1_DMC_INSTRUCTIONi_SCOUNTI_COUNT_SHIFT        0


#endif /* #ifndef BCHP_DVI_DTG_1_H__ */

/* End of File */
