// Seed: 3340131613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6 = id_6;
  tri1 id_7;
  id_8 :
  assert property (@(negedge id_8) id_6)
  else $display(~id_7);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_2 = 1;
  endgenerate
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13, id_14;
  module_0(
      id_8, id_11, id_6, id_9, id_5
  );
endmodule
