<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='321' type='void llvm::SwingSchedulerDAG::addBranches(llvm::MachineBasicBlock &amp; PreheaderBB, MBBVectorTy &amp; PrologBBs, llvm::MachineBasicBlock * KernelBB, MBBVectorTy &amp; EpilogBBs, llvm::SMSchedule &amp; Schedule, ValueMapTy * VRMap)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2092' u='c' c='_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2777' ll='2841' type='void llvm::SwingSchedulerDAG::addBranches(llvm::MachineBasicBlock &amp; PreheaderBB, MBBVectorTy &amp; PrologBBs, llvm::MachineBasicBlock * KernelBB, MBBVectorTy &amp; EpilogBBs, llvm::SMSchedule &amp; Schedule, ValueMapTy * VRMap)'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2774'>/// Create branches from each prolog basic block to the appropriate epilog
/// block.  These edges are needed if the loop ends before reaching the
/// kernel.</doc>
