// Seed: 1375705380
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3
);
  wire id_5, id_6;
  wire id_7;
  assign module_1.id_2 = 0;
  wire id_8;
  id_9(
      .id_0(id_0 < id_2), .id_1(), .id_2(id_8)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  wor  id_5 = id_3, id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_0
  );
  wire id_8;
endmodule
