/* Generated by gep (118/04/09 13:03:07) copyright (c) 2008 IRIT - UPS */
#ifndef GLISS_ARM_INCLUDE_ARM_ID_H
#define GLISS_ARM_INCLUDE_ARM_ID_H

#define ARM_INSTRUCTIONS_NB 484

/* (arm_ident_t enumeration */
typedef enum arm_ident_t {
	ARM_UNKNOWN = 0,
	ARM_UXTAHS_S__S__SS = 1,
	ARM_UXTAB16S_S__S__SS = 2,
	ARM_UXTABS_S__S__SS = 3,
	ARM_USUB8S_S__S__S = 4,
	ARM_USUB16S_S__S__S = 5,
	ARM_USAXS_S__S__S = 6,
	ARM_USATS_S___ID__SS = 7,
	ARM_USADA8S_S__S__S__S = 8,
	ARM_UQSUB8S_S__S__S = 9,
	ARM_UQSUB16S_S__S__S = 10,
	ARM_UQSAXS_S__S__S = 11,
	ARM_UQASXS_S__S__S = 12,
	ARM_UQADD8S_S__S__S = 13,
	ARM_UQADD16S_S__S__S = 14,
	ARM_UMULLS_S__S__S__S = 15,
	ARM_UMLALS_S__S__S__S = 16,
	ARM_UMAALS_S__S__S__S = 17,
	ARM_UHSUB8S_S__S__S = 18,
	ARM_UHSUB16S_S__S__S = 19,
	ARM_UHSAXS_S__S__S = 20,
	ARM_UHASXS_S__S__S = 21,
	ARM_UHADD8S_S__S__S = 22,
	ARM_UHADD16S_S__S__S = 23,
	ARM_UDIVS_S__S__S = 24,
	ARM_UBFXS_S__S___ID___ID = 25,
	ARM_UASXS_S__S__S = 26,
	ARM_UADD8S_S__S__S = 27,
	ARM_UADD16S_S__S__S = 28,
	ARM_SXTAHS_S__S__SS = 29,
	ARM_SXTAB16S_S__S__SS = 30,
	ARM_SXTABS_S__S__SS = 31,
	ARM_SUBSS_W_S__S__SS = 32,
	ARM_SUBWS_S__S___ID_ = 33,
	ARM_SUBSS_W_S__S___IU = 34,
	ARM_SSUB8S_S__S__S = 35,
	ARM_SSUB16S_S__S__S = 36,
	ARM_SSAXS_S__S__S = 37,
	ARM_SSATS_S___ID__SS = 38,
	ARM_SMULLS_S__S__S__S = 39,
	ARM_SMMLSSS_S__S__S__S = 40,
	ARM_SMMLASS_S__S__S__S = 41,
	ARM_SMLSLDSS_S__S__S__S = 42,
	ARM_SMLSDSS_S__S__S__S = 43,
	ARM_SMLAWSS_S__S__S__S = 44,
	ARM_SMLALDSS_S__S__S__S = 45,
	ARM_SMLALSSS_S__S__S__S = 46,
	ARM_SMLALS_S__S__S__S = 47,
	ARM_SMLADSS_S__S__S__S = 48,
	ARM_SMLASSS_S__S__S__S = 49,
	ARM_SHSUB8S_S__S__S = 50,
	ARM_SHSUB16S_S__S__S = 51,
	ARM_SHSAXS_S__S__S = 52,
	ARM_SHASXS_S__S__S = 53,
	ARM_SHADD8S_S__S__S = 54,
	ARM_SHADD16S_S__S__S = 55,
	ARM_SELS_S__S__S = 56,
	ARM_SDIVS_S__S__S = 57,
	ARM_SBFXS_S__S___ID___ID = 58,
	ARM_SBCSS_W_S__S__SS = 59,
	ARM_SBCSS_W_S__S___IU = 60,
	ARM_SASXS_S__S__S = 61,
	ARM_SADD8S_S__S__S = 62,
	ARM_SADD16S_S__S__S = 63,
	ARM_RSBSS_S__S__SS = 64,
	ARM_RORSS_W_S__S__S = 65,
	ARM_REVSHS_W_S__S = 66,
	ARM_REV16S_W_S__S = 67,
	ARM_REVS_W_S__S = 68,
	ARM_RBITS_S__S = 69,
	ARM_QSUB8S_S__S__S = 70,
	ARM_QSUB16S_S__S__S = 71,
	ARM_QSUBS_S__S__S = 72,
	ARM_QSAXS_S__S__S = 73,
	ARM_QDSUBS_S__S__S = 74,
	ARM_QDADDS_S__S__S = 75,
	ARM_QASXS_S__S__S = 76,
	ARM_QADD8S_S__S__S = 77,
	ARM_QADD16S_S__S__S = 78,
	ARM_QADDS_S__S__S = 79,
	ARM_PKHBTS_S__S__SS = 80,
	ARM_ORNSS_S__S__SS = 81,
	ARM_ORNSS_S__S___IU = 82,
	ARM_MRRCSS_D__D__S__S__CRD = 83,
	ARM_MRCSS_D__D__S__CRD__CRD___LB_D_RB_ = 84,
	ARM_MLSS_S__S__S__S = 85,
	ARM_MLAS_S__S__S__S = 86,
	ARM_MCRRSS_D__D__S__S__CRD = 87,
	ARM_MCRSS_D__D__S__CRD__CRD___LB_D_RB_ = 88,
	ARM_LSRSS_W_S__S__S = 89,
	ARM_LDMDBS_SS___LB_S_RB_ = 90,
	ARM_EORSS_W_S__S__SS = 91,
	ARM_EORSS_W_S__S___IU = 92,
	ARM_CLZS_S__S = 93,
	ARM_CDPSS_D__D__CRD__CRD__CRD___LB_D_RB_ = 94,
	ARM_BICSS_W_S__S__SS = 95,
	ARM_BICSS_W_S__S___IU = 96,
	ARM_BFIS_S__S___ID___ID = 97,
	ARM_BS_W_08X = 98,
	ARM_BS_W_08X_0 = 99,
	ARM_MOVTS_S___ID = 100,
	ARM_ORRS_W_S__S__SS = 101,
	ARM_MOVWS_S___ID = 102,
	ARM_ORRSS_W_S__S___IU = 103,
	ARM_ASRSS_W_S__S__S = 104,
	ARM_ANDSS_W_S__S__SS = 105,
	ARM_ANDSS_W_S__S___IU = 106,
	ARM_ADDSS_W_S__S__SS = 107,
	ARM_ADDWS_S__S___ID_ = 108,
	ARM_ADDSS_W_S__S___IU = 109,
	ARM_ADCSS_W_S__S__SS = 110,
	ARM_ADCSS_W_S__S___IU = 111,
	ARM_PLIS__LT_S__S_RT_ = 112,
	ARM_PLIS__LT_PC_RT_ = 113,
	ARM_PLIS__LT_S_RT_ = 114,
	ARM_PLIS__LT_S_RT__0 = 115,
	ARM_PLDSS__LT_S__S_RT_ = 116,
	ARM_PLDSS__LT_S_RT_ = 117,
	ARM_PLDSS__LT_S_RT__0 = 118,
	ARM_RSBSS_W_S__S___ID = 119,
	ARM_LSLSS_W_S__S__S = 120,
	ARM_LDRDS_S__S___LT_SS = 121,
	ARM_STRDS_S__S___LT_SS = 122,
	ARM_STREXHS_S__S___LT_S_RT_ = 123,
	ARM_STREXBS_S__S__S___LT_S_RT_ = 124,
	ARM_STREXBS_S__S___LT_S_RT_ = 125,
	ARM_STREXS_S__S___LT_S_RT_ = 126,
	ARM_LDREXHS_S___LT_S_RT_ = 127,
	ARM_LDREXBS_S___LT_S_RT_ = 128,
	ARM_LDREXBS_S___LT_S_RT__0 = 129,
	ARM_LDREXS_S___LT_S_RT_ = 130,
	ARM_STMSS_SS___LB_SSSSSSSSSSSSSSS_RB_ = 131,
	ARM_LDRSHS_S___LT_S_RT____IS0XX = 132,
	ARM_LDRSHS_S___LT_S___I0XX_RT_ = 133,
	ARM_LDRSBS_S___LT_PC_RT_ = 134,
	ARM_LDRSBS_S___LT_S_RT____IS0XX = 135,
	ARM_LDRSBS_S___LT_S___I0XX_RT_ = 136,
	ARM_LDRBS_S___LT_S_RT____IS0XX = 137,
	ARM_LDRBS_W_S___LT_S___I0XX_RT_ = 138,
	ARM_STRBS_S___LT_SS = 139,
	ARM_STRBS_W_S___LT_S___I0XX_RT_ = 140,
	ARM_STRS_S___LT_S_RT____IS0XX = 141,
	ARM_STRS_W_S___LT_S___I0XX_RT_ = 142,
	ARM_LDMSS_W_SS___LB_SSSSSSSSSSSSSSS_RB_ = 143,
	ARM_STRHS_S___LT_S_RT____IS0XX = 144,
	ARM_STRHS_W_S___LT_S_RT_ = 145,
	ARM_LDRHS_S___LT_S_RT____IS0XX = 146,
	ARM_LDRHS_W_S___LT_S_RT_ = 147,
	ARM_LDRSHS_W_S___LT_S__S_RT_ = 148,
	ARM_STRHS_W_S___LT_S__S_RT_ = 149,
	ARM_LDRHS_W_S___LT_S__S_RT_ = 150,
	ARM_LDRS_S___LT_S_RT____IS0XX = 151,
	ARM_LDRS_W_S___LT_S___I0XX_RT_ = 152,
	ARM_LDRSHTS_S___LT_S_RT_ = 153,
	ARM_LDRSBTS_S___LT_S_RT_ = 154,
	ARM_STRTS_S___LT_S_RT_ = 155,
	ARM_LDRTS_S___LT_S_RT_ = 156,
	ARM_STRHTS_S___LT_S_RT_ = 157,
	ARM_LDRHTS_S___LT_S_RT_ = 158,
	ARM_STRBTS_S___LT_S_RT_ = 159,
	ARM_LDRBTS_S___LT_S_RT_ = 160,
	ARM_LDRSBS_W_S___LT_S__S_RT_ = 161,
	ARM_STRBS_W_S___LT_S__S_RT_ = 162,
	ARM_LDRBS_W_S___LT_S__S_RT_ = 163,
	ARM_STRS_W_S___LT_S__S_RT_ = 164,
	ARM_LDRS_W_S___LT_S__S_RT_ = 165,
	ARM_LDC2SS_D__D___LT_RD_RT___D = 166,
	ARM_LDC2SS_D__D___LT_RD_RT____ISD = 167,
	ARM_LDC2SS_D__D___LT_RD___ISD_RT__21 = 168,
	ARM_LDC2SS_D__D___LT_RD___ISD_RT_ = 169,
	ARM_LDCSS_D__D___LT_RD_RT___D = 170,
	ARM_LDCSS_D__D___LT_RD_RT____ISD = 171,
	ARM_LDCSS_D__D___LT_RD___ISD_RT__21 = 172,
	ARM_LDCSS_D__D___LT_RD___ISD_RT_ = 173,
	ARM_STC2SS_D__D___LT_RD_RT___D = 174,
	ARM_STC2SS_D__D___LT_RD_RT____ISD = 175,
	ARM_STC2SS_D__D___LT_RD___ISD_RT__21 = 176,
	ARM_STC2SS_D__D___LT_RD___ISD_RT_ = 177,
	ARM_STCSS_D__D___LT_RD_RT___D = 178,
	ARM_STCSS_D__D___LT_RD_RT____ISD = 179,
	ARM_STCSS_D__D___LT_RD___ISD_RT__21 = 180,
	ARM_STCSS_D__D___LT_RD___ISD_RT_ = 181,
	ARM_BLXS_0X08X = 182,
	ARM_TBBS__LT_S__S_RT_ = 183,
	ARM_BLS_0XX = 184,
	ARM_VSS_F64_DD__DD__DD = 185,
	ARM_VSS_F32_SD__SD__SD = 186,
	ARM_VSS_F32_QD__QD__QD = 187,
	ARM_VSS_F32_DD__DD__DD = 188,
	ARM_VPOPS__LB_SD_RB_ = 189,
	ARM_VPOPS__LB_DD_RB_ = 190,
	ARM_VADDS_F64_DD__DD__DD = 191,
	ARM_VADDS_F32_SD__SD__SD = 192,
	ARM_VADDS_F32_QD__QD__QD = 193,
	ARM_VADDS_F32_DD__DD__DD = 194,
	ARM_VCVTS_F64_S_DD__SD = 195,
	ARM_VCVTSS_U32_F64_SD__DD = 196,
	ARM_VCVTS_F32_S_SD__SD = 197,
	ARM_VPUSHS__LB_SD_RB_ = 198,
	ARM_VPUSHS__LB_DD_RB_ = 199,
	ARM_VMULS_F64_DD__DD__DD = 200,
	ARM_VMULS_F32_SD__SD__SD = 201,
	ARM_VMULS_F32_QD__QD__QD = 202,
	ARM_VMULS_F32_DD__DD__DD = 203,
	ARM_VMRSS_S__FPSCR = 204,
	ARM_VSTRS_SD___LT_S___ISD_RT_ = 205,
	ARM_VSTRS_DD___LT_S___ISD_RT_ = 206,
	ARM_VLDRS_DD___LT_S___ISD_RT_ = 207,
	ARM_VLDRS_DD___LT_S___ISD_RT__0 = 208,
	ARM_VDIVS_F64_DD__DD__DD = 209,
	ARM_VDIVS_F32_SD__SD__SD = 210,
	ARM_VSUBS_F64_DD__DD__DD = 211,
	ARM_VSUBS_F32_SD__SD__SD = 212,
	ARM_VMOVS_DD__S__S = 213,
	ARM_VMOVS_SD__S = 214,
	ARM_VMOVS_F64_DD__DD = 215,
	ARM_VMOVS_F32_SD__SD = 216,
	ARM_VMOVS_F64_DD___ID = 217,
	ARM_VMOVS_F32_SD___ID = 218,
	ARM_UXTHS_RD__RD = 219,
	ARM_UXTBS_RD__RD = 220,
	ARM_YIELDS = 221,
	ARM_MOVS_S__S = 222,
	ARM_MOVS_RD___ID = 223,
	ARM_TSTS_RD__RD = 224,
	ARM_SXTHS_RD__RD = 225,
	ARM_SXTBS_RD__RD = 226,
	ARM_SUBS_RD__RD__RD = 227,
	ARM_SUBS_SP___ID = 228,
	ARM_SUBS_RD___ID = 229,
	ARM_SUBS_RD__RD___ID = 230,
	ARM_STRHS_RD___LT_RD__RD__RT_ = 231,
	ARM_STRHS_RD___LT_RD___I0XX_RT_ = 232,
	ARM_STRBS_RD___LT_RD__RD_RT_ = 233,
	ARM_STRBS_RD___LT_RD___ID_RT_ = 234,
	ARM_STRS_RD___LT_SP___ID_RT_ = 235,
	ARM_STRS_RD___LT_RD__RD_RT_ = 236,
	ARM_STRS_RD___LT_RD___I0XX_RT_ = 237,
	ARM_STMIAS_RD_21___LB_S_RB_ = 238,
	ARM_SBCS_RD__RD = 239,
	ARM_RORS_RD__RD = 240,
	ARM_REVSHS_RD__RD = 241,
	ARM_REV16S_RD__RD = 242,
	ARM_REVS_RD__RD = 243,
	ARM_PUSHS__LB_SS_RB_ = 244,
	ARM_PUSHS__LB_SS_RB__0 = 245,
	ARM_POPS__LB_SS_RB_ = 246,
	ARM_POPS__LB_SS_RB__0 = 247,
	ARM_ORRS_RD__RD = 248,
	ARM_RSBS_RD__RD___I0 = 249,
	ARM_MVNS_RD__RD = 250,
	ARM_MULS_RD__RD = 251,
	ARM_LSRS_RD__RD = 252,
	ARM_LSRS_RD__RD___ID = 253,
	ARM_LSLS_RD__RD = 254,
	ARM_LSLS_RD__RD___ID = 255,
	ARM_LDRSHS_RD___LT_RD__RD_RT_ = 256,
	ARM_LDRSBS_RD___LT_RD__RD_RT_ = 257,
	ARM_LDRHS_RD___LT_RD__RD_RT_ = 258,
	ARM_LDRHS_RD___LT_RD___I0XX_RT_ = 259,
	ARM_LDRBS_RD___LT_RD__RD_RT_ = 260,
	ARM_LDRBS_RD___LT_RD___ID_RT_ = 261,
	ARM_LDRS_RD___LT_SP___I0XX_RT_ = 262,
	ARM_LDRS_RD___LT_PC___I0XX_RT_ = 263,
	ARM_LDRS_RD___LT_RD__RD_RT_ = 264,
	ARM_LDRS_RD___LT_RD___I0XX_RT_ = 265,
	ARM_LDMIAS_RD___LB_S_RB_ = 266,
	ARM_EORS_RD__RD = 267,
	ARM_CMPS_RD__S = 268,
	ARM_CMPS_RD__RD = 269,
	ARM_CMPS_RD___ID = 270,
	ARM_CMNS_RD__RD = 271,
	ARM_CBZS_RD__D = 272,
	ARM_BXS_S = 273,
	ARM_BLXS_S = 274,
	ARM_BKPT__ID = 275,
	ARM_BICS_RD__RD = 276,
	ARM_BS_N__40 = 277,
	ARM_S_N_08X = 278,
	ARM_ASRS_RD__RD = 279,
	ARM_ASRS_RD__RD___ID = 280,
	ARM_ANDS_RD__RD = 281,
	ARM_ADDS_S__S = 282,
	ARM_ADDS_RD__RD__RD = 283,
	ARM_ADDS_SP__SP___ID = 284,
	ARM_ADDS_RD__SP___ID = 285,
	ARM_ADDS_RD__PC___ID = 286,
	ARM_ADDS_RD___ID = 287,
	ARM_ADDS_RD__RD___ID = 288,
	ARM_ADCS_RD__RD = 289,
	ARM_MRCS_D__D__S__CRD__CRD__D = 290,
	ARM_LDCSSS_D__D___LT_RD_RT___D = 291,
	ARM_LDCSSS_D__D___LT_RD_RT____ISD = 292,
	ARM_LDCSSS_D__D___LT_RD___ISD_RT__21 = 293,
	ARM_LDCSSS_D__D___LT_RD___ISD_RT_ = 294,
	ARM_STCSSS_D__D___LT_RD_RT___D = 295,
	ARM_STCSSS_D__D___LT_RD_RT____ISD = 296,
	ARM_STCSSS_D__D___LT_RD___ISD_RT__21 = 297,
	ARM_STCSSS_D__D___LT_RD___ISD_RT_ = 298,
	ARM_VSTRS_SD___LT_S___ISD_RT__0 = 299,
	ARM_VSTRS_DD___LT_S___ISD_RT__0 = 300,
	ARM_VSTMSSS_SS___LB_S_RB_ = 301,
	ARM_VSTMSSS_SS___LB_S_RB__0 = 302,
	ARM_VSTMSSS_SS___LB_S_RB__1 = 303,
	ARM_VSTMSSS_SS___LB_S_RB__2 = 304,
	ARM_VMULS_F64_DD__DD__DD_0 = 305,
	ARM_VMULS_F32_SD__SD__SD_0 = 306,
	ARM_VMUL_F32_QD__QD__QD = 307,
	ARM_VMUL_F32_DD__DD__DD = 308,
	ARM_VMOVS_DD__S__S_0 = 309,
	ARM_VMOVS_SD__S_0 = 310,
	ARM_VMOVS_F64_DD__DD_0 = 311,
	ARM_VMOVS_F32_SD__SD_0 = 312,
	ARM_VMOVS_F64_DD___ID_0 = 313,
	ARM_VMOVS_F32_SD___ID_0 = 314,
	ARM_VSS_F64_DD__DD__DD_0 = 315,
	ARM_VSS_F32_SD__SD__SD_0 = 316,
	ARM_VS_F32_QD__QD__QD = 317,
	ARM_VS_F32_DD__DD__DD = 318,
	ARM_VLDRS_DD___LT_S___ISD_RT__1 = 319,
	ARM_VLDRS_DD___LT_S___ISD_RT__2 = 320,
	ARM_VLDMDBS_S_21___LB_S_RB_ = 321,
	ARM_VLDMIAS_SS___LB_S_RB_ = 322,
	ARM_VLDMDBS_S_21___LB_S_RB__0 = 323,
	ARM_VLDMIAS_SS___LB_S_RB__0 = 324,
	ARM_VDIVS_F64_DD__DD__DD_0 = 325,
	ARM_VDIVS_F32_SD__SD__SD_0 = 326,
	ARM_VCVT_FD_FD_S__S = 327,
	ARM_VCVTSS_S_S_S_S = 328,
	ARM_VADDS_F64_DD__DD__DD_0 = 329,
	ARM_VADDS_F32_SD__SD__SD_0 = 330,
	ARM_VADD_F32_QD__QD__QD = 331,
	ARM_VADD_F32_DD__DD__DD = 332,
	ARM_DMB_S = 333,
	ARM_MRSS_S__CPSR = 334,
	ARM_MRSS_S__SPSR = 335,
	ARM_MSRS_CPSR___S = 336,
	ARM_MSRS_CPSR_FSXC__S = 337,
	ARM_MSRS_CPSR_SXC__S = 338,
	ARM_MSRS_CPSR_FXC__S = 339,
	ARM_MSRS_CPSR_FSX__S = 340,
	ARM_MSRS_CPSR_XC__S = 341,
	ARM_MSRS_CPSR_SC__S = 342,
	ARM_MSRS_CPSR_SX__S = 343,
	ARM_MSRS_CPSR_F__S = 344,
	ARM_MSRS_CPSR_FX__S = 345,
	ARM_MSRS_CPSR_FS__S = 346,
	ARM_MSRS_CPSR_C__S = 347,
	ARM_MSRS_CPSR_X__S = 348,
	ARM_MSRS_CPSR_S__S = 349,
	ARM_MSRS_CPSR_F__S_0 = 350,
	ARM_MSRS_SPSR___S = 351,
	ARM_MSRS_SPSR_FSXC__S = 352,
	ARM_MSRS_SPSR_SXC__S = 353,
	ARM_MSRS_SPSR_FXC__S = 354,
	ARM_MSRS_SPSR_FSX__S = 355,
	ARM_MSRS_SPSR_XC__S = 356,
	ARM_MSRS_SPSR_SC__S = 357,
	ARM_MSRS_SPSR_SX__S = 358,
	ARM_MSRS_SPSR_F__S = 359,
	ARM_MSRS_SPSR_FX__S = 360,
	ARM_MSRS_SPSR_FS__S = 361,
	ARM_MSRS_SPSR_C__S = 362,
	ARM_MSRS_SPSR_X__S = 363,
	ARM_MSRS_SPSR_S__S = 364,
	ARM_MSRS_SPSR_F__S_0 = 365,
	ARM_MSRS_CPSR____ID = 366,
	ARM_MSRS_CPSR_FSXC___ID = 367,
	ARM_MSRS_CPSR_SXC___ID = 368,
	ARM_MSRS_CPSR_FXC___ID = 369,
	ARM_MSRS_CPSR_FSX___ID = 370,
	ARM_MSRS_CPSR_XC___ID = 371,
	ARM_MSRS_CPSR_SC___ID = 372,
	ARM_MSRS_CPSR_SX___ID = 373,
	ARM_MSRS_CPSR_F___ID = 374,
	ARM_MSRS_CPSR_FX___ID = 375,
	ARM_MSRS_CPSR_FS___ID = 376,
	ARM_MSRS_CPSR_C___ID = 377,
	ARM_MSRS_CPSR_X___ID = 378,
	ARM_MSRS_CPSR_S___ID = 379,
	ARM_MSRS_CPSR_F___ID_0 = 380,
	ARM_MSRS_SPSR____ID = 381,
	ARM_MSRS_SPSR_FSXC___ID = 382,
	ARM_MSRS_SPSR_SXC___ID = 383,
	ARM_MSRS_SPSR_FXC___ID = 384,
	ARM_MSRS_SPSR_FSX___ID = 385,
	ARM_MSRS_SPSR_XC___ID = 386,
	ARM_MSRS_SPSR_SC___ID = 387,
	ARM_MSRS_SPSR_SX___ID = 388,
	ARM_MSRS_SPSR_F___ID = 389,
	ARM_MSRS_SPSR_FX___ID = 390,
	ARM_MSRS_SPSR_FS___ID = 391,
	ARM_MSRS_SPSR_C___ID = 392,
	ARM_MSRS_SPSR_X___ID = 393,
	ARM_MSRS_SPSR_S___ID = 394,
	ARM_MSRS_SPSR_F___ID_0 = 395,
	ARM_CDPSS_D__D__D__D__D__D = 396,
	ARM_BFIS_S___ID___ID = 397,
	ARM_CLZS_S__S_0 = 398,
	ARM_SWPS_S__S___LT_S_RT_ = 399,
	ARM_SWPSB_S__S___LT_S_RT_ = 400,
	ARM_UMLALSS_S__S__S__S = 401,
	ARM_SMLALSS_S__S__S__S = 402,
	ARM_UMULLSS_S__S__S__S = 403,
	ARM_SMULLSS_S__S__S__S = 404,
	ARM_MULSS_S__S__S = 405,
	ARM_MLASS_S__S__S__S = 406,
	ARM_SWIS_D = 407,
	ARM_LDMSS_SS___LB_S_RB_S = 408,
	ARM_STMSS_SS___LB_S_RB_S = 409,
	ARM_STREXHS_S__S___LT_S_RT__0 = 410,
	ARM_STREXDS_S__S___LT_S_RT_ = 411,
	ARM_STREXBS_S__S___LT_S_RT__0 = 412,
	ARM_STREXS_S__S___LT_S_RT__0 = 413,
	ARM_LDREXHS_S___LT_S_RT__0 = 414,
	ARM_LDREXDS_S___LT_S_RT_ = 415,
	ARM_LDREXBS_S___LT_S_RT__1 = 416,
	ARM_LDREXS_S___LT_S_RT__0 = 417,
	ARM_STRDS_S___LT_SS__S_IUSS = 418,
	ARM_LDRSSH_S___LT_SS__SSSS = 419,
	ARM_LDRSSH_S___LT_SS__S_IUSS = 420,
	ARM_LDRSSB_S___LT_SS__SSSS = 421,
	ARM_LDRSSB_S___LT_SS__S_IUSS = 422,
	ARM_LDRSH_S___LT_SS__SSSS = 423,
	ARM_LDRSH_S___LT_SS__S_IUSS = 424,
	ARM_STRHS_S___LT_SS__SSSS = 425,
	ARM_STRHS_S___LT_SS__S_IUSS = 426,
	ARM_STRSSS_S___LT_SS__SS__S__IDSS = 427,
	ARM_LDRSSS_S___LT_SS__SS__S__IDSS = 428,
	ARM_STRSSS_S___LT_SS__S_IDSS = 429,
	ARM_LDRSSS_S___LT_SS__S_IDSS = 430,
	ARM_BSS__40 = 431,
	ARM_BLXS_S_0 = 432,
	ARM_BXS_S_0 = 433,
	ARM_MOVS_S___ID = 434,
	ARM_MOVTS_S___ID_0 = 435,
	ARM_TSTS_S___ID = 436,
	ARM_TSTS_S__S__S_S = 437,
	ARM_TSTS_S__S = 438,
	ARM_TEQS_S___ID = 439,
	ARM_TEQS_S__S__S_S = 440,
	ARM_TEQS_S__S = 441,
	ARM_SUBSS_S__S___ID = 442,
	ARM_SUBSS_S__S__S__S_S = 443,
	ARM_SUBSS_S__S__S = 444,
	ARM_SBCSS_S__S___ID = 445,
	ARM_SBCSS_S__S__S__S_S = 446,
	ARM_SBCSS_S__S__S = 447,
	ARM_RSCSS_S__S___ID = 448,
	ARM_RSCSS_S__S__S__S_S = 449,
	ARM_RSCSS_S__S__S = 450,
	ARM_RSBSS_S__S___ID = 451,
	ARM_RSBSS_S__S__S__S_S = 452,
	ARM_RSBSS_S__S__S = 453,
	ARM_ORRSS_S__S___ID = 454,
	ARM_ORRSS_S__S__S__S_S = 455,
	ARM_ORRSS_S__S__S = 456,
	ARM_MVNSS_S___ID = 457,
	ARM_MVNSS_S__S__S_S = 458,
	ARM_MVNSS_S__S = 459,
	ARM_MOVSS_S___ID = 460,
	ARM_MOVSS_S__S__S_S = 461,
	ARM_MOVSS_S__S = 462,
	ARM_EORSS_S__S___ID = 463,
	ARM_EORSS_S__S__S__S_S = 464,
	ARM_EORSS_S__S__S = 465,
	ARM_CMPS_S___ID = 466,
	ARM_CMPS_S__S__S_S = 467,
	ARM_CMPS_S__S = 468,
	ARM_CMNS_S___ID = 469,
	ARM_CMNS_S__S__S_S = 470,
	ARM_CMNS_S__S = 471,
	ARM_BICSS_S__S___ID = 472,
	ARM_BICSS_S__S__S__S_S = 473,
	ARM_BICSS_S__S__S = 474,
	ARM_ANDSS_S__S___ID = 475,
	ARM_ANDSS_S__S__S__S_S = 476,
	ARM_ANDSS_S__S__S = 477,
	ARM_ADDSS_S__S__S__S_S = 478,
	ARM_ADDSS_S__S__S = 479,
	ARM_ADCSS_S__S___ID = 480,
	ARM_ADCSS_S__S__S__S_S = 481,
	ARM_ADCSS_S__S__S = 482,
	ARM_ADDSS_S__S___ID = 483,
	ARM_TOP
} arm_ident_t;

#endif /* GLISS_ARM_INCLUDE_ARM_ID_H */
