//--------------------------------------------------------------------------------
// Auto-generated by LiteX (e8d0f9568) on 2026-01-14 16:02:03
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#include <generated/soc.h>
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#include <stdint.h>
#include <system.h>
#ifndef CSR_ACCESSORS_DEFINED
#include <hw/common.h>
#endif /* ! CSR_ACCESSORS_DEFINED */

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* LEDS Registers */
#define CSR_LEDS_BASE (CSR_BASE + 0x0L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x0L)
#define CSR_LEDS_OUT_SIZE 1

/* LEDS Fields */

/* COUNTER Registers */
#define CSR_COUNTER_BASE (CSR_BASE + 0x800L)
#define CSR_COUNTER_CONTROL_ADDR (CSR_BASE + 0x800L)
#define CSR_COUNTER_CONTROL_SIZE 1
#define CSR_COUNTER_COUNT_ADDR (CSR_BASE + 0x804L)
#define CSR_COUNTER_COUNT_SIZE 1
#define CSR_COUNTER_RELOAD_ADDR (CSR_BASE + 0x808L)
#define CSR_COUNTER_RELOAD_SIZE 1
#define CSR_COUNTER_RESET_ADDR (CSR_BASE + 0x80cL)
#define CSR_COUNTER_RESET_SIZE 1

/* COUNTER Fields */

/* ISO7816 Registers */
#define CSR_ISO7816_BASE (CSR_BASE + 0x1000L)
#define CSR_ISO7816_CSR_ADDR (CSR_BASE + 0x1000L)
#define CSR_ISO7816_CSR_SIZE 1
#define CSR_ISO7816_DATA_ADDR (CSR_BASE + 0x1004L)
#define CSR_ISO7816_DATA_SIZE 1
#define CSR_ISO7816_MISC_ADDR (CSR_BASE + 0x1008L)
#define CSR_ISO7816_MISC_SIZE 1
#define CSR_ISO7816_WT_ADDR (CSR_BASE + 0x100cL)
#define CSR_ISO7816_WT_SIZE 1
#define CSR_ISO7816_BRG_RATE_ADDR (CSR_BASE + 0x1010L)
#define CSR_ISO7816_BRG_RATE_SIZE 1
#define CSR_ISO7816_BRG_PHASE_ADDR (CSR_BASE + 0x1014L)
#define CSR_ISO7816_BRG_PHASE_SIZE 1
#define CSR_ISO7816_EV_STATUS_ADDR (CSR_BASE + 0x1018L)
#define CSR_ISO7816_EV_STATUS_SIZE 1
#define CSR_ISO7816_EV_PENDING_ADDR (CSR_BASE + 0x101cL)
#define CSR_ISO7816_EV_PENDING_SIZE 1
#define CSR_ISO7816_EV_ENABLE_ADDR (CSR_BASE + 0x1020L)
#define CSR_ISO7816_EV_ENABLE_SIZE 1

/* ISO7816 Fields */
#define CSR_ISO7816_CSR_RX_EN_OFFSET 0
#define CSR_ISO7816_CSR_RX_EN_SIZE 1
#define CSR_ISO7816_CSR_RX_EF_OFFSET 2
#define CSR_ISO7816_CSR_RX_EF_SIZE 1
#define CSR_ISO7816_CSR_RX_EP_OFFSET 3
#define CSR_ISO7816_CSR_RX_EP_SIZE 1
#define CSR_ISO7816_CSR_RX_FC_OFFSET 4
#define CSR_ISO7816_CSR_RX_FC_SIZE 1
#define CSR_ISO7816_CSR_RX_FO_OFFSET 5
#define CSR_ISO7816_CSR_RX_FO_SIZE 1
#define CSR_ISO7816_CSR_RX_FF_OFFSET 6
#define CSR_ISO7816_CSR_RX_FF_SIZE 1
#define CSR_ISO7816_CSR_RX_FE_OFFSET 7
#define CSR_ISO7816_CSR_RX_FE_SIZE 1
#define CSR_ISO7816_CSR_TX_EN_OFFSET 8
#define CSR_ISO7816_CSR_TX_EN_SIZE 1
#define CSR_ISO7816_CSR_TX_EP_OFFSET 11
#define CSR_ISO7816_CSR_TX_EP_SIZE 1
#define CSR_ISO7816_CSR_TX_FC_OFFSET 12
#define CSR_ISO7816_CSR_TX_FC_SIZE 1
#define CSR_ISO7816_CSR_TX_FO_OFFSET 13
#define CSR_ISO7816_CSR_TX_FO_SIZE 1
#define CSR_ISO7816_CSR_TX_FF_OFFSET 14
#define CSR_ISO7816_CSR_TX_FF_SIZE 1
#define CSR_ISO7816_CSR_TX_FE_OFFSET 15
#define CSR_ISO7816_CSR_TX_FE_SIZE 1
#define CSR_ISO7816_CSR_WT_CE_OFFSET 16
#define CSR_ISO7816_CSR_WT_CE_SIZE 1
#define CSR_ISO7816_MISC_RX_NK_OFFSET 0
#define CSR_ISO7816_MISC_RX_NK_SIZE 1
#define CSR_ISO7816_MISC_RX_FI_OFFSET 1
#define CSR_ISO7816_MISC_RX_FI_SIZE 1
#define CSR_ISO7816_MISC_RX_EI_OFFSET 2
#define CSR_ISO7816_MISC_RX_EI_SIZE 1
#define CSR_ISO7816_MISC_TX_NK_OFFSET 8
#define CSR_ISO7816_MISC_TX_NK_SIZE 1
#define CSR_ISO7816_MISC_TX_FI_OFFSET 9
#define CSR_ISO7816_MISC_TX_FI_SIZE 1
#define CSR_ISO7816_MISC_TX_EI_OFFSET 10
#define CSR_ISO7816_MISC_TX_EI_SIZE 1
#define CSR_ISO7816_MISC_TX_RT_OFFSET 16
#define CSR_ISO7816_MISC_TX_RT_SIZE 3
#define CSR_ISO7816_MISC_TX_GT_OFFSET 20
#define CSR_ISO7816_MISC_TX_GT_SIZE 12
#define CSR_ISO7816_WT_WT_OFFSET 8
#define CSR_ISO7816_WT_WT_SIZE 15
#define CSR_ISO7816_WT_IE_OFFSET 31
#define CSR_ISO7816_WT_IE_SIZE 1
#define CSR_ISO7816_BRG_RATE_DS_OFFSET 0
#define CSR_ISO7816_BRG_RATE_DS_SIZE 15
#define CSR_ISO7816_BRG_RATE_FS_OFFSET 16
#define CSR_ISO7816_BRG_RATE_FS_SIZE 15
#define CSR_ISO7816_BRG_PHASE_INIT_OFFSET 0
#define CSR_ISO7816_BRG_PHASE_INIT_SIZE 15
#define CSR_ISO7816_EV_STATUS_RX_READY_OFFSET 0
#define CSR_ISO7816_EV_STATUS_RX_READY_SIZE 1
#define CSR_ISO7816_EV_STATUS_TX_EMPTY_OFFSET 1
#define CSR_ISO7816_EV_STATUS_TX_EMPTY_SIZE 1
#define CSR_ISO7816_EV_STATUS_RX_ERROR_OFFSET 2
#define CSR_ISO7816_EV_STATUS_RX_ERROR_SIZE 1
#define CSR_ISO7816_EV_STATUS_TX_ERROR_OFFSET 3
#define CSR_ISO7816_EV_STATUS_TX_ERROR_SIZE 1
#define CSR_ISO7816_EV_STATUS_WT_EXPIRED_OFFSET 4
#define CSR_ISO7816_EV_STATUS_WT_EXPIRED_SIZE 1
#define CSR_ISO7816_EV_PENDING_RX_READY_OFFSET 0
#define CSR_ISO7816_EV_PENDING_RX_READY_SIZE 1
#define CSR_ISO7816_EV_PENDING_TX_EMPTY_OFFSET 1
#define CSR_ISO7816_EV_PENDING_TX_EMPTY_SIZE 1
#define CSR_ISO7816_EV_PENDING_RX_ERROR_OFFSET 2
#define CSR_ISO7816_EV_PENDING_RX_ERROR_SIZE 1
#define CSR_ISO7816_EV_PENDING_TX_ERROR_OFFSET 3
#define CSR_ISO7816_EV_PENDING_TX_ERROR_SIZE 1
#define CSR_ISO7816_EV_PENDING_WT_EXPIRED_OFFSET 4
#define CSR_ISO7816_EV_PENDING_WT_EXPIRED_SIZE 1
#define CSR_ISO7816_EV_ENABLE_RX_READY_OFFSET 0
#define CSR_ISO7816_EV_ENABLE_RX_READY_SIZE 1
#define CSR_ISO7816_EV_ENABLE_TX_EMPTY_OFFSET 1
#define CSR_ISO7816_EV_ENABLE_TX_EMPTY_SIZE 1
#define CSR_ISO7816_EV_ENABLE_RX_ERROR_OFFSET 2
#define CSR_ISO7816_EV_ENABLE_RX_ERROR_SIZE 1
#define CSR_ISO7816_EV_ENABLE_TX_ERROR_OFFSET 3
#define CSR_ISO7816_EV_ENABLE_TX_ERROR_SIZE 1
#define CSR_ISO7816_EV_ENABLE_WT_EXPIRED_OFFSET 4
#define CSR_ISO7816_EV_ENABLE_WT_EXPIRED_SIZE 1

/* PM4 Registers */
#define CSR_PM4_BASE (CSR_BASE + 0x1800L)
#define CSR_PM4_CONFIG_ADDR (CSR_BASE + 0x1800L)
#define CSR_PM4_CONFIG_SIZE 1
#define CSR_PM4_DIVISOR_ADDR (CSR_BASE + 0x1804L)
#define CSR_PM4_DIVISOR_SIZE 1
#define CSR_PM4_LF_EDGE_THRESHOLD_ADDR (CSR_BASE + 0x1808L)
#define CSR_PM4_LF_EDGE_THRESHOLD_SIZE 1
#define CSR_PM4_STATUS_ADDR (CSR_BASE + 0x180cL)
#define CSR_PM4_STATUS_SIZE 1
#define CSR_PM4_FIFO_LEVEL_ADDR (CSR_BASE + 0x1810L)
#define CSR_PM4_FIFO_LEVEL_SIZE 1
#define CSR_PM4_DATA_ADDR (CSR_BASE + 0x1814L)
#define CSR_PM4_DATA_SIZE 1
#define CSR_PM4_FIFO_POP_ADDR (CSR_BASE + 0x1818L)
#define CSR_PM4_FIFO_POP_SIZE 1

/* PM4 Fields */

/* BUTTONS Registers */
#define CSR_BUTTONS_BASE (CSR_BASE + 0x2000L)
#define CSR_BUTTONS_IN_ADDR (CSR_BASE + 0x2000L)
#define CSR_BUTTONS_IN_SIZE 1
#define CSR_BUTTONS_MODE_ADDR (CSR_BASE + 0x2004L)
#define CSR_BUTTONS_MODE_SIZE 1
#define CSR_BUTTONS_EDGE_ADDR (CSR_BASE + 0x2008L)
#define CSR_BUTTONS_EDGE_SIZE 1
#define CSR_BUTTONS_EV_STATUS_ADDR (CSR_BASE + 0x200cL)
#define CSR_BUTTONS_EV_STATUS_SIZE 1
#define CSR_BUTTONS_EV_PENDING_ADDR (CSR_BASE + 0x2010L)
#define CSR_BUTTONS_EV_PENDING_SIZE 1
#define CSR_BUTTONS_EV_ENABLE_ADDR (CSR_BASE + 0x2014L)
#define CSR_BUTTONS_EV_ENABLE_SIZE 1

/* BUTTONS Fields */
#define CSR_BUTTONS_EV_STATUS_I0_OFFSET 0
#define CSR_BUTTONS_EV_STATUS_I0_SIZE 1
#define CSR_BUTTONS_EV_STATUS_I1_OFFSET 1
#define CSR_BUTTONS_EV_STATUS_I1_SIZE 1
#define CSR_BUTTONS_EV_PENDING_I0_OFFSET 0
#define CSR_BUTTONS_EV_PENDING_I0_SIZE 1
#define CSR_BUTTONS_EV_PENDING_I1_OFFSET 1
#define CSR_BUTTONS_EV_PENDING_I1_SIZE 1
#define CSR_BUTTONS_EV_ENABLE_I0_OFFSET 0
#define CSR_BUTTONS_EV_ENABLE_I0_SIZE 1
#define CSR_BUTTONS_EV_ENABLE_I1_OFFSET 1
#define CSR_BUTTONS_EV_ENABLE_I1_SIZE 1

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x2800L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x2800L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x2804L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x2808L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x3000L)

/* IDENTIFIER_MEM Fields */

/* SDRAM Registers */
#define CSR_SDRAM_BASE (CSR_BASE + 0x3800L)
#define CSR_SDRAM_DFII_CONTROL_ADDR (CSR_BASE + 0x3800L)
#define CSR_SDRAM_DFII_CONTROL_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR (CSR_BASE + 0x3804L)
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR (CSR_BASE + 0x3808L)
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR (CSR_BASE + 0x380cL)
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR (CSR_BASE + 0x3810L)
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR (CSR_BASE + 0x3814L)
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 1
#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR (CSR_BASE + 0x3818L)
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 1

/* SDRAM Fields */
#define CSR_SDRAM_DFII_CONTROL_SEL_OFFSET 0
#define CSR_SDRAM_DFII_CONTROL_SEL_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_CKE_OFFSET 1
#define CSR_SDRAM_DFII_CONTROL_CKE_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_ODT_OFFSET 2
#define CSR_SDRAM_DFII_CONTROL_ODT_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_RESET_N_OFFSET 3
#define CSR_SDRAM_DFII_CONTROL_RESET_N_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_OFFSET 0
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_WE_OFFSET 1
#define CSR_SDRAM_DFII_PI0_COMMAND_WE_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_CAS_OFFSET 2
#define CSR_SDRAM_DFII_PI0_COMMAND_CAS_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_RAS_OFFSET 3
#define CSR_SDRAM_DFII_PI0_COMMAND_RAS_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_WREN_OFFSET 4
#define CSR_SDRAM_DFII_PI0_COMMAND_WREN_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_RDEN_OFFSET 5
#define CSR_SDRAM_DFII_PI0_COMMAND_RDEN_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_TOP_OFFSET 6
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_TOP_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_BOTTOM_OFFSET 7
#define CSR_SDRAM_DFII_PI0_COMMAND_CS_BOTTOM_SIZE 1

/* SERIAL1 Registers */
#define CSR_SERIAL1_BASE (CSR_BASE + 0x4000L)
#define CSR_SERIAL1_RXTX_ADDR (CSR_BASE + 0x4000L)
#define CSR_SERIAL1_RXTX_SIZE 1
#define CSR_SERIAL1_TXFULL_ADDR (CSR_BASE + 0x4004L)
#define CSR_SERIAL1_TXFULL_SIZE 1
#define CSR_SERIAL1_RXEMPTY_ADDR (CSR_BASE + 0x4008L)
#define CSR_SERIAL1_RXEMPTY_SIZE 1
#define CSR_SERIAL1_EV_STATUS_ADDR (CSR_BASE + 0x400cL)
#define CSR_SERIAL1_EV_STATUS_SIZE 1
#define CSR_SERIAL1_EV_PENDING_ADDR (CSR_BASE + 0x4010L)
#define CSR_SERIAL1_EV_PENDING_SIZE 1
#define CSR_SERIAL1_EV_ENABLE_ADDR (CSR_BASE + 0x4014L)
#define CSR_SERIAL1_EV_ENABLE_SIZE 1
#define CSR_SERIAL1_TXEMPTY_ADDR (CSR_BASE + 0x4018L)
#define CSR_SERIAL1_TXEMPTY_SIZE 1
#define CSR_SERIAL1_RXFULL_ADDR (CSR_BASE + 0x401cL)
#define CSR_SERIAL1_RXFULL_SIZE 1

/* SERIAL1 Fields */
#define CSR_SERIAL1_EV_STATUS_TX_OFFSET 0
#define CSR_SERIAL1_EV_STATUS_TX_SIZE 1
#define CSR_SERIAL1_EV_STATUS_RX_OFFSET 1
#define CSR_SERIAL1_EV_STATUS_RX_SIZE 1
#define CSR_SERIAL1_EV_PENDING_TX_OFFSET 0
#define CSR_SERIAL1_EV_PENDING_TX_SIZE 1
#define CSR_SERIAL1_EV_PENDING_RX_OFFSET 1
#define CSR_SERIAL1_EV_PENDING_RX_SIZE 1
#define CSR_SERIAL1_EV_ENABLE_TX_OFFSET 0
#define CSR_SERIAL1_EV_ENABLE_TX_SIZE 1
#define CSR_SERIAL1_EV_ENABLE_RX_OFFSET 1
#define CSR_SERIAL1_EV_ENABLE_RX_SIZE 1

/* SERIAL2 Registers */
#define CSR_SERIAL2_BASE (CSR_BASE + 0x4800L)
#define CSR_SERIAL2_RXTX_ADDR (CSR_BASE + 0x4800L)
#define CSR_SERIAL2_RXTX_SIZE 1
#define CSR_SERIAL2_TXFULL_ADDR (CSR_BASE + 0x4804L)
#define CSR_SERIAL2_TXFULL_SIZE 1
#define CSR_SERIAL2_RXEMPTY_ADDR (CSR_BASE + 0x4808L)
#define CSR_SERIAL2_RXEMPTY_SIZE 1
#define CSR_SERIAL2_EV_STATUS_ADDR (CSR_BASE + 0x480cL)
#define CSR_SERIAL2_EV_STATUS_SIZE 1
#define CSR_SERIAL2_EV_PENDING_ADDR (CSR_BASE + 0x4810L)
#define CSR_SERIAL2_EV_PENDING_SIZE 1
#define CSR_SERIAL2_EV_ENABLE_ADDR (CSR_BASE + 0x4814L)
#define CSR_SERIAL2_EV_ENABLE_SIZE 1
#define CSR_SERIAL2_TXEMPTY_ADDR (CSR_BASE + 0x4818L)
#define CSR_SERIAL2_TXEMPTY_SIZE 1
#define CSR_SERIAL2_RXFULL_ADDR (CSR_BASE + 0x481cL)
#define CSR_SERIAL2_RXFULL_SIZE 1

/* SERIAL2 Fields */
#define CSR_SERIAL2_EV_STATUS_TX_OFFSET 0
#define CSR_SERIAL2_EV_STATUS_TX_SIZE 1
#define CSR_SERIAL2_EV_STATUS_RX_OFFSET 1
#define CSR_SERIAL2_EV_STATUS_RX_SIZE 1
#define CSR_SERIAL2_EV_PENDING_TX_OFFSET 0
#define CSR_SERIAL2_EV_PENDING_TX_SIZE 1
#define CSR_SERIAL2_EV_PENDING_RX_OFFSET 1
#define CSR_SERIAL2_EV_PENDING_RX_SIZE 1
#define CSR_SERIAL2_EV_ENABLE_TX_OFFSET 0
#define CSR_SERIAL2_EV_ENABLE_TX_SIZE 1
#define CSR_SERIAL2_EV_ENABLE_RX_OFFSET 1
#define CSR_SERIAL2_EV_ENABLE_RX_SIZE 1

/* SPIFLASH Registers */
#define CSR_SPIFLASH_BASE (CSR_BASE + 0x5000L)
#define CSR_SPIFLASH_PHY_CLK_DIVISOR_ADDR (CSR_BASE + 0x5000L)
#define CSR_SPIFLASH_PHY_CLK_DIVISOR_SIZE 1
#define CSR_SPIFLASH_MMAP_DUMMY_BITS_ADDR (CSR_BASE + 0x5004L)
#define CSR_SPIFLASH_MMAP_DUMMY_BITS_SIZE 1
#define CSR_SPIFLASH_MASTER_CS_ADDR (CSR_BASE + 0x5008L)
#define CSR_SPIFLASH_MASTER_CS_SIZE 1
#define CSR_SPIFLASH_MASTER_PHYCONFIG_ADDR (CSR_BASE + 0x500cL)
#define CSR_SPIFLASH_MASTER_PHYCONFIG_SIZE 1
#define CSR_SPIFLASH_MASTER_RXTX_ADDR (CSR_BASE + 0x5010L)
#define CSR_SPIFLASH_MASTER_RXTX_SIZE 1
#define CSR_SPIFLASH_MASTER_STATUS_ADDR (CSR_BASE + 0x5014L)
#define CSR_SPIFLASH_MASTER_STATUS_SIZE 1

/* SPIFLASH Fields */
#define CSR_SPIFLASH_MASTER_PHYCONFIG_LEN_OFFSET 0
#define CSR_SPIFLASH_MASTER_PHYCONFIG_LEN_SIZE 8
#define CSR_SPIFLASH_MASTER_PHYCONFIG_WIDTH_OFFSET 8
#define CSR_SPIFLASH_MASTER_PHYCONFIG_WIDTH_SIZE 4
#define CSR_SPIFLASH_MASTER_PHYCONFIG_MASK_OFFSET 16
#define CSR_SPIFLASH_MASTER_PHYCONFIG_MASK_SIZE 8
#define CSR_SPIFLASH_MASTER_STATUS_TX_READY_OFFSET 0
#define CSR_SPIFLASH_MASTER_STATUS_TX_READY_SIZE 1
#define CSR_SPIFLASH_MASTER_STATUS_RX_READY_OFFSET 1
#define CSR_SPIFLASH_MASTER_STATUS_RX_READY_SIZE 1

/* TIMER0 Registers */
#define CSR_TIMER0_BASE (CSR_BASE + 0x5800L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x5800L)
#define CSR_TIMER0_LOAD_SIZE 1
#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x5804L)
#define CSR_TIMER0_RELOAD_SIZE 1
#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x5808L)
#define CSR_TIMER0_EN_SIZE 1
#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x580cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x5810L)
#define CSR_TIMER0_VALUE_SIZE 1
#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x5814L)
#define CSR_TIMER0_EV_STATUS_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x5818L)
#define CSR_TIMER0_EV_PENDING_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x581cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1

/* TIMER0 Fields */
#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1

/* TIMER1 Registers */
#define CSR_TIMER1_BASE (CSR_BASE + 0x6000L)
#define CSR_TIMER1_LOAD_ADDR (CSR_BASE + 0x6000L)
#define CSR_TIMER1_LOAD_SIZE 1
#define CSR_TIMER1_RELOAD_ADDR (CSR_BASE + 0x6004L)
#define CSR_TIMER1_RELOAD_SIZE 1
#define CSR_TIMER1_EN_ADDR (CSR_BASE + 0x6008L)
#define CSR_TIMER1_EN_SIZE 1
#define CSR_TIMER1_UPDATE_VALUE_ADDR (CSR_BASE + 0x600cL)
#define CSR_TIMER1_UPDATE_VALUE_SIZE 1
#define CSR_TIMER1_VALUE_ADDR (CSR_BASE + 0x6010L)
#define CSR_TIMER1_VALUE_SIZE 1
#define CSR_TIMER1_EV_STATUS_ADDR (CSR_BASE + 0x6014L)
#define CSR_TIMER1_EV_STATUS_SIZE 1
#define CSR_TIMER1_EV_PENDING_ADDR (CSR_BASE + 0x6018L)
#define CSR_TIMER1_EV_PENDING_SIZE 1
#define CSR_TIMER1_EV_ENABLE_ADDR (CSR_BASE + 0x601cL)
#define CSR_TIMER1_EV_ENABLE_SIZE 1

/* TIMER1 Fields */
#define CSR_TIMER1_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER1_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER1_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER1_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER1_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER1_EV_ENABLE_ZERO_SIZE 1

/* TIMER2 Registers */
#define CSR_TIMER2_BASE (CSR_BASE + 0x6800L)
#define CSR_TIMER2_LOAD_ADDR (CSR_BASE + 0x6800L)
#define CSR_TIMER2_LOAD_SIZE 1
#define CSR_TIMER2_RELOAD_ADDR (CSR_BASE + 0x6804L)
#define CSR_TIMER2_RELOAD_SIZE 1
#define CSR_TIMER2_EN_ADDR (CSR_BASE + 0x6808L)
#define CSR_TIMER2_EN_SIZE 1
#define CSR_TIMER2_UPDATE_VALUE_ADDR (CSR_BASE + 0x680cL)
#define CSR_TIMER2_UPDATE_VALUE_SIZE 1
#define CSR_TIMER2_VALUE_ADDR (CSR_BASE + 0x6810L)
#define CSR_TIMER2_VALUE_SIZE 1
#define CSR_TIMER2_EV_STATUS_ADDR (CSR_BASE + 0x6814L)
#define CSR_TIMER2_EV_STATUS_SIZE 1
#define CSR_TIMER2_EV_PENDING_ADDR (CSR_BASE + 0x6818L)
#define CSR_TIMER2_EV_PENDING_SIZE 1
#define CSR_TIMER2_EV_ENABLE_ADDR (CSR_BASE + 0x681cL)
#define CSR_TIMER2_EV_ENABLE_SIZE 1

/* TIMER2 Fields */
#define CSR_TIMER2_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER2_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER2_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER2_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER2_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER2_EV_ENABLE_ZERO_SIZE 1

/* UART Registers */
#define CSR_UART_BASE (CSR_BASE + 0x7000L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x7000L)
#define CSR_UART_RXTX_SIZE 1
#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x7004L)
#define CSR_UART_TXFULL_SIZE 1
#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x7008L)
#define CSR_UART_RXEMPTY_SIZE 1
#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0x700cL)
#define CSR_UART_EV_STATUS_SIZE 1
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x7010L)
#define CSR_UART_EV_PENDING_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x7014L)
#define CSR_UART_EV_ENABLE_SIZE 1
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x7018L)
#define CSR_UART_TXEMPTY_SIZE 1
#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x701cL)
#define CSR_UART_RXFULL_SIZE 1

/* UART Fields */
#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1

//--------------------------------------------------------------------------------
// CSR Registers Access Functions.
//--------------------------------------------------------------------------------

#ifndef LITEX_CSR_ACCESS_FUNCTIONS
#define LITEX_CSR_ACCESS_FUNCTIONS 1
#endif

#if LITEX_CSR_ACCESS_FUNCTIONS

/* LEDS Access Functions */
static inline uint32_t leds_out_read(void) {
	return csr_read_simple((CSR_BASE + 0x0L));
}
static inline void leds_out_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x0L));
}

/* COUNTER Access Functions */
static inline uint32_t counter_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x800L));
}
static inline void counter_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x800L));
}
static inline uint32_t counter_count_read(void) {
	return csr_read_simple((CSR_BASE + 0x804L));
}
static inline uint32_t counter_reload_read(void) {
	return csr_read_simple((CSR_BASE + 0x808L));
}
static inline void counter_reload_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x808L));
}
static inline uint32_t counter_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x80cL));
}
static inline void counter_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x80cL));
}

/* ISO7816 Access Functions */
static inline uint32_t iso7816_csr_read(void) {
	return csr_read_simple((CSR_BASE + 0x1000L));
}
static inline void iso7816_csr_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1000L));
}
static inline uint32_t iso7816_data_read(void) {
	return csr_read_simple((CSR_BASE + 0x1004L));
}
static inline void iso7816_data_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1004L));
}
static inline uint32_t iso7816_misc_read(void) {
	return csr_read_simple((CSR_BASE + 0x1008L));
}
static inline void iso7816_misc_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1008L));
}
static inline uint32_t iso7816_wt_read(void) {
	return csr_read_simple((CSR_BASE + 0x100cL));
}
static inline void iso7816_wt_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x100cL));
}
static inline uint32_t iso7816_brg_rate_read(void) {
	return csr_read_simple((CSR_BASE + 0x1010L));
}
static inline void iso7816_brg_rate_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1010L));
}
static inline uint32_t iso7816_brg_phase_read(void) {
	return csr_read_simple((CSR_BASE + 0x1014L));
}
static inline void iso7816_brg_phase_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1014L));
}
static inline uint32_t iso7816_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x1018L));
}
static inline uint32_t iso7816_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x101cL));
}
static inline void iso7816_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x101cL));
}
static inline uint32_t iso7816_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x1020L));
}
static inline void iso7816_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1020L));
}

/* PM4 Access Functions */
static inline uint32_t pm4_config_read(void) {
	return csr_read_simple((CSR_BASE + 0x1800L));
}
static inline void pm4_config_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1800L));
}
static inline uint32_t pm4_divisor_read(void) {
	return csr_read_simple((CSR_BASE + 0x1804L));
}
static inline void pm4_divisor_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1804L));
}
static inline uint32_t pm4_lf_edge_threshold_read(void) {
	return csr_read_simple((CSR_BASE + 0x1808L));
}
static inline void pm4_lf_edge_threshold_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1808L));
}
static inline uint32_t pm4_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x180cL));
}
static inline uint32_t pm4_fifo_level_read(void) {
	return csr_read_simple((CSR_BASE + 0x1810L));
}
static inline uint32_t pm4_data_read(void) {
	return csr_read_simple((CSR_BASE + 0x1814L));
}
static inline uint32_t pm4_fifo_pop_read(void) {
	return csr_read_simple((CSR_BASE + 0x1818L));
}
static inline void pm4_fifo_pop_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1818L));
}

/* BUTTONS Access Functions */
static inline uint32_t buttons_in_read(void) {
	return csr_read_simple((CSR_BASE + 0x2000L));
}
static inline uint32_t buttons_mode_read(void) {
	return csr_read_simple((CSR_BASE + 0x2004L));
}
static inline void buttons_mode_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2004L));
}
static inline uint32_t buttons_edge_read(void) {
	return csr_read_simple((CSR_BASE + 0x2008L));
}
static inline void buttons_edge_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2008L));
}
static inline uint32_t buttons_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x200cL));
}
static inline uint32_t buttons_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x2010L));
}
static inline void buttons_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2010L));
}
static inline uint32_t buttons_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x2014L));
}
static inline void buttons_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2014L));
}

/* CTRL Access Functions */
static inline uint32_t ctrl_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x2800L));
}
static inline void ctrl_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2800L));
}
static inline uint32_t ctrl_scratch_read(void) {
	return csr_read_simple((CSR_BASE + 0x2804L));
}
static inline void ctrl_scratch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x2804L));
}
static inline uint32_t ctrl_bus_errors_read(void) {
	return csr_read_simple((CSR_BASE + 0x2808L));
}

/* IDENTIFIER_MEM Access Functions */

/* SDRAM Access Functions */
static inline uint32_t sdram_dfii_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x3800L));
}
static inline void sdram_dfii_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3800L));
}
static inline uint32_t sdram_dfii_pi0_command_read(void) {
	return csr_read_simple((CSR_BASE + 0x3804L));
}
static inline void sdram_dfii_pi0_command_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3804L));
}
static inline uint32_t sdram_dfii_pi0_command_issue_read(void) {
	return csr_read_simple((CSR_BASE + 0x3808L));
}
static inline void sdram_dfii_pi0_command_issue_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3808L));
}
static inline uint32_t sdram_dfii_pi0_address_read(void) {
	return csr_read_simple((CSR_BASE + 0x380cL));
}
static inline void sdram_dfii_pi0_address_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x380cL));
}
static inline uint32_t sdram_dfii_pi0_baddress_read(void) {
	return csr_read_simple((CSR_BASE + 0x3810L));
}
static inline void sdram_dfii_pi0_baddress_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3810L));
}
static inline uint32_t sdram_dfii_pi0_wrdata_read(void) {
	return csr_read_simple((CSR_BASE + 0x3814L));
}
static inline void sdram_dfii_pi0_wrdata_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3814L));
}
static inline uint32_t sdram_dfii_pi0_rddata_read(void) {
	return csr_read_simple((CSR_BASE + 0x3818L));
}

/* SERIAL1 Access Functions */
static inline uint32_t serial1_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x4000L));
}
static inline void serial1_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4000L));
}
static inline uint32_t serial1_txfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x4004L));
}
static inline uint32_t serial1_rxempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x4008L));
}
static inline uint32_t serial1_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x400cL));
}
static inline uint32_t serial1_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x4010L));
}
static inline void serial1_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4010L));
}
static inline uint32_t serial1_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x4014L));
}
static inline void serial1_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4014L));
}
static inline uint32_t serial1_txempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x4018L));
}
static inline uint32_t serial1_rxfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x401cL));
}

/* SERIAL2 Access Functions */
static inline uint32_t serial2_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x4800L));
}
static inline void serial2_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4800L));
}
static inline uint32_t serial2_txfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x4804L));
}
static inline uint32_t serial2_rxempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x4808L));
}
static inline uint32_t serial2_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x480cL));
}
static inline uint32_t serial2_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x4810L));
}
static inline void serial2_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4810L));
}
static inline uint32_t serial2_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x4814L));
}
static inline void serial2_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4814L));
}
static inline uint32_t serial2_txempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x4818L));
}
static inline uint32_t serial2_rxfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x481cL));
}

/* SPIFLASH Access Functions */
static inline uint32_t spiflash_phy_clk_divisor_read(void) {
	return csr_read_simple((CSR_BASE + 0x5000L));
}
static inline void spiflash_phy_clk_divisor_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5000L));
}
static inline uint32_t spiflash_mmap_dummy_bits_read(void) {
	return csr_read_simple((CSR_BASE + 0x5004L));
}
static inline void spiflash_mmap_dummy_bits_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5004L));
}
static inline uint32_t spiflash_master_cs_read(void) {
	return csr_read_simple((CSR_BASE + 0x5008L));
}
static inline void spiflash_master_cs_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5008L));
}
static inline uint32_t spiflash_master_phyconfig_read(void) {
	return csr_read_simple((CSR_BASE + 0x500cL));
}
static inline void spiflash_master_phyconfig_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x500cL));
}
static inline uint32_t spiflash_master_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x5010L));
}
static inline void spiflash_master_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5010L));
}
static inline uint32_t spiflash_master_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x5014L));
}

/* TIMER0 Access Functions */
static inline uint32_t timer0_load_read(void) {
	return csr_read_simple((CSR_BASE + 0x5800L));
}
static inline void timer0_load_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5800L));
}
static inline uint32_t timer0_reload_read(void) {
	return csr_read_simple((CSR_BASE + 0x5804L));
}
static inline void timer0_reload_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5804L));
}
static inline uint32_t timer0_en_read(void) {
	return csr_read_simple((CSR_BASE + 0x5808L));
}
static inline void timer0_en_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5808L));
}
static inline uint32_t timer0_update_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x580cL));
}
static inline void timer0_update_value_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x580cL));
}
static inline uint32_t timer0_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x5810L));
}
static inline uint32_t timer0_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x5814L));
}
static inline uint32_t timer0_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x5818L));
}
static inline void timer0_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5818L));
}
static inline uint32_t timer0_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x581cL));
}
static inline void timer0_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x581cL));
}

/* TIMER1 Access Functions */
static inline uint32_t timer1_load_read(void) {
	return csr_read_simple((CSR_BASE + 0x6000L));
}
static inline void timer1_load_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6000L));
}
static inline uint32_t timer1_reload_read(void) {
	return csr_read_simple((CSR_BASE + 0x6004L));
}
static inline void timer1_reload_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6004L));
}
static inline uint32_t timer1_en_read(void) {
	return csr_read_simple((CSR_BASE + 0x6008L));
}
static inline void timer1_en_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6008L));
}
static inline uint32_t timer1_update_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x600cL));
}
static inline void timer1_update_value_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x600cL));
}
static inline uint32_t timer1_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x6010L));
}
static inline uint32_t timer1_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6014L));
}
static inline uint32_t timer1_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x6018L));
}
static inline void timer1_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6018L));
}
static inline uint32_t timer1_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x601cL));
}
static inline void timer1_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x601cL));
}

/* TIMER2 Access Functions */
static inline uint32_t timer2_load_read(void) {
	return csr_read_simple((CSR_BASE + 0x6800L));
}
static inline void timer2_load_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6800L));
}
static inline uint32_t timer2_reload_read(void) {
	return csr_read_simple((CSR_BASE + 0x6804L));
}
static inline void timer2_reload_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6804L));
}
static inline uint32_t timer2_en_read(void) {
	return csr_read_simple((CSR_BASE + 0x6808L));
}
static inline void timer2_en_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6808L));
}
static inline uint32_t timer2_update_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x680cL));
}
static inline void timer2_update_value_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x680cL));
}
static inline uint32_t timer2_value_read(void) {
	return csr_read_simple((CSR_BASE + 0x6810L));
}
static inline uint32_t timer2_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6814L));
}
static inline uint32_t timer2_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x6818L));
}
static inline void timer2_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6818L));
}
static inline uint32_t timer2_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x681cL));
}
static inline void timer2_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x681cL));
}

/* UART Access Functions */
static inline uint32_t uart_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0x7000L));
}
static inline void uart_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7000L));
}
static inline uint32_t uart_txfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x7004L));
}
static inline uint32_t uart_rxempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x7008L));
}
static inline uint32_t uart_ev_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x700cL));
}
static inline uint32_t uart_ev_pending_read(void) {
	return csr_read_simple((CSR_BASE + 0x7010L));
}
static inline void uart_ev_pending_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7010L));
}
static inline uint32_t uart_ev_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x7014L));
}
static inline void uart_ev_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x7014L));
}
static inline uint32_t uart_txempty_read(void) {
	return csr_read_simple((CSR_BASE + 0x7018L));
}
static inline uint32_t uart_rxfull_read(void) {
	return csr_read_simple((CSR_BASE + 0x701cL));
}
#endif /* LITEX_CSR_ACCESS_FUNCTIONS */

#endif /* ! __GENERATED_CSR_H */
