<doctype html>
<html lang="ja">
<head>
<meta charset="utf-8">
<script src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<style>
    code{
        font-family:Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
    }
    code_line{
        font-family: Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
        color:#303134;
    }
    blue{
        background-color:#BEEDE8;
    }
    yellow{
        background-color:#FFFF99;
    }
    red{
        background-color:#FF99AC;
    }
</style>

</head>
<body>
<table summary='blob content' class='blob' cellspacing="15">
<tr><td align="right"><pre><code_line>1.<br>2.<br>3.<br>4.<br>5.<br>6.<br>7.<br>8.<br>9.<br>10.<br>11.<br>12.<br>13.<br>14.<br>15.<br>16.<br>17.<br>18.<br>19.<br>20.<br>21.<br>22.<br>23.<br>24.<br>25.<br>26.<br>27.<br>28.<br>29.<br>30.<br>31.<br>32.<br>33.<br>34.<br>35.<br>36.<br>37.<br>38.<br>39.<br>40.<br>41.<br>42.<br>43.<br>44.<br>45.<br>46.<br>47.<br>48.<br>49.<br>50.<br>51.<br>52.<br>53.<br>54.<br>55.<br>56.<br>57.<br>58.<br>59.<br>60.<br>61.<br>62.<br>63.<br>64.<br>65.<br>66.<br>67.<br>68.<br>69.<br>70.<br>71.<br>72.<br>73.<br>74.<br>75.<br>76.<br>77.<br>78.<br>79.<br>80.<br>81.<br>82.<br>83.<br>84.<br>85.<br>86.<br>87.<br>88.<br>89.<br>90.<br>91.<br>92.<br>93.<br>94.<br>95.<br>96.<br>97.<br>98.<br>99.<br>100.<br>101.<br>102.<br>103.<br>104.<br>105.<br>106.<br>107.<br>108.<br>109.<br>110.<br>111.<br>112.<br>113.<br>114.<br>115.<br>116.<br>117.<br>118.<br>119.<br>120.<br>121.<br>122.<br>123.<br>124.<br>125.<br>126.<br>127.<br>128.<br>129.<br>130.<br>131.<br>132.<br>133.<br>134.<br>135.<br>136.<br>137.<br>138.<br>139.<br>140.<br>141.<br>142.<br>143.<br>144.<br>145.<br>146.<br>147.<br>148.<br>149.<br>150.<br>151.<br>152.<br>153.<br>154.<br>155.<br>156.<br>157.<br>158.<br>159.<br>160.<br>161.<br>162.<br>163.<br>164.<br>165.<br>166.<br>167.<br>168.<br>169.<br>170.<br>171.<br>172.<br>173.<br>174.<br>175.<br>176.<br>177.<br>178.<br>179.<br>180.<br>181.<br>182.<br>183.<br>184.<br>185.<br>186.<br>187.<br>188.<br>189.<br>190.<br>191.<br>192.<br>193.<br>194.<br>195.<br>196.<br>197.<br>198.<br>199.<br>200.<br>201.<br>202.<br>203.<br>204.<br>205.<br>206.<br>207.<br>208.<br>209.<br>210.<br>211.<br>212.<br>213.<br>214.<br>215.<br>216.<br>217.<br>218.<br>219.<br>220.<br>221.<br>222.<br>223.<br>224.<br>225.<br>226.<br>227.<br>228.<br>229.<br>230.<br>231.<br>232.<br>233.<br>234.<br>235.<br>236.<br>237.<br>238.<br>239.<br>240.<br>241.<br>242.<br>243.<br>244.<br>245.<br>246.<br>247.<br>248.<br>249.<br>250.<br>251.<br>252.<br>253.<br>254.<br>255.<br>256.<br>257.<br>258.<br>259.<br>260.<br>261.<br>262.<br>263.<br>264.<br>265.<br>266.<br>267.<br>268.<br>269.<br>270.<br>271.<br>272.<br>273.<br>274.<br>275.<br>276.<br>277.<br>278.<br>279.<br>280.<br>281.<br>282.<br>283.<br>284.<br>285.<br>286.<br>287.<br>288.<br>289.<br>290.<br>291.<br>292.<br>293.<br>294.<br>295.<br>296.<br>297.<br>298.<br>299.<br>300.<br>301.<br>302.<br>303.<br>304.<br>305.<br>306.<br>307.<br>308.<br>309.<br>310.<br>311.<br>312.<br>313.<br>314.<br>315.<br>316.<br>317.<br>318.<br>319.<br>320.<br>321.<br>322.<br>323.<br>324.<br>325.<br>326.<br>327.<br>328.<br>329.<br>330.<br>331.<br>332.<br>333.<br>334.<br>335.<br>336.<br>337.<br>338.<br>339.<br>340.<br>341.<br>342.<br>343.<br>344.<br>345.<br>346.<br>347.<br>348.<br>349.<br>350.<br>351.<br>352.<br>353.<br>354.<br>355.<br>356.<br>357.<br>358.<br>359.<br>360.<br>361.<br>362.<br>363.<br>364.<br>365.<br>366.<br>367.<br>368.<br>369.<br>370.<br>371.<br>372.<br>373.<br>374.<br>375.<br>376.<br>377.<br>378.<br>379.<br>380.<br>381.<br>382.<br>383.<br>384.<br>385.<br>386.<br>387.<br>388.<br>389.<br>390.<br>391.<br>392.<br>393.<br>394.<br>395.<br>396.<br>397.<br>398.<br>399.<br>400.<br>401.<br>402.<br>403.<br>404.<br>405.<br>406.<br>407.<br>408.<br>409.<br>410.<br>411.<br>412.<br>413.<br>414.<br>415.<br>416.<br>417.<br>418.<br>419.<br>420.<br>421.<br>422.<br>423.<br>424.<br>425.<br>426.<br>427.<br>428.<br>429.<br>430.<br>431.<br>432.<br>433.<br>434.<br>435.<br>436.<br>437.<br>438.<br>439.<br>440.<br>441.<br>442.<br>443.<br>444.<br>445.<br>446.<br>447.<br>448.<br>449.<br>450.<br>451.<br>452.<br>453.<br>454.<br>455.<br>456.<br>457.<br>458.<br>459.<br>460.<br>461.<br>462.<br>463.<br>464.<br>465.<br>466.<br>467.<br>468.<br>469.<br>470.<br>471.<br>472.<br>473.<br>474.<br>475.<br>476.<br>477.<br>478.<br>479.<br>480.<br>481.<br>482.<br>483.<br>484.<br>485.<br>486.<br>487.<br>488.<br>489.<br>490.<br>491.<br>492.<br>493.<br>494.<br>495.<br>496.<br>497.<br>498.<br>499.<br>500.<br>501.<br>502.<br>503.<br>504.<br>505.<br>506.<br>507.<br>508.<br>509.<br>510.<br>511.<br>512.<br>513.<br>514.<br>515.<br>516.<br>517.<br>518.<br>519.<br>520.<br>521.<br>522.<br>523.<br>524.<br>525.<br>526.<br>527.<br>528.<br>529.<br>530.<br>531.<br>532.<br>533.<br>534.<br>535.<br>536.<br>537.<br>538.<br>539.<br>540.<br>541.<br>542.<br>543.<br>544.<br>545.<br>546.<br>547.<br>548.<br>549.<br>550.<br>551.<br>552.<br>553.<br>554.<br>555.<br>556.<br>557.<br>558.<br>559.<br>560.<br>561.<br>562.<br>563.<br>564.<br>565.<br>566.<br>567.<br>568.<br>569.<br>570.<br>571.<br>572.<br>573.<br>574.<br>575.<br>576.<br>577.<br>578.<br>579.<br>580.<br>581.<br>582.<br>583.<br>584.<br>585.<br>586.<br>587.<br>588.<br>589.<br>590.<br>591.<br>592.<br>593.<br>594.<br>595.<br>596.<br>597.<br>598.<br>599.<br>600.<br>601.<br>602.<br>603.<br>604.<br>605.<br>606.<br>607.<br>608.<br>609.<br>610.<br>611.<br>612.<br>613.<br>614.<br>615.<br>616.<br>617.<br>618.<br>619.<br>620.<br>621.<br>622.<br>623.<br>624.<br>625.<br>626.<br>627.<br>628.<br>629.<br>630.<br>631.<br>632.<br>633.<br>634.<br>635.<br>636.<br>637.<br>638.<br>639.<br>640.<br>641.<br>642.<br>643.<br>644.<br>645.<br>646.<br>647.<br>648.<br>649.<br>650.<br>651.<br>652.<br>653.<br>654.<br>655.<br>656.<br>657.<br>658.<br>659.<br>660.<br>661.<br>662.<br>663.<br>664.<br>665.<br>666.<br>667.<br>668.<br>669.<br>670.<br>671.<br>672.<br>673.<br>674.<br>675.<br>676.<br>677.<br>678.<br>679.<br>680.<br>681.<br>682.<br>683.<br>684.<br>685.<br>686.<br>687.<br>688.<br>689.<br>690.<br>691.<br>692.<br>693.<br>694.<br>695.<br>696.<br>697.<br>698.<br>699.<br>700.<br>701.<br>702.<br>703.<br>704.<br>705.<br>706.<br>707.<br>708.<br>709.<br>710.<br>711.<br>712.<br>713.<br>714.<br>715.<br>716.<br>717.<br>718.<br>719.<br>720.<br>721.<br>722.<br>723.<br>724.<br>725.<br>726.<br>727.<br>728.<br>729.<br>730.<br>731.<br>732.<br>733.<br>734.<br>735.<br>736.<br>737.<br>738.<br>739.<br>740.<br>741.<br>742.<br>743.<br>744.<br>745.<br>746.<br>747.<br>748.<br>749.<br>750.<br>751.<br>752.<br>753.<br>754.<br>755.<br>756.<br>757.<br>758.<br>759.<br>760.<br>761.<br>762.<br>763.<br>764.<br>765.<br>766.<br>767.<br>768.<br>769.<br>770.<br>771.<br>772.<br>773.<br>774.<br>775.<br>776.<br>777.<br>778.<br>779.<br>780.<br>781.<br>782.<br>783.<br>784.<br>785.<br>786.<br>787.<br>788.<br>789.<br>790.<br>791.<br>792.<br>793.<br>794.<br>795.<br>796.<br>797.<br>798.<br>799.<br>800.<br>801.<br>802.<br>803.<br>804.<br>805.<br>806.<br>807.<br>808.<br>809.<br>810.<br>811.<br>812.<br>813.<br>814.<br>815.<br>816.<br>817.<br>818.<br>819.<br>820.<br>821.<br>822.<br>823.<br>824.<br>825.<br>826.<br>827.<br>828.<br>829.<br>830.<br>831.<br>832.<br>833.<br>834.<br>835.<br>836.<br>837.<br>838.<br>839.<br>840.<br>841.<br>842.<br>843.<br>844.<br>845.<br>846.<br>847.<br>848.<br>849.<br>850.<br>851.<br>852.<br>853.<br>854.<br>855.<br>856.<br>857.<br>858.<br>859.<br>860.<br>861.<br>862.<br>863.<br>864.<br>865.<br>866.<br>867.<br>868.<br>869.<br>870.<br>871.<br>872.<br>873.<br>874.<br>875.<br>876.<br>877.<br>878.<br>879.<br>880.<br>881.<br>882.<br>883.<br>884.<br>885.<br>886.<br>887.<br>888.<br>889.<br>890.<br>891.<br>892.<br>893.<br>894.<br>895.<br>896.<br>897.<br>898.<br>899.<br>900.<br>901.<br>902.<br>903.<br>904.<br>905.<br>906.<br>907.<br>908.<br>909.<br>910.<br>911.<br>912.<br>913.<br>914.<br>915.<br>916.<br>917.<br>918.<br>919.<br>920.<br>921.<br>922.<br>923.<br>924.<br>925.<br>926.<br>927.<br>928.<br>929.<br>930.<br>931.<br>932.<br>933.<br>934.<br>935.<br>936.<br>937.<br>938.<br>939.<br>940.<br>941.<br>942.<br>943.<br>944.<br>945.<br>946.<br>947.<br>948.<br>949.<br>950.<br>951.<br>952.<br>953.<br>954.<br>955.<br>956.<br>957.<br>958.<br>959.<br>960.<br>961.<br>962.<br>963.<br>964.<br>965.<br>966.<br>967.<br>968.<br>969.<br>970.<br>971.<br>972.<br>973.<br>974.<br>975.<br>976.<br>977.<br>978.<br>979.<br>980.<br>981.<br>982.<br>983.<br>984.<br>985.<br>986.<br>987.<br>988.<br>989.<br>990.<br>991.<br>992.<br>993.<br>994.<br>995.<br>996.<br>997.<br>998.<br>999.<br>1000.<br>1001.<br>1002.<br>1003.<br>1004.<br>1005.<br>1006.<br>1007.<br>1008.<br>1009.<br>1010.<br>1011.<br>1012.<br>1013.<br>1014.<br>1015.<br>1016.<br>1017.<br>1018.<br>1019.<br>1020.<br>1021.<br>1022.<br>1023.<br>1024.<br>1025.<br>1026.<br>1027.<br>1028.<br>1029.<br>1030.<br>1031.<br>1032.<br>1033.<br>1034.<br>1035.<br>1036.<br>1037.<br>1038.<br>1039.<br>1040.<br>1041.<br>1042.<br>1043.<br>1044.<br>1045.<br>1046.<br>1047.<br>1048.<br>1049.<br>1050.<br>1051.<br>1052.<br>1053.<br>1054.<br>1055.<br>1056.<br>1057.<br>1058.<br>1059.<br>1060.<br>1061.<br>1062.<br>1063.<br>1064.<br>1065.<br>1066.<br>1067.<br>1068.<br>1069.<br>1070.<br>1071.<br>1072.<br>1073.<br>1074.<br>1075.<br>1076.<br>1077.<br>1078.<br>1079.<br>1080.<br>1081.<br>1082.<br>1083.<br>1084.<br>1085.<br>1086.<br>1087.<br>1088.<br>1089.<br>1090.<br>1091.<br>1092.<br>1093.<br>1094.<br>1095.<br>1096.<br>1097.<br>1098.<br>1099.<br>1100.<br>1101.<br>1102.<br>1103.<br>1104.<br>1105.<br>1106.<br>1107.<br>1108.<br>1109.<br>1110.<br>1111.<br>1112.<br>1113.<br>1114.<br>1115.<br>1116.<br>1117.<br>1118.<br>1119.<br>1120.<br>1121.<br>1122.<br>1123.<br>1124.<br>1125.<br>1126.<br>1127.<br>1128.<br>1129.<br>1130.<br>1131.<br>1132.<br>1133.<br>1134.<br>1135.<br>1136.<br>1137.<br>1138.<br>1139.<br>1140.<br>1141.<br>1142.<br>1143.<br>1144.<br>1145.<br>1146.<br>1147.<br>1148.<br>1149.<br>1150.<br>1151.<br>1152.<br>1153.<br>1154.<br>1155.<br>1156.<br>1157.<br>1158.<br>1159.<br>1160.<br>1161.<br>1162.<br>1163.<br>1164.<br>1165.<br>1166.<br>1167.<br>1168.<br>1169.<br>1170.<br>1171.<br>1172.<br>1173.<br>1174.<br>1175.<br>1176.<br>1177.<br>1178.<br>1179.<br>1180.<br>1181.<br>1182.<br>1183.<br>1184.<br>1185.<br>1186.<br>1187.<br>1188.<br>1189.<br>1190.<br>1191.<br>1192.<br>1193.<br>1194.<br>1195.<br>1196.<br>1197.<br>1198.<br>1199.<br>1200.<br>1201.<br>1202.<br>1203.<br>1204.<br>1205.<br>1206.<br>1207.<br>1208.<br>1209.<br>1210.<br>1211.<br>1212.<br>1213.<br>1214.<br>1215.<br>1216.<br>1217.<br>1218.<br>1219.<br>1220.<br>1221.<br>1222.<br>1223.<br>1224.<br>1225.<br>1226.<br>1227.<br>1228.<br>1229.<br>1230.<br>1231.<br>1232.<br>1233.<br>1234.<br>1235.<br>1236.<br>1237.<br>1238.<br>1239.<br>1240.<br>1241.<br>1242.<br>1243.<br>1244.<br>1245.<br>1246.<br>1247.<br>1248.<br>1249.<br>1250.<br>1251.<br>1252.<br>1253.<br>1254.<br>1255.<br>1256.<br>1257.<br>1258.<br>1259.<br>1260.<br>1261.<br>1262.<br>1263.<br>1264.<br>1265.<br>1266.<br>1267.<br>1268.<br>1269.<br>1270.<br>1271.<br>1272.<br>1273.<br>1274.<br>1275.<br>1276.<br>1277.<br>1278.<br>1279.<br>1280.<br>1281.<br>1282.<br>1283.<br>1284.<br>1285.<br>1286.<br>1287.<br>1288.<br>1289.<br>1290.<br>1291.<br>1292.<br>1293.<br>1294.<br>1295.<br>1296.<br>1297.<br>1298.<br>1299.<br>1300.<br>1301.<br>1302.<br>1303.<br>1304.<br>1305.<br>1306.<br>1307.<br>1308.<br>1309.<br>1310.<br>1311.<br>1312.<br>1313.<br>1314.<br>1315.<br>1316.<br>1317.<br>1318.<br>1319.<br>1320.<br>1321.<br>1322.<br>1323.<br>1324.<br>1325.<br>1326.<br>1327.<br>1328.<br>1329.<br>1330.<br>1331.<br>1332.<br>1333.<br>1334.<br>1335.<br>1336.<br>1337.<br>1338.<br>1339.<br>1340.<br>1341.<br>1342.<br>1343.<br>1344.<br>1345.<br>1346.<br>1347.<br>1348.<br>1349.<br>1350.<br>1351.<br>1352.<br>1353.<br>1354.<br>1355.<br>1356.<br>1357.<br>1358.<br>1359.<br>1360.<br>1361.<br>1362.<br>1363.<br>1364.<br>1365.<br>1366.<br>1367.<br>1368.<br>1369.<br>1370.<br>1371.<br>1372.<br>1373.<br>1374.<br>1375.<br>1376.<br>1377.<br>1378.<br>1379.<br>1380.<br>1381.<br>1382.<br>1383.<br>1384.<br>1385.<br>1386.<br>1387.<br>1388.<br>1389.<br>1390.<br>1391.<br>1392.<br>1393.<br>1394.<br>1395.<br>1396.<br>1397.<br>1398.<br>1399.<br>1400.<br>1401.<br>1402.<br>1403.<br>1404.<br>1405.<br>1406.<br>1407.<br>1408.<br>1409.<br>1410.<br>1411.<br>1412.<br>1413.<br>1414.<br>1415.<br>1416.<br>1417.<br>1418.<br>1419.<br>1420.<br>1421.<br>1422.<br>1423.<br>1424.<br>1425.<br>1426.<br>1427.<br>1428.<br>1429.<br>1430.<br>1431.<br>1432.<br>1433.<br>1434.<br>1435.<br>1436.<br>1437.<br>1438.<br>1439.<br>1440.<br>1441.<br>1442.<br>1443.<br>1444.<br>1445.<br>1446.<br>1447.<br>1448.<br>1449.<br>1450.<br>1451.<br>1452.<br>1453.<br>1454.<br>1455.<br>1456.<br>1457.<br>1458.<br>1459.<br>1460.<br>1461.<br>1462.<br>1463.<br>1464.<br>1465.<br>1466.<br>1467.<br>1468.<br>1469.<br>1470.<br>1471.<br>1472.<br>1473.<br>1474.<br>1475.<br>1476.<br>1477.<br>1478.<br>1479.<br>1480.<br>1481.<br>1482.<br>1483.<br>1484.<br>1485.<br>1486.<br>1487.<br>1488.<br>1489.<br>1490.<br>1491.<br>1492.<br>1493.<br>1494.<br>1495.<br>1496.<br>1497.<br>1498.<br>1499.<br>1500.<br>1501.<br>1502.<br>1503.<br>1504.<br>1505.<br>1506.<br>1507.<br>1508.<br>1509.<br>1510.<br>1511.<br>1512.<br>1513.<br>1514.<br>1515.<br>1516.<br>1517.<br>1518.<br>1519.<br>1520.<br>1521.<br>1522.<br>1523.<br>1524.<br>1525.<br>1526.<br>1527.<br>1528.<br>1529.<br>1530.<br>1531.<br>1532.<br>1533.<br>1534.<br>1535.<br>1536.<br>1537.<br>1538.<br>1539.<br>1540.<br>1541.<br>1542.<br>1543.<br>1544.<br>1545.<br>1546.<br>1547.<br>1548.<br>1549.<br>1550.<br>1551.<br>1552.<br>1553.<br>1554.<br>1555.<br>1556.<br>1557.<br>1558.<br>1559.<br>1560.<br>1561.<br>1562.<br>1563.<br>1564.<br>1565.<br>1566.<br>1567.<br>1568.<br>1569.<br>1570.<br>1571.<br>1572.<br>1573.<br>1574.<br>1575.<br>1576.<br>1577.<br>1578.<br>1579.<br>1580.<br>1581.<br>1582.<br>1583.<br>1584.<br>1585.<br>1586.<br>1587.<br>1588.<br>1589.<br>1590.<br>1591.<br>1592.<br>1593.<br>1594.<br>1595.<br>1596.<br>1597.<br>1598.<br>1599.<br>1600.<br>1601.<br>1602.<br>1603.<br>1604.<br>1605.<br>1606.<br>1607.<br>1608.<br>1609.<br>1610.<br>1611.<br>1612.<br>1613.<br>1614.<br>1615.<br>1616.<br>1617.<br>1618.<br>1619.<br>1620.<br>1621.<br>1622.<br>1623.<br>1624.<br>1625.<br>1626.<br>1627.<br>1628.<br>1629.<br>1630.<br>1631.<br>1632.<br>1633.<br>1634.<br>1635.<br>1636.<br>1637.<br>1638.<br>1639.<br>1640.<br>1641.<br>1642.<br>1643.<br>1644.<br>1645.<br>1646.<br>1647.<br>1648.<br>1649.<br>1650.<br>1651.<br>1652.<br>1653.<br>1654.<br>1655.<br>1656.<br>1657.<br>1658.<br>1659.<br>1660.<br>1661.<br>1662.<br>1663.<br>1664.<br>1665.<br>1666.<br>1667.<br>1668.<br>1669.<br>1670.<br>1671.<br>1672.<br>1673.<br>1674.<br>1675.<br>1676.<br>1677.<br>1678.<br>1679.<br>1680.<br>1681.<br>1682.<br>1683.<br>1684.<br>1685.<br>1686.<br>1687.<br>1688.<br>1689.<br>1690.<br>1691.<br>1692.<br>1693.<br>1694.<br>1695.<br>1696.<br>1697.<br>1698.<br>1699.<br>1700.<br>1701.<br>1702.<br>1703.<br>1704.<br>1705.<br>1706.<br>1707.<br>1708.<br>1709.<br>1710.<br>1711.<br>1712.<br>1713.<br>1714.<br>1715.<br>1716.<br>1717.<br>1718.<br>1719.<br>1720.<br>1721.<br>1722.<br>1723.<br>1724.<br>1725.<br>1726.<br>1727.<br>1728.<br>1729.<br>1730.<br>1731.<br>1732.<br>1733.<br>1734.<br>1735.<br>1736.<br>1737.<br>1738.<br>1739.<br>1740.<br>1741.<br>1742.<br>1743.<br>1744.<br>1745.<br>1746.<br>1747.<br>1748.<br>1749.<br>1750.<br>1751.<br>1752.<br>1753.<br>1754.<br>1755.<br>1756.<br>1757.<br>1758.<br>1759.<br>1760.<br>1761.<br>1762.<br>1763.<br>1764.<br>1765.<br>1766.<br>1767.<br>1768.<br>1769.<br>1770.<br>1771.<br>1772.<br>1773.<br>1774.<br>1775.<br>1776.<br>1777.<br>1778.<br>1779.<br>1780.<br>1781.<br>1782.<br>1783.<br>1784.<br>1785.<br>1786.<br>1787.<br>1788.<br>1789.<br>1790.<br>1791.<br>1792.<br>1793.<br>1794.<br>1795.<br>1796.<br>1797.<br>1798.<br>1799.<br>1800.<br>1801.<br>1802.<br>1803.<br>1804.<br>1805.<br>1806.<br>1807.<br>1808.<br>1809.<br>1810.<br>1811.<br>1812.<br>1813.<br>1814.<br>1815.<br>1816.<br>1817.<br>1818.<br>1819.<br>1820.<br>1821.<br>1822.<br>1823.<br>1824.<br>1825.<br>1826.<br>1827.<br>1828.<br>1829.<br>1830.<br>1831.<br>1832.<br>1833.<br>1834.<br>1835.<br>1836.<br>1837.<br>1838.<br>1839.<br>1840.<br>1841.<br>1842.<br>1843.<br>1844.<br>1845.<br>1846.<br>1847.<br>1848.<br>1849.<br>1850.<br>1851.<br>1852.<br>1853.<br>1854.<br>1855.<br>1856.<br>1857.<br>1858.<br>1859.<br>1860.<br>1861.<br>1862.<br>1863.<br>1864.<br>1865.<br>1866.<br>1867.<br>1868.<br>1869.<br>1870.<br>1871.<br>1872.<br>1873.<br>1874.<br>1875.<br>1876.<br>1877.<br>1878.<br>1879.<br>1880.<br>1881.<br>1882.<br>1883.<br>1884.<br>1885.<br>1886.<br>1887.<br>1888.<br>1889.<br>1890.<br>1891.<br>1892.<br>1893.<br>1894.<br>1895.<br>1896.<br>1897.<br>1898.<br>1899.<br>1900.<br>1901.<br>1902.<br>1903.<br>1904.<br>1905.<br>1906.<br>1907.<br>1908.<br>1909.<br>1910.<br>1911.<br>1912.<br>1913.<br>1914.<br>1915.<br>1916.<br>1917.<br>1918.<br>1919.<br>1920.<br>1921.<br>1922.<br>1923.<br>1924.<br>1925.<br>1926.<br>1927.<br>1928.<br>1929.<br>1930.<br>1931.<br>1932.<br>1933.<br>1934.<br>1935.<br>1936.<br>1937.<br>1938.<br>1939.<br>1940.<br>1941.<br>1942.<br>1943.<br>1944.<br>1945.<br>1946.<br>1947.<br>1948.<br>1949.<br>1950.<br>1951.<br>1952.<br>1953.<br>1954.<br>1955.<br>1956.<br>1957.<br>1958.<br>1959.<br>1960.<br>1961.<br>1962.<br>1963.<br>1964.<br>1965.<br>1966.<br>1967.<br>1968.<br>1969.<br>1970.<br>1971.<br>1972.<br>1973.<br>1974.<br>1975.<br>1976.<br>1977.<br>1978.<br>1979.<br>1980.<br>1981.<br>1982.<br>1983.<br>1984.<br>1985.<br>1986.<br>1987.<br>1988.<br>1989.<br>1990.<br>1991.<br>1992.<br>1993.<br>1994.<br>1995.<br>1996.<br>1997.<br>1998.<br>1999.<br>2000.<br>2001.<br>2002.<br>2003.<br>2004.<br>2005.<br>2006.<br>2007.<br>2008.<br>2009.<br>2010.<br>2011.<br>2012.<br>2013.<br>2014.<br>2015.<br>2016.<br>2017.<br>2018.<br>2019.<br>2020.<br>2021.<br>2022.<br>2023.<br>2024.<br>2025.<br>2026.<br>2027.<br>2028.<br>2029.<br>2030.<br>2031.<br>2032.<br>2033.<br>2034.<br>2035.<br>2036.<br>2037.<br>2038.<br>2039.<br>2040.<br>2041.<br>2042.<br>2043.<br>2044.<br>2045.<br>2046.<br>2047.<br>2048.<br>2049.<br>2050.<br>2051.<br>2052.<br>2053.<br>2054.<br>2055.<br>2056.<br>2057.<br>2058.<br>2059.<br>2060.<br>2061.<br>2062.<br>2063.<br>2064.<br>2065.<br>2066.<br>2067.<br>2068.<br>2069.<br>2070.<br>2071.<br>2072.<br>2073.<br>2074.<br>2075.<br>2076.<br>2077.<br>2078.<br>2079.<br>2080.<br>2081.<br>2082.<br>2083.<br>2084.<br>2085.<br>2086.<br>2087.<br>2088.<br>2089.<br>2090.<br>2091.<br>2092.<br>2093.<br>2094.<br>2095.<br>2096.<br>2097.<br>2098.<br>2099.<br>2100.<br>2101.<br>2102.<br>2103.<br>2104.<br>2105.<br>2106.<br>2107.<br>2108.<br>2109.<br>2110.<br>2111.<br>2112.<br>2113.<br>2114.<br>2115.<br>2116.<br>2117.<br>2118.<br>2119.<br>2120.<br>2121.<br>2122.<br>2123.<br>2124.<br>2125.<br>2126.<br>2127.<br>2128.<br>2129.<br>2130.<br>2131.<br>2132.<br>2133.<br>2134.<br>2135.<br>2136.<br>2137.<br>2138.<br>2139.<br>2140.<br>2141.<br>2142.<br>2143.<br>2144.<br>2145.<br>2146.<br>2147.<br>2148.<br>2149.<br>2150.<br>2151.<br>2152.<br>2153.<br>2154.<br>2155.<br>2156.<br>2157.<br>2158.<br>2159.<br>2160.<br>2161.<br>2162.<br>2163.<br>2164.<br>2165.<br>2166.<br>2167.<br>2168.<br>2169.<br>2170.<br>2171.<br>2172.<br>2173.<br>2174.<br>2175.<br>2176.<br>2177.<br>2178.<br>2179.<br>2180.<br>2181.<br>2182.<br>2183.<br>2184.<br>2185.<br>2186.<br>2187.<br>2188.<br>2189.<br>2190.<br>2191.<br>2192.<br>2193.<br>2194.<br>2195.<br>2196.<br>2197.<br>2198.<br>2199.<br>2200.<br>2201.<br>2202.<br>2203.<br>2204.<br>2205.<br>2206.<br>2207.<br>2208.<br>2209.<br>2210.<br>2211.<br>2212.<br>2213.<br>2214.<br>2215.<br>2216.<br>2217.<br>2218.<br>2219.<br>2220.<br>2221.<br>2222.<br>2223.<br>2224.<br>2225.<br>2226.<br>2227.<br>2228.<br>2229.<br>2230.<br>2231.<br>2232.<br>2233.<br>2234.<br>2235.<br>2236.<br>2237.<br>2238.<br>2239.<br>2240.<br>2241.<br>2242.<br>2243.<br>2244.<br>2245.<br>2246.<br>2247.<br>2248.<br>2249.<br>2250.<br>2251.<br>2252.<br>2253.<br>2254.<br>2255.<br>2256.<br>2257.<br>2258.<br>2259.<br>2260.<br>2261.<br>2262.<br>2263.<br>2264.<br>2265.<br>2266.<br>2267.<br>2268.<br>2269.<br>2270.<br>2271.<br>2272.<br>2273.<br>2274.<br>2275.<br>2276.<br>2277.<br>2278.<br>2279.<br>2280.<br>2281.<br>2282.<br>2283.<br>2284.<br>2285.<br>2286.<br>2287.<br>2288.<br>2289.<br>2290.<br>2291.<br>2292.<br>2293.<br>2294.<br>2295.<br>2296.<br>2297.<br>2298.<br>2299.<br>2300.<br>2301.<br>2302.<br>2303.<br>2304.<br>2305.<br>2306.<br>2307.<br>2308.<br>2309.<br>2310.<br>2311.<br>2312.<br>2313.<br>2314.<br>2315.<br>2316.<br>2317.<br>2318.<br>2319.<br>2320.<br>2321.<br>2322.<br>2323.<br>2324.<br>2325.<br>2326.<br>2327.<br>2328.<br>2329.<br>2330.<br>2331.<br>2332.<br>2333.<br>2334.<br>2335.<br>2336.<br>2337.<br>2338.<br>2339.<br>2340.<br>2341.<br>2342.<br>2343.<br>2344.<br>2345.<br>2346.<br>2347.<br>2348.<br>2349.<br>2350.<br>2351.<br>2352.<br>2353.<br>2354.<br>2355.<br>2356.<br>2357.<br>2358.<br>2359.<br>2360.<br>2361.<br>2362.<br>2363.<br>2364.<br>2365.<br>2366.<br>2367.<br>2368.<br>2369.<br>2370.<br>2371.<br>2372.<br>2373.<br>2374.<br>2375.<br>2376.<br>2377.<br>2378.<br>2379.<br>2380.<br>2381.<br>2382.<br>2383.<br>2384.<br>2385.<br>2386.<br>2387.<br>2388.<br>2389.<br>2390.<br>2391.<br>2392.<br>2393.<br>2394.<br>2395.<br>2396.<br>2397.<br>2398.<br>2399.<br>2400.<br>2401.<br>2402.<br>2403.<br>2404.<br>2405.<br>2406.<br>2407.<br>2408.<br>2409.<br>2410.<br>2411.<br>2412.<br>2413.<br>2414.<br>2415.<br>2416.<br>2417.<br>2418.<br>2419.<br>2420.<br>2421.<br>2422.<br>2423.<br>2424.<br>2425.<br>2426.<br>2427.<br>2428.<br>2429.<br>2430.<br>2431.<br>2432.<br>2433.<br>2434.<br>2435.<br>2436.<br>2437.<br>2438.<br>2439.<br>2440.<br>2441.<br>2442.<br>2443.<br>2444.<br>2445.<br>2446.<br>2447.<br>2448.<br>2449.<br>2450.<br>2451.<br>2452.<br>2453.<br>2454.<br>2455.<br>2456.<br>2457.<br>2458.<br>2459.<br>2460.<br>2461.<br>2462.<br>2463.<br>2464.<br>2465.<br>2466.<br>2467.<br>2468.<br>2469.<br>2470.<br>2471.<br>2472.<br>2473.<br>2474.<br>2475.<br>2476.<br>2477.<br>2478.<br>2479.<br>2480.<br>2481.<br>2482.<br>2483.<br>2484.<br>2485.<br>2486.<br>2487.<br>2488.<br>2489.<br>2490.<br>2491.<br>2492.<br>2493.<br>2494.<br>2495.<br>2496.<br>2497.<br>2498.<br>2499.<br>2500.<br>2501.<br>2502.<br>2503.<br>2504.<br>2505.<br>2506.<br>2507.<br>2508.<br>2509.<br>2510.<br>2511.<br>2512.<br>2513.<br>2514.<br>2515.<br>2516.<br>2517.<br>2518.<br>2519.<br>2520.<br>2521.<br>2522.<br>2523.<br>2524.<br>2525.<br>2526.<br>2527.<br>2528.<br>2529.<br>2530.<br>2531.<br>2532.<br>2533.<br>2534.<br>2535.<br>2536.<br>2537.<br>2538.<br>2539.<br>2540.<br>2541.<br>2542.<br>2543.<br>2544.<br>2545.<br>2546.<br>2547.<br>2548.<br>2549.<br>2550.<br>2551.<br>2552.<br>2553.<br>2554.<br>2555.<br>2556.<br>2557.<br>2558.<br>2559.<br>2560.<br>2561.<br>2562.<br>2563.<br>2564.<br>2565.<br>2566.<br>2567.<br>2568.<br>2569.<br>2570.<br>2571.<br>2572.<br>2573.<br>2574.<br>2575.<br>2576.<br>2577.<br>2578.<br>2579.<br>2580.<br>2581.<br>2582.<br>2583.<br>2584.<br>2585.<br>2586.<br>2587.<br>2588.<br>2589.<br>2590.<br>2591.<br>2592.<br>2593.<br>2594.<br>2595.<br>2596.<br>2597.<br>2598.<br>2599.<br>2600.<br>2601.<br>2602.<br>2603.<br>2604.<br>2605.<br>2606.<br>2607.<br>2608.<br>2609.<br>2610.<br>2611.<br>2612.<br>2613.<br>2614.<br>2615.<br>2616.<br>2617.<br>2618.<br>2619.<br>2620.<br>2621.<br>2622.<br>2623.<br>2624.<br>2625.<br>2626.<br>2627.<br>2628.<br>2629.<br>2630.<br>2631.<br>2632.<br>2633.<br>2634.<br>2635.<br>2636.<br>2637.<br>2638.<br>2639.<br>2640.<br>2641.<br>2642.<br>2643.<br>2644.<br>2645.<br>2646.<br>2647.<br>2648.<br>2649.<br>2650.<br>2651.<br>2652.<br>2653.<br>2654.<br>2655.<br>2656.<br>2657.<br>2658.<br>2659.<br>2660.<br>2661.<br>2662.<br>2663.<br>2664.<br>2665.<br>2666.<br>2667.<br>2668.<br>2669.<br>2670.<br>2671.<br>2672.<br>2673.<br>2674.<br>2675.<br>2676.<br>2677.<br>2678.<br>2679.<br>2680.<br>2681.<br>2682.<br>2683.<br>2684.<br>2685.<br>2686.<br>2687.<br>2688.<br>2689.<br>2690.<br>2691.<br>2692.<br>2693.<br>2694.<br>2695.<br>2696.<br>2697.<br>2698.<br>2699.<br>2700.<br>2701.<br>2702.<br>2703.<br>2704.<br>2705.<br>2706.<br>2707.<br>2708.<br>2709.<br>2710.<br>2711.<br>2712.<br>2713.<br>2714.<br>2715.<br>2716.<br>2717.<br>2718.<br>2719.<br>2720.<br>2721.<br>2722.<br>2723.<br>2724.<br>2725.<br>2726.<br>2727.<br>2728.<br>2729.<br>2730.<br>2731.<br>2732.<br>2733.<br>2734.<br>2735.<br>2736.<br>2737.<br>2738.<br>2739.<br>2740.<br>2741.<br>2742.<br>2743.<br>2744.<br>2745.<br>2746.<br>2747.<br>2748.<br>2749.<br>2750.<br>2751.<br>2752.<br>2753.<br>2754.<br>2755.<br>2756.<br>2757.<br>2758.<br>2759.<br>2760.<br>2761.<br>2762.<br>2763.<br>2764.<br>2765.<br>2766.<br>2767.<br>2768.<br>2769.<br>2770.<br>2771.<br>2772.<br>2773.<br>2774.<br>2775.<br>2776.<br>2777.<br>2778.<br>2779.<br>2780.<br>2781.<br>2782.<br>2783.<br>2784.<br>2785.<br>2786.<br>2787.<br>2788.<br>2789.<br>2790.<br>2791.<br>2792.<br>2793.<br>2794.<br>2795.<br>2796.<br>2797.<br>2798.<br>2799.<br>2800.<br>2801.<br>2802.<br>2803.<br>2804.<br>2805.<br>2806.<br>2807.<br>2808.<br>2809.<br>2810.<br>2811.<br>2812.<br>2813.<br>2814.<br>2815.<br>2816.<br>2817.<br>2818.<br>2819.<br>2820.<br>2821.<br>2822.<br>2823.<br>2824.<br>2825.<br>2826.<br>2827.<br>2828.<br>2829.<br>2830.<br>2831.<br>2832.<br>2833.<br>2834.<br>2835.<br>2836.<br>2837.<br>2838.<br>2839.<br>2840.<br>2841.<br>2842.<br>2843.<br>2844.<br>2845.<br>2846.<br>2847.<br>2848.<br>2849.<br>2850.<br>2851.<br>2852.<br>2853.<br>2854.<br>2855.<br>2856.<br>2857.<br>2858.<br>2859.<br>2860.<br>2861.<br>2862.<br>2863.<br>2864.<br>2865.<br>2866.<br>2867.<br>2868.<br>2869.<br>2870.<br>2871.<br>2872.<br>2873.<br>2874.<br>2875.<br>2876.<br>2877.<br>2878.<br>2879.<br>2880.<br>2881.<br>2882.<br>2883.<br>2884.<br>2885.<br>2886.<br>2887.<br>2888.<br>2889.<br>2890.<br>2891.<br>2892.<br>2893.<br>2894.<br>2895.<br>2896.<br>2897.<br>2898.<br>2899.<br>2900.<br>2901.<br>2902.<br>2903.<br>2904.<br>2905.<br>2906.<br>2907.<br>2908.<br>2909.<br>2910.<br>2911.<br>2912.<br>2913.<br>2914.<br>2915.<br>2916.<br>2917.<br>2918.<br>2919.<br>2920.<br>2921.<br>2922.<br>2923.<br>2924.<br>2925.<br>2926.<br>2927.<br>2928.<br>2929.<br>2930.<br>2931.<br>2932.<br>2933.<br>2934.<br>2935.<br>2936.<br>2937.<br>2938.<br>2939.<br>2940.<br>2941.<br>2942.<br>2943.<br>2944.<br>2945.<br>2946.<br>2947.<br>2948.<br>2949.<br>2950.<br>2951.<br>2952.<br>2953.<br>2954.<br>2955.<br>2956.<br>2957.<br>2958.<br>2959.<br>2960.<br>2961.<br>2962.<br>2963.<br>2964.<br>2965.<br>2966.<br>2967.<br>2968.<br>2969.<br>2970.<br>2971.<br>2972.<br>2973.<br>2974.<br>2975.<br>2976.<br>2977.<br>2978.<br>2979.<br>2980.<br>2981.<br>2982.<br>2983.<br>2984.<br>2985.<br>2986.<br>2987.<br>2988.<br>2989.<br>2990.<br>2991.<br>2992.<br>2993.<br>2994.<br>2995.<br>2996.<br>2997.<br>2998.<br>2999.<br>3000.<br>3001.<br>3002.<br>3003.<br>3004.<br>3005.<br>3006.<br>3007.<br>3008.<br>3009.<br>3010.<br>3011.<br>3012.<br>3013.<br>3014.<br>3015.<br>3016.<br>3017.<br>3018.<br>3019.<br>3020.<br>3021.<br>3022.<br>3023.<br>3024.<br>3025.<br>3026.<br>3027.<br>3028.<br>3029.<br>3030.<br>3031.<br>3032.<br>3033.<br>3034.<br>3035.<br>3036.<br>3037.<br>3038.<br>3039.<br>3040.<br>3041.<br>3042.<br>3043.<br>3044.<br>3045.<br>3046.<br>3047.<br>3048.<br>3049.<br>3050.<br>3051.<br>3052.<br>3053.<br>3054.<br>3055.<br>3056.<br>3057.<br>3058.<br>3059.<br>3060.<br>3061.<br>3062.<br>3063.<br>3064.<br>3065.<br>3066.<br>3067.<br>3068.<br>3069.<br>3070.<br>3071.<br>3072.<br>3073.<br>3074.<br>3075.<br>3076.<br>3077.<br>3078.<br>3079.<br>3080.<br></code_line></pre></td>
<td class='lines'><pre><code class="prettyprint">// SPDX-License-Identifier: GPL-2.0-only

/*
 * Local APIC virtualization
 *
 * Copyright (C) 2006 Qumranet, Inc.
 * Copyright (C) 2007 Novell
 * Copyright (C) 2007 Intel
 * Copyright 2009 Red Hat, Inc. and/or its affiliates.
 *
 * Authors:
 *   Dor Laor &lt;dor.laor@qumranet.com&gt;
 *   Gregory Haskins &lt;ghaskins@novell.com&gt;
 *   Yaozu (Eddie) Dong &lt;eddie.dong@intel.com&gt;
 *
 * Based on Xen 3.1 code, Copyright (c) 2004, Intel Corporation.
 */

#include &lt;linux/kvm_host.h&gt;
#include &lt;linux/kvm.h&gt;
#include &lt;linux/mm.h&gt;
#include &lt;linux/highmem.h&gt;
#include &lt;linux/smp.h&gt;
#include &lt;linux/hrtimer.h&gt;
#include &lt;linux/io.h&gt;
#include &lt;linux/export.h&gt;
#include &lt;linux/math64.h&gt;
#include &lt;linux/slab.h&gt;
#include &lt;asm/processor.h&gt;
#include &lt;asm/mce.h&gt;
#include &lt;asm/msr.h&gt;
#include &lt;asm/page.h&gt;
#include &lt;asm/current.h&gt;
#include &lt;asm/apicdef.h&gt;
#include &lt;asm/delay.h&gt;
#include &lt;linux/atomic.h&gt;
#include &lt;linux/jump_label.h&gt;
#include &quot;kvm_cache_regs.h&quot;
#include &quot;irq.h&quot;
#include &quot;ioapic.h&quot;
#include &quot;trace.h&quot;
#include &quot;x86.h&quot;
#include &quot;cpuid.h&quot;
#include &quot;hyperv.h&quot;

#ifndef CONFIG_X86_64
#define mod_64(x, y) ((x) - (y) * div64_u64(x, y))
#else
#define mod_64(x, y) ((x) % (y))
#endif

#define PRId64 &quot;d&quot;
#define PRIx64 &quot;llx&quot;
#define PRIu64 &quot;u&quot;
#define PRIo64 &quot;o&quot;

/* 14 is the version for Xeon and Pentium 8.4.8*/
#define APIC_VERSION			0x14UL
#define LAPIC_MMIO_LENGTH		(1 &lt;&lt; 12)
/* followed define is not in apicdef.h */
#define MAX_APIC_VECTOR			256
#define APIC_VECTORS_PER_REG		32

static bool lapic_timer_advance_dynamic __read_mostly;
#define LAPIC_TIMER_ADVANCE_ADJUST_MIN	100	/* clock cycles */
#define LAPIC_TIMER_ADVANCE_ADJUST_MAX	10000	/* clock cycles */
#define LAPIC_TIMER_ADVANCE_NS_INIT	1000
#define LAPIC_TIMER_ADVANCE_NS_MAX     5000
/* step-by-step approximation to mitigate fluctuation */
#define LAPIC_TIMER_ADVANCE_ADJUST_STEP 8
static int kvm_lapic_msr_read(struct kvm_lapic *apic, u32 reg, u64 *data);
static int kvm_lapic_msr_write(struct kvm_lapic *apic, u32 reg, u64 data);

static inline void __kvm_lapic_set_reg(char *regs, int reg_off, u32 val)
{
<blue>	*((u32 *) (regs + reg_off)) = val;</blue>
}

static inline void kvm_lapic_set_reg(struct kvm_lapic *apic, int reg_off, u32 val)
{
<blue>	__kvm_lapic_set_reg(apic->regs, reg_off, val);</blue>
}

static __always_inline u64 __kvm_lapic_get_reg64(char *regs, int reg)
{
	BUILD_BUG_ON(reg != APIC_ICR);
<yellow>	return *((u64 *) (regs + reg));</yellow>
}

static __always_inline u64 kvm_lapic_get_reg64(struct kvm_lapic *apic, int reg)
{
<yellow>	return __kvm_lapic_get_reg64(apic->regs, reg);</yellow>
}

static __always_inline void __kvm_lapic_set_reg64(char *regs, int reg, u64 val)
{
	BUILD_BUG_ON(reg != APIC_ICR);
	*((u64 *) (regs + reg)) = val;
}

static __always_inline void kvm_lapic_set_reg64(struct kvm_lapic *apic,
						int reg, u64 val)
{
<yellow>	__kvm_lapic_set_reg64(apic->regs, reg, val);</yellow>
}

static inline int apic_test_vector(int vec, void *bitmap)
{
<yellow>	return test_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));</yellow>
}

bool kvm_apic_pending_eoi(struct kvm_vcpu *vcpu, int vector)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

	return apic_test_vector(vector, apic-&gt;regs + APIC_ISR) ||
<blue>		apic_test_vector(vector, apic->regs + APIC_IRR);</blue>
<blue>}</blue>

static inline int __apic_test_and_set_vector(int vec, void *bitmap)
{
	return __test_and_set_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
}

static inline int __apic_test_and_clear_vector(int vec, void *bitmap)
{
	return __test_and_clear_bit(VEC_POS(vec), (bitmap) + REG_POS(vec));
}

__read_mostly DEFINE_STATIC_KEY_DEFERRED_FALSE(apic_hw_disabled, HZ);
__read_mostly DEFINE_STATIC_KEY_DEFERRED_FALSE(apic_sw_disabled, HZ);

<blue>static inline int apic_enabled(struct kvm_lapic *apic)</blue>
{
<blue>	return kvm_apic_sw_enabled(apic) &&	kvm_apic_hw_enabled(apic);</blue>
}

#define LVT_MASK	\
	(APIC_LVT_MASKED | APIC_SEND_PENDING | APIC_VECTOR_MASK)

#define LINT_MASK	\
	(LVT_MASK | APIC_MODE_MASK | APIC_INPUT_POLARITY | \
	 APIC_LVT_REMOTE_IRR | APIC_LVT_LEVEL_TRIGGER)

static inline u32 kvm_x2apic_id(struct kvm_lapic *apic)
{
<blue>	return apic->vcpu->vcpu_id;</blue>
}

static bool kvm_can_post_timer_interrupt(struct kvm_vcpu *vcpu)
{
<blue>	return pi_inject_timer && kvm_vcpu_apicv_active(vcpu) &&</blue>
<yellow>		(kvm_mwait_in_guest(vcpu->kvm) || kvm_hlt_in_guest(vcpu->kvm));</yellow>
<blue>}</blue>

bool kvm_can_use_hv_timer(struct kvm_vcpu *vcpu)
<yellow>{</yellow>
<yellow>	return kvm_x86_ops.set_hv_timer</yellow>
<yellow>	       && !(kvm_mwait_in_guest(vcpu->kvm) ||</yellow>
<yellow>		    kvm_can_post_timer_interrupt(vcpu));</yellow>
<yellow>}</yellow>
EXPORT_SYMBOL_GPL(kvm_can_use_hv_timer);

static bool kvm_use_posted_timer_interrupt(struct kvm_vcpu *vcpu)
{
<yellow>	return kvm_can_post_timer_interrupt(vcpu) && vcpu->mode == IN_GUEST_MODE;</yellow>
}

<yellow>static inline bool kvm_apic_map_get_logical_dest(struct kvm_apic_map *map,</yellow>
		u32 dest_id, struct kvm_lapic ***cluster, u16 *mask) {
<blue>	switch (map->mode) {</blue>
	case KVM_APIC_MODE_X2APIC: {
		u32 offset = (dest_id &gt;&gt; 16) * 16;
<yellow>		u32 max_apic_id = map->max_apic_id;</yellow>

		if (offset &lt;= max_apic_id) {
<yellow>			u8 cluster_size = min(max_apic_id - offset + 1, 16U);</yellow>

			offset = array_index_nospec(offset, map-&gt;max_apic_id + 1);
			*cluster = &amp;map-&gt;phys_map[offset];
			*mask = dest_id &amp; (0xffff &gt;&gt; (16 - cluster_size));
		} else {
			*mask = 0;
		}

		return true;
		}
	case KVM_APIC_MODE_XAPIC_FLAT:
<yellow>		*cluster = map->xapic_flat_map;</yellow>
		*mask = dest_id &amp; 0xff;
		return true;
	case KVM_APIC_MODE_XAPIC_CLUSTER:
<yellow>		*cluster = map->xapic_cluster_map[(dest_id >> 4) & 0xf];</yellow>
		*mask = dest_id &amp; 0xf;
		return true;
	default:
		/* Not optimized. */
		return false;
	}
}

static void kvm_apic_map_free(struct rcu_head *rcu)
{
	struct kvm_apic_map *map = container_of(rcu, struct kvm_apic_map, rcu);

<yellow>	kvfree(map);</yellow>
}

/*
 * CLEAN -&gt; DIRTY and UPDATE_IN_PROGRESS -&gt; DIRTY changes happen without a lock.
 *
 * DIRTY -&gt; UPDATE_IN_PROGRESS and UPDATE_IN_PROGRESS -&gt; CLEAN happen with
 * apic_map_lock_held.
 */
enum {
	CLEAN,
	UPDATE_IN_PROGRESS,
	DIRTY
};

void kvm_recalculate_apic_map(struct kvm *kvm)
<blue>{</blue>
	struct kvm_apic_map *new, *old = NULL;
	struct kvm_vcpu *vcpu;
	unsigned long i;
	u32 max_id = 255; /* enough space for any xAPIC ID */

	/* Read kvm-&gt;arch.apic_map_dirty before kvm-&gt;arch.apic_map.  */
<blue>	if (atomic_read_acquire(&kvm->arch.apic_map_dirty) == CLEAN)</blue>
		return;

<blue>	WARN_ONCE(!irqchip_in_kernel(kvm),</blue>
		  &quot;Dirty APIC map without an in-kernel local APIC&quot;);

<blue>	mutex_lock(&kvm->arch.apic_map_lock);</blue>
	/*
	 * Read kvm-&gt;arch.apic_map_dirty before kvm-&gt;arch.apic_map
	 * (if clean) or the APIC registers (if dirty).
	 */
	if (atomic_cmpxchg_acquire(&amp;kvm-&gt;arch.apic_map_dirty,
				   DIRTY, UPDATE_IN_PROGRESS) == CLEAN) {
		/* Someone else has updated the map. */
<yellow>		mutex_unlock(&kvm->arch.apic_map_lock);</yellow>
		return;
	}

<blue>	kvm_for_each_vcpu(i, vcpu, kvm)</blue>
<blue>		if (kvm_apic_present(vcpu))</blue>
<blue>			max_id = max(max_id, kvm_x2apic_id(vcpu->arch.apic));</blue>

<blue>	new = kvzalloc(sizeof(struct kvm_apic_map) +</blue>
<blue>	                   sizeof(struct kvm_lapic *) * ((u64)max_id + 1),</blue>
			   GFP_KERNEL_ACCOUNT);

	if (!new)
		goto out;

<blue>	new->max_apic_id = max_id;</blue>

<blue>	kvm_for_each_vcpu(i, vcpu, kvm) {</blue>
<blue>		struct kvm_lapic *apic = vcpu->arch.apic;</blue>
		struct kvm_lapic **cluster;
		u16 mask;
		u32 ldr;
		u8 xapic_id;
		u32 x2apic_id;

<blue>		if (!kvm_apic_present(vcpu))</blue>
			continue;

<blue>		xapic_id = kvm_xapic_id(apic);</blue>
		x2apic_id = kvm_x2apic_id(apic);

		/* Hotplug hack: see kvm_apic_match_physical_addr(), ... */
<blue>		if ((apic_x2apic_mode(apic) || x2apic_id > 0xff) &&</blue>
<yellow>				x2apic_id <= new->max_apic_id)</yellow>
<yellow>			new->phys_map[x2apic_id] = apic;</yellow>
		/*
		 * ... xAPIC ID of VCPUs with APIC ID &gt; 0xff will wrap-around,
		 * prevent them from masking VCPUs with APIC ID &lt;= 0xff.
		 */
<blue>		if (!apic_x2apic_mode(apic) && !new->phys_map[xapic_id])</blue>
<blue>			new->phys_map[xapic_id] = apic;</blue>

<blue>		if (!kvm_apic_sw_enabled(apic))</blue>
			continue;

<blue>		ldr = kvm_lapic_get_reg(apic, APIC_LDR);</blue>

		if (apic_x2apic_mode(apic)) {
<yellow>			new->mode |= KVM_APIC_MODE_X2APIC;</yellow>
<blue>		} else if (ldr) {</blue>
			ldr = GET_APIC_LOGICAL_ID(ldr);
<yellow>			if (kvm_lapic_get_reg(apic, APIC_DFR) == APIC_DFR_FLAT)</yellow>
<yellow>				new->mode |= KVM_APIC_MODE_XAPIC_FLAT;</yellow>
			else
<yellow>				new->mode |= KVM_APIC_MODE_XAPIC_CLUSTER;</yellow>
		}

<blue>		if (!kvm_apic_map_get_logical_dest(new, ldr, &cluster, &mask))</blue>
			continue;

<yellow>		if (mask)</yellow>
<yellow>			cluster[ffs(mask) - 1] = apic;</yellow>
	}
out:
<blue>	old = rcu_dereference_protected(kvm->arch.apic_map,</blue>
			lockdep_is_held(&amp;kvm-&gt;arch.apic_map_lock));
	rcu_assign_pointer(kvm-&gt;arch.apic_map, new);
	/*
	 * Write kvm-&gt;arch.apic_map before clearing apic-&gt;apic_map_dirty.
	 * If another update has come in, leave it DIRTY.
	 */
	atomic_cmpxchg_release(&amp;kvm-&gt;arch.apic_map_dirty,
			       UPDATE_IN_PROGRESS, CLEAN);
	mutex_unlock(&amp;kvm-&gt;arch.apic_map_lock);

	if (old)
<blue>		call_rcu(&old->rcu, kvm_apic_map_free);</blue>

<blue>	kvm_make_scan_ioapic_request(kvm);</blue>
}

static inline void apic_set_spiv(struct kvm_lapic *apic, u32 val)
{
	bool enabled = val &amp; APIC_SPIV_APIC_ENABLED;

	kvm_lapic_set_reg(apic, APIC_SPIV, val);

<blue>	if (enabled != apic->sw_enabled) {</blue>
<blue>		apic->sw_enabled = enabled;</blue>
		if (enabled)
<blue>			static_branch_slow_dec_deferred(&apic_sw_disabled);</blue>
		else
<yellow>			static_branch_inc(&apic_sw_disabled.key);</yellow>

<blue>		atomic_set_release(&apic->vcpu->kvm->arch.apic_map_dirty, DIRTY);</blue>
	}

	/* Check if there are APF page ready requests pending */
<blue>	if (enabled)</blue>
		kvm_make_request(KVM_REQ_APF_READY, apic-&gt;vcpu);
}

static inline void kvm_apic_set_xapic_id(struct kvm_lapic *apic, u8 id)
{
<yellow>	kvm_lapic_set_reg(apic, APIC_ID, id << 24);</yellow>
	atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
}

static inline void kvm_apic_set_ldr(struct kvm_lapic *apic, u32 id)
{
<blue>	kvm_lapic_set_reg(apic, APIC_LDR, id);</blue>
	atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
}

static inline void kvm_apic_set_dfr(struct kvm_lapic *apic, u32 val)
{
<yellow>	kvm_lapic_set_reg(apic, APIC_DFR, val);</yellow>
	atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
}

static inline u32 kvm_apic_calc_x2apic_ldr(u32 id)
{
<yellow>	return ((id >> 4) << 16) | (1 << (id & 0xf));</yellow>
}

static inline void kvm_apic_set_x2apic_id(struct kvm_lapic *apic, u32 id)
{
	u32 ldr = kvm_apic_calc_x2apic_ldr(id);

<yellow>	WARN_ON_ONCE(id != apic->vcpu->vcpu_id);</yellow>

<yellow>	kvm_lapic_set_reg(apic, APIC_ID, id);</yellow>
	kvm_lapic_set_reg(apic, APIC_LDR, ldr);
	atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
}

static inline int apic_lvt_enabled(struct kvm_lapic *apic, int lvt_type)
{
<blue>	return !(kvm_lapic_get_reg(apic, lvt_type) & APIC_LVT_MASKED);</blue>
}

static inline int apic_lvtt_oneshot(struct kvm_lapic *apic)
{
	return apic-&gt;lapic_timer.timer_mode == APIC_LVT_TIMER_ONESHOT;
}

static inline int apic_lvtt_period(struct kvm_lapic *apic)
{
<yellow>	return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_PERIODIC;</yellow>
}

static inline int apic_lvtt_tscdeadline(struct kvm_lapic *apic)
{
<blue>	return apic->lapic_timer.timer_mode == APIC_LVT_TIMER_TSCDEADLINE;</blue>
}

static inline int apic_lvt_nmi_mode(u32 lvt_val)
{
<blue>	return (lvt_val & (APIC_MODE_MASK | APIC_LVT_MASKED)) == APIC_DM_NMI;</blue>
}

static inline bool kvm_lapic_lvt_supported(struct kvm_lapic *apic, int lvt_index)
{
<blue>	return apic->nr_lvt_entries > lvt_index;</blue>
}

static inline int kvm_apic_calc_nr_lvt_entries(struct kvm_vcpu *vcpu)
{
<blue>	return KVM_APIC_MAX_NR_LVT_ENTRIES - !(vcpu->arch.mcg_cap & MCG_CMCI_P);</blue>
}

void kvm_apic_set_version(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	u32 v = 0;

<yellow>	if (!lapic_in_kernel(vcpu))</yellow>
		return;

<blue>	v = APIC_VERSION | ((apic->nr_lvt_entries - 1) << 16);</blue>

	/*
	 * KVM emulates 82093AA datasheet (with in-kernel IOAPIC implementation)
	 * which doesn&#x27;t have EOI register; Some buggy OSes (e.g. Windows with
	 * Hyper-V role) disable EOI broadcast in lapic not checking for IOAPIC
	 * version first and level-triggered interrupts never get EOIed in
	 * IOAPIC.
	 */
<blue>	if (guest_cpuid_has(vcpu, X86_FEATURE_X2APIC) &&</blue>
<blue>	    !ioapic_in_kernel(vcpu->kvm))</blue>
<yellow>		v |= APIC_LVR_DIRECTED_EOI;</yellow>
<blue>	kvm_lapic_set_reg(apic, APIC_LVR, v);</blue>
<blue>}</blue>

void kvm_apic_after_set_mcg_cap(struct kvm_vcpu *vcpu)
{
<blue>	int nr_lvt_entries = kvm_apic_calc_nr_lvt_entries(vcpu);</blue>
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	int i;

<blue>	if (!lapic_in_kernel(vcpu) || nr_lvt_entries == apic->nr_lvt_entries)</blue>
		return;

	/* Initialize/mask any &quot;new&quot; LVT entries. */
<yellow>	for (i = apic->nr_lvt_entries; i < nr_lvt_entries; i++)</yellow>
<yellow>		kvm_lapic_set_reg(apic, APIC_LVTx(i), APIC_LVT_MASKED);</yellow>

<yellow>	apic->nr_lvt_entries = nr_lvt_entries;</yellow>

	/* The number of LVT entries is reflected in the version register. */
	kvm_apic_set_version(vcpu);
<blue>}</blue>

static const unsigned int apic_lvt_mask[KVM_APIC_MAX_NR_LVT_ENTRIES] = {
	[LVT_TIMER] = LVT_MASK,      /* timer mode mask added at runtime */
	[LVT_THERMAL_MONITOR] = LVT_MASK | APIC_MODE_MASK,
	[LVT_PERFORMANCE_COUNTER] = LVT_MASK | APIC_MODE_MASK,
	[LVT_LINT0] = LINT_MASK,
	[LVT_LINT1] = LINT_MASK,
	[LVT_ERROR] = LVT_MASK,
	[LVT_CMCI] = LVT_MASK | APIC_MODE_MASK
};

static int find_highest_vector(void *bitmap)
{
	int vec;
	u32 *reg;

	for (vec = MAX_APIC_VECTOR - APIC_VECTORS_PER_REG;
<blue>	     vec >= 0; vec -= APIC_VECTORS_PER_REG) {</blue>
<blue>		reg = bitmap + REG_POS(vec);</blue>
		if (*reg)
<yellow>			return __fls(*reg) + vec;</yellow>
	}

	return -1;
}

static u8 count_vectors(void *bitmap)
{
	int vec;
	u32 *reg;
	u8 count = 0;

	for (vec = 0; vec &lt; MAX_APIC_VECTOR; vec += APIC_VECTORS_PER_REG) {
<yellow>		reg = bitmap + REG_POS(vec);</yellow>
		count += hweight32(*reg);
	}

	return count;
}

bool __kvm_apic_update_irr(u32 *pir, void *regs, int *max_irr)
{
	u32 i, vec;
	u32 pir_val, irr_val, prev_irr_val;
	int max_updated_irr;

	max_updated_irr = -1;
<yellow>	*max_irr = -1;</yellow>

<yellow>	for (i = vec = 0; i <= 7; i++, vec += 32) {</yellow>
<yellow>		pir_val = READ_ONCE(pir[i]);</yellow>
		irr_val = *((u32 *)(regs + APIC_IRR + i * 0x10));
		if (pir_val) {
			prev_irr_val = irr_val;
<yellow>			irr_val |= xchg(&pir[i], 0);</yellow>
			*((u32 *)(regs + APIC_IRR + i * 0x10)) = irr_val;
			if (prev_irr_val != irr_val) {
				max_updated_irr =
<yellow>					__fls(irr_val ^ prev_irr_val) + vec;</yellow>
			}
		}
<yellow>		if (irr_val)</yellow>
<yellow>			*max_irr = __fls(irr_val) + vec;</yellow>
	}

<yellow>	return ((max_updated_irr != -1) &&</yellow>
<yellow>		(max_updated_irr == *max_irr));</yellow>
<yellow>}</yellow>
EXPORT_SYMBOL_GPL(__kvm_apic_update_irr);

bool kvm_apic_update_irr(struct kvm_vcpu *vcpu, u32 *pir, int *max_irr)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	return __kvm_apic_update_irr(pir, apic-&gt;regs, max_irr);
}
EXPORT_SYMBOL_GPL(kvm_apic_update_irr);

static inline int apic_search_irr(struct kvm_lapic *apic)
{
<blue>	return find_highest_vector(apic->regs + APIC_IRR);</blue>
}

static inline int apic_find_highest_irr(struct kvm_lapic *apic)
{
	int result;

	/*
	 * Note that irr_pending is just a hint. It will be always
	 * true with virtual interrupt delivery enabled.
	 */
<blue>	if (!apic->irr_pending)</blue>
		return -1;

<blue>	result = apic_search_irr(apic);</blue>
	ASSERT(result == -1 || result &gt;= 16);

	return result;
}

<yellow>static inline void apic_clear_irr(int vec, struct kvm_lapic *apic)</yellow>
{
<yellow>	if (unlikely(apic->apicv_active)) {</yellow>
		/* need to update RVI */
<yellow>		kvm_lapic_clear_vector(vec, apic->regs + APIC_IRR);</yellow>
<yellow>		static_call_cond(kvm_x86_hwapic_irr_update)(apic->vcpu,</yellow>
							    apic_find_highest_irr(apic));
	} else {
<yellow>		apic->irr_pending = false;</yellow>
<yellow>		kvm_lapic_clear_vector(vec, apic->regs + APIC_IRR);</yellow>
<yellow>		if (apic_search_irr(apic) != -1)</yellow>
<yellow>			apic->irr_pending = true;</yellow>
	}
}

void kvm_apic_clear_irr(struct kvm_vcpu *vcpu, int vec)
{
<yellow>	apic_clear_irr(vec, vcpu->arch.apic);</yellow>
<yellow>}</yellow>
EXPORT_SYMBOL_GPL(kvm_apic_clear_irr);

static inline void apic_set_isr(int vec, struct kvm_lapic *apic)
{
<yellow>	if (__apic_test_and_set_vector(vec, apic->regs + APIC_ISR))</yellow>
		return;

	/*
	 * With APIC virtualization enabled, all caching is disabled
	 * because the processor can modify ISR under the hood.  Instead
	 * just set SVI.
	 */
<yellow>	if (unlikely(apic->apicv_active))</yellow>
<yellow>		static_call_cond(kvm_x86_hwapic_isr_update)(vec);</yellow>
	else {
<yellow>		++apic->isr_count;</yellow>
<yellow>		BUG_ON(apic->isr_count > MAX_APIC_VECTOR);</yellow>
		/*
		 * ISR (in service register) bit is set when injecting an interrupt.
		 * The highest vector is injected. Thus the latest bit set matches
		 * the highest bit in ISR.
		 */
<yellow>		apic->highest_isr_cache = vec;</yellow>
	}
}

<blue>static inline int apic_find_highest_isr(struct kvm_lapic *apic)</blue>
{
	int result;

	/*
	 * Note that isr_count is always 1, and highest_isr_cache
	 * is always -1, with APIC virtualization enabled.
	 */
<yellow>	if (!apic->isr_count)</yellow>
<yellow>		return -1;</yellow>
<blue>	if (likely(apic->highest_isr_cache != -1))</blue>
		return apic-&gt;highest_isr_cache;

<blue>	result = find_highest_vector(apic->regs + APIC_ISR);</blue>
	ASSERT(result == -1 || result &gt;= 16);

	return result;
}

static inline void apic_clear_isr(int vec, struct kvm_lapic *apic)
{
<yellow>	if (!__apic_test_and_clear_vector(vec, apic->regs + APIC_ISR))</yellow>
		return;

	/*
	 * We do get here for APIC virtualization enabled if the guest
	 * uses the Hyper-V APIC enlightenment.  In this case we may need
	 * to trigger a new interrupt delivery by writing the SVI field;
	 * on the other hand isr_count and highest_isr_cache are unused
	 * and must be left alone.
	 */
<yellow>	if (unlikely(apic->apicv_active))</yellow>
<yellow>		static_call_cond(kvm_x86_hwapic_isr_update)(apic_find_highest_isr(apic));</yellow>
	else {
<yellow>		--apic->isr_count;</yellow>
<yellow>		BUG_ON(apic->isr_count < 0);</yellow>
<yellow>		apic->highest_isr_cache = -1;</yellow>
	}
}

int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu)
{
	/* This may race with setting of irr in __apic_accept_irq() and
	 * value returned may be wrong, but kvm_vcpu_kick() in __apic_accept_irq
	 * will cause vmexit immediately and the value will be recalculated
	 * on the next vmentry.
	 */
<blue>	return apic_find_highest_irr(vcpu->arch.apic);</blue>
<blue>}</blue>
EXPORT_SYMBOL_GPL(kvm_lapic_find_highest_irr);

static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
			     int vector, int level, int trig_mode,
			     struct dest_map *dest_map);

int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq,
		     struct dest_map *dest_map)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

<yellow>	return __apic_accept_irq(apic, irq->delivery_mode, irq->vector,</yellow>
			irq-&gt;level, irq-&gt;trig_mode, dest_map);
}

static int __pv_send_ipi(unsigned long *ipi_bitmap, struct kvm_apic_map *map,
			 struct kvm_lapic_irq *irq, u32 min)
{
	int i, count = 0;
	struct kvm_vcpu *vcpu;

<yellow>	if (min > map->max_apic_id)</yellow>
		return 0;

<yellow>	for_each_set_bit(i, ipi_bitmap,</yellow>
		min((u32)BITS_PER_LONG, (map-&gt;max_apic_id - min + 1))) {
<yellow>		if (map->phys_map[min + i]) {</yellow>
<yellow>			vcpu = map->phys_map[min + i]->vcpu;</yellow>
<yellow>			count += kvm_apic_set_irq(vcpu, irq, NULL);</yellow>
		}
	}

	return count;
<yellow>}</yellow>

int kvm_pv_send_ipi(struct kvm *kvm, unsigned long ipi_bitmap_low,
		    unsigned long ipi_bitmap_high, u32 min,
		    unsigned long icr, int op_64_bit)
<yellow>{</yellow>
	struct kvm_apic_map *map;
	struct kvm_lapic_irq irq = {0};
<yellow>	int cluster_size = op_64_bit ? 64 : 32;</yellow>
	int count;

<yellow>	if (icr & (APIC_DEST_MASK | APIC_SHORT_MASK))</yellow>
		return -KVM_EINVAL;

<yellow>	irq.vector = icr & APIC_VECTOR_MASK;</yellow>
	irq.delivery_mode = icr &amp; APIC_MODE_MASK;
	irq.level = (icr &amp; APIC_INT_ASSERT) != 0;
	irq.trig_mode = icr &amp; APIC_INT_LEVELTRIG;

	rcu_read_lock();
	map = rcu_dereference(kvm-&gt;arch.apic_map);

	count = -EOPNOTSUPP;
	if (likely(map)) {
<yellow>		count = __pv_send_ipi(&ipi_bitmap_low, map, &irq, min);</yellow>
<yellow>		min += cluster_size;</yellow>
<yellow>		count += __pv_send_ipi(&ipi_bitmap_high, map, &irq, min);</yellow>
	}

<yellow>	rcu_read_unlock();</yellow>
	return count;
}

static int pv_eoi_put_user(struct kvm_vcpu *vcpu, u8 val)
{

<yellow>	return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, &val,</yellow>
				      sizeof(val));
}

static int pv_eoi_get_user(struct kvm_vcpu *vcpu, u8 *val)
{

<yellow>	return kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.pv_eoi.data, val,</yellow>
				      sizeof(*val));
}

static inline bool pv_eoi_enabled(struct kvm_vcpu *vcpu)
{
	return vcpu-&gt;arch.pv_eoi.msr_val &amp; KVM_MSR_ENABLED;
}

static void pv_eoi_set_pending(struct kvm_vcpu *vcpu)
{
	if (pv_eoi_put_user(vcpu, KVM_PV_EOI_ENABLED) &lt; 0)
		return;

<yellow>	__set_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);</yellow>
}

static bool pv_eoi_test_and_clr_pending(struct kvm_vcpu *vcpu)
{
	u8 val;

<yellow>	if (pv_eoi_get_user(vcpu, &val) < 0)</yellow>
		return false;

<yellow>	val &= KVM_PV_EOI_ENABLED;</yellow>

<yellow>	if (val && pv_eoi_put_user(vcpu, KVM_PV_EOI_DISABLED) < 0)</yellow>
		return false;

	/*
	 * Clear pending bit in any case: it will be set again on vmentry.
	 * While this might not be ideal from performance point of view,
	 * this makes sure pv eoi is only enabled when we know it&#x27;s safe.
	 */
<yellow>	__clear_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention);</yellow>

	return val;
}

static int apic_has_interrupt_for_ppr(struct kvm_lapic *apic, u32 ppr)
{
	int highest_irr;
<yellow>	if (kvm_x86_ops.sync_pir_to_irr)</yellow>
<blue>		highest_irr = static_call(kvm_x86_sync_pir_to_irr)(apic->vcpu);</blue>
	else
<yellow>		highest_irr = apic_find_highest_irr(apic);</yellow>
<blue>	if (highest_irr == -1 || (highest_irr & 0xF0) <= ppr)</blue>
		return -1;
	return highest_irr;
}

static bool __apic_update_ppr(struct kvm_lapic *apic, u32 *new_ppr)
{
	u32 tpr, isrv, ppr, old_ppr;
	int isr;

<blue>	old_ppr = kvm_lapic_get_reg(apic, APIC_PROCPRI);</blue>
	tpr = kvm_lapic_get_reg(apic, APIC_TASKPRI);
<blue>	isr = apic_find_highest_isr(apic);</blue>
	isrv = (isr != -1) ? isr : 0;

<yellow>	if ((tpr & 0xf0) >= (isrv & 0xf0))</yellow>
<blue>		ppr = tpr & 0xff;</blue>
	else
		ppr = isrv &amp; 0xf0;

<blue>	*new_ppr = ppr;</blue>
	if (old_ppr != ppr)
<blue>		kvm_lapic_set_reg(apic, APIC_PROCPRI, ppr);</blue>

<blue>	return ppr < old_ppr;</blue>
}

static void apic_update_ppr(struct kvm_lapic *apic)
<blue>{</blue>
	u32 ppr;

<blue>	if (__apic_update_ppr(apic, &ppr) &&</blue>
<yellow>	    apic_has_interrupt_for_ppr(apic, ppr) != -1)</yellow>
		kvm_make_request(KVM_REQ_EVENT, apic-&gt;vcpu);
}

void kvm_apic_update_ppr(struct kvm_vcpu *vcpu)
{
<yellow>	apic_update_ppr(vcpu->arch.apic);</yellow>
}
EXPORT_SYMBOL_GPL(kvm_apic_update_ppr);

static void apic_set_tpr(struct kvm_lapic *apic, u32 tpr)
{
<yellow>	kvm_lapic_set_reg(apic, APIC_TASKPRI, tpr);</yellow>
	apic_update_ppr(apic);
}

static bool kvm_apic_broadcast(struct kvm_lapic *apic, u32 mda)
{
	return mda == (apic_x2apic_mode(apic) ?
<blue>			X2APIC_BROADCAST : APIC_BROADCAST);</blue>
}

static bool kvm_apic_match_physical_addr(struct kvm_lapic *apic, u32 mda)
{
<blue>	if (kvm_apic_broadcast(apic, mda))</blue>
		return true;

	/*
	 * Hotplug hack: Accept interrupts for vCPUs in xAPIC mode as if they
	 * were in x2APIC mode if the target APIC ID can&#x27;t be encoded as an
	 * xAPIC ID.  This allows unique addressing of hotplugged vCPUs (which
	 * start in xAPIC mode) with an APIC ID that is unaddressable in xAPIC
	 * mode.  Match the x2APIC ID if and only if the target APIC ID can&#x27;t
	 * be encoded in xAPIC to avoid spurious matches against a vCPU that
	 * changed its (addressable) xAPIC ID (which is writable).
	 */
<blue>	if (apic_x2apic_mode(apic) || mda > 0xff)</blue>
<yellow>		return mda == kvm_x2apic_id(apic);</yellow>

<blue>	return mda == kvm_xapic_id(apic);</blue>
}

static bool kvm_apic_match_logical_addr(struct kvm_lapic *apic, u32 mda)
{
	u32 logical_id;

<yellow>	if (kvm_apic_broadcast(apic, mda))</yellow>
		return true;

<yellow>	logical_id = kvm_lapic_get_reg(apic, APIC_LDR);</yellow>

	if (apic_x2apic_mode(apic))
		return ((logical_id &gt;&gt; 16) == (mda &gt;&gt; 16))
<yellow>		       && (logical_id & mda & 0xffff) != 0;</yellow>

	logical_id = GET_APIC_LOGICAL_ID(logical_id);

	switch (kvm_lapic_get_reg(apic, APIC_DFR)) {
	case APIC_DFR_FLAT:
<yellow>		return (logical_id & mda) != 0;</yellow>
	case APIC_DFR_CLUSTER:
<yellow>		return ((logical_id >> 4) == (mda >> 4))</yellow>
<yellow>		       && (logical_id & mda & 0xf) != 0;</yellow>
	default:
		return false;
	}
}

/* The KVM local APIC implementation has two quirks:
 *
 *  - Real hardware delivers interrupts destined to x2APIC ID &gt; 0xff to LAPICs
 *    in xAPIC mode if the &quot;destination &amp; 0xff&quot; matches its xAPIC ID.
 *    KVM doesn&#x27;t do that aliasing.
 *
 *  - in-kernel IOAPIC messages have to be delivered directly to
 *    x2APIC, because the kernel does not support interrupt remapping.
 *    In order to support broadcast without interrupt remapping, x2APIC
 *    rewrites the destination of non-IPI messages from APIC_BROADCAST
 *    to X2APIC_BROADCAST.
 *
 * The broadcast quirk can be disabled with KVM_CAP_X2APIC_API.  This is
 * important when userspace wants to use x2APIC-format MSIs, because
 * APIC_BROADCAST (0xff) is a legal route for &quot;cluster 0, CPUs 0-7&quot;.
 */
static u32 kvm_apic_mda(struct kvm_vcpu *vcpu, unsigned int dest_id,
		struct kvm_lapic *source, struct kvm_lapic *target)
{
	bool ipi = source != NULL;

<blue>	if (!vcpu->kvm->arch.x2apic_broadcast_quirk_disabled &&</blue>
<blue>	    !ipi && dest_id == APIC_BROADCAST && apic_x2apic_mode(target))</blue>
		return X2APIC_BROADCAST;

	return dest_id;
}

bool kvm_apic_match_dest(struct kvm_vcpu *vcpu, struct kvm_lapic *source,
			   int shorthand, unsigned int dest, int dest_mode)
{
<blue>	struct kvm_lapic *target = vcpu->arch.apic;</blue>
<blue>	u32 mda = kvm_apic_mda(vcpu, dest, source, target);</blue>

	ASSERT(target);
<blue>	switch (shorthand) {</blue>
	case APIC_DEST_NOSHORT:
		if (dest_mode == APIC_DEST_PHYSICAL)
<blue>			return kvm_apic_match_physical_addr(target, mda);</blue>
		else
<yellow>			return kvm_apic_match_logical_addr(target, mda);</yellow>
	case APIC_DEST_SELF:
<yellow>		return target == source;</yellow>
	case APIC_DEST_ALLINC:
		return true;
	case APIC_DEST_ALLBUT:
<yellow>		return target != source;</yellow>
	default:
		return false;
	}
<blue>}</blue>
EXPORT_SYMBOL_GPL(kvm_apic_match_dest);

int kvm_vector_to_index(u32 vector, u32 dest_vcpus,
		       const unsigned long *bitmap, u32 bitmap_size)
{
	u32 mod;
	int i, idx = -1;

<yellow>	mod = vector % dest_vcpus;</yellow>

<yellow>	for (i = 0; i <= mod; i++) {</yellow>
<yellow>		idx = find_next_bit(bitmap, bitmap_size, idx + 1);</yellow>
<yellow>		BUG_ON(idx == bitmap_size);</yellow>
	}

	return idx;
<yellow>}</yellow>

static void kvm_apic_disabled_lapic_found(struct kvm *kvm)
{
<yellow>	if (!kvm->arch.disabled_lapic_found) {</yellow>
		kvm-&gt;arch.disabled_lapic_found = true;
		printk(KERN_INFO
		       &quot;Disabled LAPIC found during irq injection\n&quot;);
	}
}

static bool kvm_apic_is_broadcast_dest(struct kvm *kvm, struct kvm_lapic **src,
		struct kvm_lapic_irq *irq, struct kvm_apic_map *map)
{
<yellow>	if (kvm->arch.x2apic_broadcast_quirk_disabled) {</yellow>
<yellow>		if ((irq->dest_id == APIC_BROADCAST &&</yellow>
<yellow>				map->mode != KVM_APIC_MODE_X2APIC))</yellow>
			return true;
<yellow>		if (irq->dest_id == X2APIC_BROADCAST)</yellow>
			return true;
	} else {
<yellow>		bool x2apic_ipi = src && *src && apic_x2apic_mode(*src);</yellow>
<yellow>		if (irq->dest_id == (x2apic_ipi ?</yellow>
		                     X2APIC_BROADCAST : APIC_BROADCAST))
			return true;
	}

	return false;
}

/* Return true if the interrupt can be handled by using *bitmap as index mask
 * for valid destinations in *dst array.
 * Return false if kvm_apic_map_get_dest_lapic did nothing useful.
 * Note: we may have zero kvm_lapic destinations when we return true, which
 * means that the interrupt should be dropped.  In this case, *bitmap would be
 * zero and *dst undefined.
 */
<yellow>static inline bool kvm_apic_map_get_dest_lapic(struct kvm *kvm,</yellow>
		struct kvm_lapic **src, struct kvm_lapic_irq *irq,
		struct kvm_apic_map *map, struct kvm_lapic ***dst,
		unsigned long *bitmap)
{
	int i, lowest;

<yellow>	if (irq->shorthand == APIC_DEST_SELF && src) {</yellow>
<yellow>		*dst = src;</yellow>
		*bitmap = 1;
		return true;
<yellow>	} else if (irq->shorthand)</yellow>
		return false;

<yellow>	if (!map || kvm_apic_is_broadcast_dest(kvm, src, irq, map))</yellow>
		return false;

<yellow>	if (irq->dest_mode == APIC_DEST_PHYSICAL) {</yellow>
<yellow>		if (irq->dest_id > map->max_apic_id) {</yellow>
<yellow>			*bitmap = 0;</yellow>
		} else {
<yellow>			u32 dest_id = array_index_nospec(irq->dest_id, map->max_apic_id + 1);</yellow>
			*dst = &amp;map-&gt;phys_map[dest_id];
			*bitmap = 1;
		}
		return true;
	}

<yellow>	*bitmap = 0;</yellow>
<yellow>	if (!kvm_apic_map_get_logical_dest(map, irq->dest_id, dst,</yellow>
				(u16 *)bitmap))
		return false;

<yellow>	if (!kvm_lowest_prio_delivery(irq))</yellow>
		return true;

<yellow>	if (!kvm_vector_hashing_enabled()) {</yellow>
		lowest = -1;
<yellow>		for_each_set_bit(i, bitmap, 16) {</yellow>
<yellow>			if (!(*dst)[i])</yellow>
				continue;
<yellow>			if (lowest < 0)</yellow>
				lowest = i;
			else if (kvm_apic_compare_prio((*dst)[i]-&gt;vcpu,
<yellow>						(*dst)[lowest]->vcpu) < 0)</yellow>
				lowest = i;
		}
	} else {
<yellow>		if (!*bitmap)</yellow>
			return true;

<yellow>		lowest = kvm_vector_to_index(irq->vector, hweight16(*bitmap),</yellow>
				bitmap, 16);

		if (!(*dst)[lowest]) {
<yellow>			kvm_apic_disabled_lapic_found(kvm);</yellow>
			*bitmap = 0;
			return true;
		}
	}

<yellow>	*bitmap = (lowest >= 0) ? 1 << lowest : 0;</yellow>

	return true;
<yellow>}</yellow>

bool kvm_irq_delivery_to_apic_fast(struct kvm *kvm, struct kvm_lapic *src,
		struct kvm_lapic_irq *irq, int *r, struct dest_map *dest_map)
<yellow>{</yellow>
	struct kvm_apic_map *map;
	unsigned long bitmap;
	struct kvm_lapic **dst = NULL;
	int i;
	bool ret;

<yellow>	*r = -1;</yellow>

	if (irq-&gt;shorthand == APIC_DEST_SELF) {
<yellow>		if (KVM_BUG_ON(!src, kvm)) {</yellow>
<yellow>			*r = 0;</yellow>
			return true;
		}
<yellow>		*r = kvm_apic_set_irq(src->vcpu, irq, dest_map);</yellow>
		return true;
	}

<yellow>	rcu_read_lock();</yellow>
	map = rcu_dereference(kvm-&gt;arch.apic_map);

	ret = kvm_apic_map_get_dest_lapic(kvm, &amp;src, irq, map, &amp;dst, &amp;bitmap);
	if (ret) {
<yellow>		*r = 0;</yellow>
<yellow>		for_each_set_bit(i, &bitmap, 16) {</yellow>
<yellow>			if (!dst[i])</yellow>
				continue;
<yellow>			*r += kvm_apic_set_irq(dst[i]->vcpu, irq, dest_map);</yellow>
		}
	}

<yellow>	rcu_read_unlock();</yellow>
	return ret;
}

/*
 * This routine tries to handle interrupts in posted mode, here is how
 * it deals with different cases:
 * - For single-destination interrupts, handle it in posted mode
 * - Else if vector hashing is enabled and it is a lowest-priority
 *   interrupt, handle it in posted mode and use the following mechanism
 *   to find the destination vCPU.
 *	1. For lowest-priority interrupts, store all the possible
 *	   destination vCPUs in an array.
 *	2. Use &quot;guest vector % max number of destination vCPUs&quot; to find
 *	   the right destination vCPU in the array for the lowest-priority
 *	   interrupt.
 * - Otherwise, use remapped mode to inject the interrupt.
 */
bool kvm_intr_is_single_vcpu_fast(struct kvm *kvm, struct kvm_lapic_irq *irq,
			struct kvm_vcpu **dest_vcpu)
<yellow>{</yellow>
	struct kvm_apic_map *map;
	unsigned long bitmap;
	struct kvm_lapic **dst = NULL;
	bool ret = false;

<yellow>	if (irq->shorthand)</yellow>
		return false;

<yellow>	rcu_read_lock();</yellow>
	map = rcu_dereference(kvm-&gt;arch.apic_map);

	if (kvm_apic_map_get_dest_lapic(kvm, NULL, irq, map, &amp;dst, &amp;bitmap) &amp;&amp;
<yellow>			hweight16(bitmap) == 1) {</yellow>
<yellow>		unsigned long i = find_first_bit(&bitmap, 16);</yellow>

<yellow>		if (dst[i]) {</yellow>
<yellow>			*dest_vcpu = dst[i]->vcpu;</yellow>
			ret = true;
		}
	}

<yellow>	rcu_read_unlock();</yellow>
	return ret;
}

/*
 * Add a pending IRQ into lapic.
 * Return 1 if successfully added and 0 if discarded.
 */
static int __apic_accept_irq(struct kvm_lapic *apic, int delivery_mode,
			     int vector, int level, int trig_mode,
			     struct dest_map *dest_map)
{
	int result = 0;
<yellow>	struct kvm_vcpu *vcpu = apic->vcpu;</yellow>

<yellow>	trace_kvm_apic_accept_irq(vcpu->vcpu_id, delivery_mode,</yellow>
				  trig_mode, vector);
<yellow>	switch (delivery_mode) {</yellow>
	case APIC_DM_LOWEST:
<yellow>		vcpu->arch.apic_arb_prio++;</yellow>
		fallthrough;
	case APIC_DM_FIXED:
<yellow>		if (unlikely(trig_mode && !level))</yellow>
			break;

		/* FIXME add logic for vcpu on reset */
<yellow>		if (unlikely(!apic_enabled(apic)))</yellow>
			break;

		result = 1;

<yellow>		if (dest_map) {</yellow>
<yellow>			__set_bit(vcpu->vcpu_id, dest_map->map);</yellow>
			dest_map-&gt;vectors[vcpu-&gt;vcpu_id] = vector;
		}

<yellow>		if (apic_test_vector(vector, apic->regs + APIC_TMR) != !!trig_mode) {</yellow>
			if (trig_mode)
<yellow>				kvm_lapic_set_vector(vector,</yellow>
<yellow>						     apic->regs + APIC_TMR);</yellow>
			else
<yellow>				kvm_lapic_clear_vector(vector,</yellow>
						       apic-&gt;regs + APIC_TMR);
		}

<yellow>		static_call(kvm_x86_deliver_interrupt)(apic, delivery_mode,</yellow>
						       trig_mode, vector);
		break;

	case APIC_DM_REMRD:
		result = 1;
<yellow>		vcpu->arch.pv.pv_unhalted = 1;</yellow>
		kvm_make_request(KVM_REQ_EVENT, vcpu);
		kvm_vcpu_kick(vcpu);
		break;

	case APIC_DM_SMI:
		result = 1;
<yellow>		kvm_make_request(KVM_REQ_SMI, vcpu);</yellow>
		kvm_vcpu_kick(vcpu);
		break;

	case APIC_DM_NMI:
		result = 1;
<yellow>		kvm_inject_nmi(vcpu);</yellow>
		kvm_vcpu_kick(vcpu);
		break;

	case APIC_DM_INIT:
<yellow>		if (!trig_mode || level) {</yellow>
			result = 1;
			/* assumes that there are only KVM_APIC_INIT/SIPI */
<yellow>			apic->pending_events = (1UL << KVM_APIC_INIT);</yellow>
			kvm_make_request(KVM_REQ_EVENT, vcpu);
			kvm_vcpu_kick(vcpu);
		}
		break;

	case APIC_DM_STARTUP:
		result = 1;
<yellow>		apic->sipi_vector = vector;</yellow>
		/* make sure sipi_vector is visible for the receiver */
		smp_wmb();
		set_bit(KVM_APIC_SIPI, &amp;apic-&gt;pending_events);
		kvm_make_request(KVM_REQ_EVENT, vcpu);
		kvm_vcpu_kick(vcpu);
		break;

	case APIC_DM_EXTINT:
		/*
		 * Should only be called by kvm_apic_local_deliver() with LVT0,
		 * before NMI watchdog was enabled. Already handled by
		 * kvm_apic_accept_pic_intr().
		 */
		break;

	default:
		printk(KERN_ERR &quot;TODO: unsupported delivery mode %x\n&quot;,
		       delivery_mode);
		break;
	}
	return result;
<yellow>}</yellow>

/*
 * This routine identifies the destination vcpus mask meant to receive the
 * IOAPIC interrupts. It either uses kvm_apic_map_get_dest_lapic() to find
 * out the destination vcpus array and set the bitmap or it traverses to
 * each available vcpu to identify the same.
 */
void kvm_bitmap_or_dest_vcpus(struct kvm *kvm, struct kvm_lapic_irq *irq,
			      unsigned long *vcpu_bitmap)
{
<yellow>	struct kvm_lapic **dest_vcpu = NULL;</yellow>
	struct kvm_lapic *src = NULL;
	struct kvm_apic_map *map;
	struct kvm_vcpu *vcpu;
	unsigned long bitmap, i;
	int vcpu_idx;
	bool ret;

	rcu_read_lock();
	map = rcu_dereference(kvm-&gt;arch.apic_map);

	ret = kvm_apic_map_get_dest_lapic(kvm, &amp;src, irq, map, &amp;dest_vcpu,
					  &amp;bitmap);
	if (ret) {
<yellow>		for_each_set_bit(i, &bitmap, 16) {</yellow>
<yellow>			if (!dest_vcpu[i])</yellow>
				continue;
<yellow>			vcpu_idx = dest_vcpu[i]->vcpu->vcpu_idx;</yellow>
			__set_bit(vcpu_idx, vcpu_bitmap);
		}
	} else {
<yellow>		kvm_for_each_vcpu(i, vcpu, kvm) {</yellow>
<yellow>			if (!kvm_apic_present(vcpu))</yellow>
				continue;
			if (!kvm_apic_match_dest(vcpu, NULL,
						 irq-&gt;shorthand,
						 irq-&gt;dest_id,
<yellow>						 irq->dest_mode))</yellow>
				continue;
<yellow>			__set_bit(i, vcpu_bitmap);</yellow>
		}
	}
<yellow>	rcu_read_unlock();</yellow>
}

int kvm_apic_compare_prio(struct kvm_vcpu *vcpu1, struct kvm_vcpu *vcpu2)
{
<yellow>	return vcpu1->arch.apic_arb_prio - vcpu2->arch.apic_arb_prio;</yellow>
}

static bool kvm_ioapic_handles_vector(struct kvm_lapic *apic, int vector)
{
<yellow>	return test_bit(vector, apic->vcpu->arch.ioapic_handled_vectors);</yellow>
}

<yellow>static void kvm_ioapic_send_eoi(struct kvm_lapic *apic, int vector)</yellow>
{
	int trigger_mode;

	/* Eoi the ioapic only if the ioapic doesn&#x27;t own the vector. */
<yellow>	if (!kvm_ioapic_handles_vector(apic, vector))</yellow>
		return;

	/* Request a KVM exit to inform the userspace IOAPIC. */
<yellow>	if (irqchip_split(apic->vcpu->kvm)) {</yellow>
<yellow>		apic->vcpu->arch.pending_ioapic_eoi = vector;</yellow>
		kvm_make_request(KVM_REQ_IOAPIC_EOI_EXIT, apic-&gt;vcpu);
		return;
	}

<yellow>	if (apic_test_vector(vector, apic->regs + APIC_TMR))</yellow>
		trigger_mode = IOAPIC_LEVEL_TRIG;
	else
		trigger_mode = IOAPIC_EDGE_TRIG;

	kvm_ioapic_update_eoi(apic-&gt;vcpu, vector, trigger_mode);
<yellow>}</yellow>

static int apic_set_eoi(struct kvm_lapic *apic)
{
<yellow>	int vector = apic_find_highest_isr(apic);</yellow>

<yellow>	trace_kvm_eoi(apic, vector);</yellow>

	/*
	 * Not every write EOI will has corresponding ISR,
	 * one example is when Kernel check timer on setup_IO_APIC
	 */
<yellow>	if (vector == -1)</yellow>
		return vector;

<yellow>	apic_clear_isr(vector, apic);</yellow>
	apic_update_ppr(apic);

<yellow>	if (to_hv_vcpu(apic->vcpu) &&</yellow>
<yellow>	    test_bit(vector, to_hv_synic(apic->vcpu)->vec_bitmap))</yellow>
<yellow>		kvm_hv_synic_send_eoi(apic->vcpu, vector);</yellow>

<yellow>	kvm_ioapic_send_eoi(apic, vector);</yellow>
	kvm_make_request(KVM_REQ_EVENT, apic-&gt;vcpu);
	return vector;
<yellow>}</yellow>

/*
 * this interface assumes a trap-like exit, which has already finished
 * desired side effect including vISR and vPPR update.
 */
void kvm_apic_set_eoi_accelerated(struct kvm_vcpu *vcpu, int vector)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

<yellow>	trace_kvm_eoi(apic, vector);</yellow>

<yellow>	kvm_ioapic_send_eoi(apic, vector);</yellow>
	kvm_make_request(KVM_REQ_EVENT, apic-&gt;vcpu);
}
EXPORT_SYMBOL_GPL(kvm_apic_set_eoi_accelerated);

void kvm_apic_send_ipi(struct kvm_lapic *apic, u32 icr_low, u32 icr_high)
{
	struct kvm_lapic_irq irq;

	/* KVM has no delay and should always clear the BUSY/PENDING flag. */
<yellow>	WARN_ON_ONCE(icr_low & APIC_ICR_BUSY);</yellow>

<yellow>	irq.vector = icr_low & APIC_VECTOR_MASK;</yellow>
	irq.delivery_mode = icr_low &amp; APIC_MODE_MASK;
	irq.dest_mode = icr_low &amp; APIC_DEST_MASK;
	irq.level = (icr_low &amp; APIC_INT_ASSERT) != 0;
	irq.trig_mode = icr_low &amp; APIC_INT_LEVELTRIG;
	irq.shorthand = icr_low &amp; APIC_SHORT_MASK;
	irq.msi_redir_hint = false;
	if (apic_x2apic_mode(apic))
		irq.dest_id = icr_high;
	else
<yellow>		irq.dest_id = GET_XAPIC_DEST_FIELD(icr_high);</yellow>

<yellow>	trace_kvm_apic_ipi(icr_low, irq.dest_id);</yellow>

<yellow>	kvm_irq_delivery_to_apic(apic->vcpu->kvm, apic, &irq, NULL);</yellow>
}
EXPORT_SYMBOL_GPL(kvm_apic_send_ipi);

static u32 apic_get_tmcct(struct kvm_lapic *apic)
{
	ktime_t remaining, now;
	s64 ns;
	u32 tmcct;

	ASSERT(apic != NULL);

	/* if initial count is 0, current count should also be 0 */
<blue>	if (kvm_lapic_get_reg(apic, APIC_TMICT) == 0 ||</blue>
<yellow>		apic->lapic_timer.period == 0)</yellow>
		return 0;

<yellow>	now = ktime_get();</yellow>
	remaining = ktime_sub(apic-&gt;lapic_timer.target_expiration, now);
	if (ktime_to_ns(remaining) &lt; 0)
		remaining = 0;

	ns = mod_64(ktime_to_ns(remaining), apic-&gt;lapic_timer.period);
	tmcct = div64_u64(ns,
			 (APIC_BUS_CYCLE_NS * apic-&gt;divide_count));

	return tmcct;
}

static void __report_tpr_access(struct kvm_lapic *apic, bool write)
{
	struct kvm_vcpu *vcpu = apic-&gt;vcpu;
<yellow>	struct kvm_run *run = vcpu->run;</yellow>

	kvm_make_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu);
<yellow>	run->tpr_access.rip = kvm_rip_read(vcpu);</yellow>
	run-&gt;tpr_access.is_write = write;
}

static inline void report_tpr_access(struct kvm_lapic *apic, bool write)
{
<yellow>	if (apic->vcpu->arch.tpr_access_reporting)</yellow>
<yellow>		__report_tpr_access(apic, write);</yellow>
}

<blue>static u32 __apic_read(struct kvm_lapic *apic, unsigned int offset)</blue>
{
	u32 val = 0;

	if (offset &gt;= LAPIC_MMIO_LENGTH)
		return 0;

	switch (offset) {
	case APIC_ARBPRI:
		break;

	case APIC_TMCCT:	/* Timer CCR */
<yellow>		if (apic_lvtt_tscdeadline(apic))</yellow>
			return 0;

<blue>		val = apic_get_tmcct(apic);</blue>
		break;
	case APIC_PROCPRI:
<yellow>		apic_update_ppr(apic);</yellow>
		val = kvm_lapic_get_reg(apic, offset);
		break;
	case APIC_TASKPRI:
<yellow>		report_tpr_access(apic, false);</yellow>
		fallthrough;
	default:
<yellow>		val = kvm_lapic_get_reg(apic, offset);</yellow>
		break;
	}

	return val;
}

static inline struct kvm_lapic *to_lapic(struct kvm_io_device *dev)
{
	return container_of(dev, struct kvm_lapic, dev);
}

#define APIC_REG_MASK(reg)	(1ull &lt;&lt; ((reg) &gt;&gt; 4))
#define APIC_REGS_MASK(first, count) \
	(APIC_REG_MASK(first) * ((1ull &lt;&lt; (count)) - 1))

static int kvm_lapic_reg_read(struct kvm_lapic *apic, u32 offset, int len,
			      void *data)
<yellow>{</yellow>
<yellow>	unsigned char alignment = offset & 0xf;</yellow>
	u32 result;
	/* this bitmask has a bit cleared for each reserved register */
	u64 valid_reg_mask =
		APIC_REG_MASK(APIC_ID) |
		APIC_REG_MASK(APIC_LVR) |
		APIC_REG_MASK(APIC_TASKPRI) |
		APIC_REG_MASK(APIC_PROCPRI) |
		APIC_REG_MASK(APIC_LDR) |
		APIC_REG_MASK(APIC_DFR) |
		APIC_REG_MASK(APIC_SPIV) |
		APIC_REGS_MASK(APIC_ISR, APIC_ISR_NR) |
		APIC_REGS_MASK(APIC_TMR, APIC_ISR_NR) |
		APIC_REGS_MASK(APIC_IRR, APIC_ISR_NR) |
		APIC_REG_MASK(APIC_ESR) |
		APIC_REG_MASK(APIC_ICR) |
		APIC_REG_MASK(APIC_LVTT) |
		APIC_REG_MASK(APIC_LVTTHMR) |
		APIC_REG_MASK(APIC_LVTPC) |
		APIC_REG_MASK(APIC_LVT0) |
		APIC_REG_MASK(APIC_LVT1) |
		APIC_REG_MASK(APIC_LVTERR) |
		APIC_REG_MASK(APIC_TMICT) |
		APIC_REG_MASK(APIC_TMCCT) |
		APIC_REG_MASK(APIC_TDCR);

	if (kvm_lapic_lvt_supported(apic, LVT_CMCI))
		valid_reg_mask |= APIC_REG_MASK(APIC_LVTCMCI);

	/*
	 * ARBPRI and ICR2 are not valid in x2APIC mode.  WARN if KVM reads ICR
	 * in x2APIC mode as it&#x27;s an 8-byte register in x2APIC and needs to be
	 * manually handled by the caller.
	 */
<yellow>	if (!apic_x2apic_mode(apic))</yellow>
<yellow>		valid_reg_mask |= APIC_REG_MASK(APIC_ARBPRI) |</yellow>
				  APIC_REG_MASK(APIC_ICR2);
	else
<yellow>		WARN_ON_ONCE(offset == APIC_ICR);</yellow>

<yellow>	if (alignment + len > 4)</yellow>
		return 1;

<yellow>	if (offset > 0x3f0 || !(valid_reg_mask & APIC_REG_MASK(offset)))</yellow>
		return 1;

<yellow>	result = __apic_read(apic, offset & ~0xf);</yellow>

<yellow>	trace_kvm_apic_read(offset, result);</yellow>

<yellow>	switch (len) {</yellow>
	case 1:
	case 2:
	case 4:
<yellow>		memcpy(data, (char *)&result + alignment, len);</yellow>
		break;
	default:
		printk(KERN_ERR &quot;Local APIC read with len = %x, &quot;
		       &quot;should be 1,2, or 4 instead\n&quot;, len);
		break;
	}
	return 0;
}

static int apic_mmio_in_range(struct kvm_lapic *apic, gpa_t addr)
{
	return addr &gt;= apic-&gt;base_address &amp;&amp;
<blue>		addr < apic->base_address + LAPIC_MMIO_LENGTH;</blue>
}

static int apic_mmio_read(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
			   gpa_t address, int len, void *data)
{
	struct kvm_lapic *apic = to_lapic(this);
<blue>	u32 offset = address - apic->base_address;</blue>

<blue>	if (!apic_mmio_in_range(apic, address))</blue>
		return -EOPNOTSUPP;

<yellow>	if (!kvm_apic_hw_enabled(apic) || apic_x2apic_mode(apic)) {</yellow>
<yellow>		if (!kvm_check_has_quirk(vcpu->kvm,</yellow>
					 KVM_X86_QUIRK_LAPIC_MMIO_HOLE))
			return -EOPNOTSUPP;

<yellow>		memset(data, 0xff, len);</yellow>
		return 0;
	}

	kvm_lapic_reg_read(apic, offset, len, data);

	return 0;
<blue>}</blue>

static void update_divide_count(struct kvm_lapic *apic)
{
	u32 tmp1, tmp2, tdcr;

	tdcr = kvm_lapic_get_reg(apic, APIC_TDCR);
	tmp1 = tdcr &amp; 0xf;
	tmp2 = ((tmp1 &amp; 0x3) | ((tmp1 &amp; 0x8) &gt;&gt; 1)) + 1;
	apic-&gt;divide_count = 0x1 &lt;&lt; (tmp2 &amp; 0x7);
}

static void limit_periodic_timer_frequency(struct kvm_lapic *apic)
{
	/*
	 * Do not allow the guest to program periodic timers with small
	 * interval, since the hrtimers are not throttled by the host
	 * scheduler.
	 */
<yellow>	if (apic_lvtt_period(apic) && apic->lapic_timer.period) {</yellow>
<yellow>		s64 min_period = min_timer_period_us * 1000LL;</yellow>

		if (apic-&gt;lapic_timer.period &lt; min_period) {
<yellow>			pr_info_ratelimited(</yellow>
			    &quot;kvm: vcpu %i: requested %lld ns &quot;
			    &quot;lapic timer period limited to %lld ns\n&quot;,
			    apic-&gt;vcpu-&gt;vcpu_id,
			    apic-&gt;lapic_timer.period, min_period);
<yellow>			apic->lapic_timer.period = min_period;</yellow>
		}
	}
<yellow>}</yellow>

static void cancel_hv_timer(struct kvm_lapic *apic);

static void cancel_apic_timer(struct kvm_lapic *apic)
{
<blue>	hrtimer_cancel(&apic->lapic_timer.timer);</blue>
	preempt_disable();
<blue>	if (apic->lapic_timer.hv_timer_in_use)</blue>
<yellow>		cancel_hv_timer(apic);</yellow>
<blue>	preempt_enable();</blue>
<blue>	atomic_set(&apic->lapic_timer.pending, 0);</blue>
}

static void apic_update_lvtt(struct kvm_lapic *apic)
{
<blue>	u32 timer_mode = kvm_lapic_get_reg(apic, APIC_LVTT) &</blue>
			apic-&gt;lapic_timer.timer_mode_mask;

	if (apic-&gt;lapic_timer.timer_mode != timer_mode) {
<yellow>		if (apic_lvtt_tscdeadline(apic) != (timer_mode ==</yellow>
				APIC_LVT_TIMER_TSCDEADLINE)) {
<yellow>			cancel_apic_timer(apic);</yellow>
			kvm_lapic_set_reg(apic, APIC_TMICT, 0);
			apic-&gt;lapic_timer.period = 0;
<yellow>			apic->lapic_timer.tscdeadline = 0;</yellow>
		}
<yellow>		apic->lapic_timer.timer_mode = timer_mode;</yellow>
<yellow>		limit_periodic_timer_frequency(apic);</yellow>
	}
<blue>}</blue>

/*
 * On APICv, this test will cause a busy wait
 * during a higher-priority task.
 */

static bool lapic_timer_int_injected(struct kvm_vcpu *vcpu)
{
	struct kvm_lapic *apic = vcpu-&gt;arch.apic;
<yellow>	u32 reg = kvm_lapic_get_reg(apic, APIC_LVTT);</yellow>

<yellow>	if (kvm_apic_hw_enabled(apic)) {</yellow>
		int vec = reg &amp; APIC_VECTOR_MASK;
<yellow>		void *bitmap = apic->regs + APIC_ISR;</yellow>

<yellow>		if (apic->apicv_active)</yellow>
<yellow>			bitmap = apic->regs + APIC_IRR;</yellow>

<yellow>		if (apic_test_vector(vec, bitmap))</yellow>
			return true;
	}
	return false;
}

static inline void __wait_lapic_expire(struct kvm_vcpu *vcpu, u64 guest_cycles)
{
<yellow>	u64 timer_advance_ns = vcpu->arch.apic->lapic_timer.timer_advance_ns;</yellow>

	/*
	 * If the guest TSC is running at a different ratio than the host, then
	 * convert the delay to nanoseconds to achieve an accurate delay.  Note
	 * that __delay() uses delay_tsc whenever the hardware has TSC, thus
	 * always for VMX enabled hardware.
	 */
	if (vcpu-&gt;arch.tsc_scaling_ratio == kvm_caps.default_tsc_scaling_ratio) {
<yellow>		__delay(min(guest_cycles,</yellow>
			nsec_to_cycles(vcpu, timer_advance_ns)));
	} else {
		u64 delay_ns = guest_cycles * 1000000ULL;
<yellow>		do_div(delay_ns, vcpu->arch.virtual_tsc_khz);</yellow>
		ndelay(min_t(u32, delay_ns, timer_advance_ns));
	}
}

static inline void adjust_lapic_timer_advance(struct kvm_vcpu *vcpu,
					      s64 advance_expire_delta)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>
	u32 timer_advance_ns = apic-&gt;lapic_timer.timer_advance_ns;
	u64 ns;

	/* Do not adjust for tiny fluctuations or large random spikes. */
<yellow>	if (abs(advance_expire_delta) > LAPIC_TIMER_ADVANCE_ADJUST_MAX ||</yellow>
	    abs(advance_expire_delta) &lt; LAPIC_TIMER_ADVANCE_ADJUST_MIN)
		return;

	/* too early */
	if (advance_expire_delta &lt; 0) {
<yellow>		ns = -advance_expire_delta * 1000000ULL;</yellow>
		do_div(ns, vcpu-&gt;arch.virtual_tsc_khz);
		timer_advance_ns -= ns/LAPIC_TIMER_ADVANCE_ADJUST_STEP;
	} else {
	/* too late */
<yellow>		ns = advance_expire_delta * 1000000ULL;</yellow>
		do_div(ns, vcpu-&gt;arch.virtual_tsc_khz);
		timer_advance_ns += ns/LAPIC_TIMER_ADVANCE_ADJUST_STEP;
	}

<yellow>	if (unlikely(timer_advance_ns > LAPIC_TIMER_ADVANCE_NS_MAX))</yellow>
		timer_advance_ns = LAPIC_TIMER_ADVANCE_NS_INIT;
<yellow>	apic->lapic_timer.timer_advance_ns = timer_advance_ns;</yellow>
}

static void __kvm_wait_lapic_expire(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>
	u64 guest_tsc, tsc_deadline;

	tsc_deadline = apic-&gt;lapic_timer.expired_tscdeadline;
	apic-&gt;lapic_timer.expired_tscdeadline = 0;
	guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());
<yellow>	trace_kvm_wait_lapic_expire(vcpu->vcpu_id, guest_tsc - tsc_deadline);</yellow>

<yellow>	if (lapic_timer_advance_dynamic) {</yellow>
<yellow>		adjust_lapic_timer_advance(vcpu, guest_tsc - tsc_deadline);</yellow>
		/*
		 * If the timer fired early, reread the TSC to account for the
		 * overhead of the above adjustment to avoid waiting longer
		 * than is necessary.
		 */
<yellow>		if (guest_tsc < tsc_deadline)</yellow>
<yellow>			guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());</yellow>
	}

<yellow>	if (guest_tsc < tsc_deadline)</yellow>
<yellow>		__wait_lapic_expire(vcpu, tsc_deadline - guest_tsc);</yellow>
<yellow>}</yellow>

<yellow>void kvm_wait_lapic_expire(struct kvm_vcpu *vcpu)</yellow>
{
<blue>	if (lapic_in_kernel(vcpu) &&</blue>
<blue>	    vcpu->arch.apic->lapic_timer.expired_tscdeadline &&</blue>
<yellow>	    vcpu->arch.apic->lapic_timer.timer_advance_ns &&</yellow>
<yellow>	    lapic_timer_int_injected(vcpu))</yellow>
<yellow>		__kvm_wait_lapic_expire(vcpu);</yellow>
<blue>}</blue>
EXPORT_SYMBOL_GPL(kvm_wait_lapic_expire);

static void kvm_apic_inject_pending_timer_irqs(struct kvm_lapic *apic)
{
	struct kvm_timer *ktimer = &amp;apic-&gt;lapic_timer;

<yellow>	kvm_apic_local_deliver(apic, APIC_LVTT);</yellow>
	if (apic_lvtt_tscdeadline(apic)) {
<yellow>		ktimer->tscdeadline = 0;</yellow>
<yellow>	} else if (apic_lvtt_oneshot(apic)) {</yellow>
<yellow>		ktimer->tscdeadline = 0;</yellow>
		ktimer-&gt;target_expiration = 0;
	}
}

static void apic_timer_expired(struct kvm_lapic *apic, bool from_timer_fn)
{
<yellow>	struct kvm_vcpu *vcpu = apic->vcpu;</yellow>
	struct kvm_timer *ktimer = &amp;apic-&gt;lapic_timer;

	if (atomic_read(&amp;apic-&gt;lapic_timer.pending))
		return;

<yellow>	if (apic_lvtt_tscdeadline(apic) || ktimer->hv_timer_in_use)</yellow>
<yellow>		ktimer->expired_tscdeadline = ktimer->tscdeadline;</yellow>

<yellow>	if (!from_timer_fn && apic->apicv_active) {</yellow>
<yellow>		WARN_ON(kvm_get_running_vcpu() != vcpu);</yellow>
<yellow>		kvm_apic_inject_pending_timer_irqs(apic);</yellow>
		return;
	}

<yellow>	if (kvm_use_posted_timer_interrupt(apic->vcpu)) {</yellow>
		/*
		 * Ensure the guest&#x27;s timer has truly expired before posting an
		 * interrupt.  Open code the relevant checks to avoid querying
		 * lapic_timer_int_injected(), which will be false since the
		 * interrupt isn&#x27;t yet injected.  Waiting until after injecting
		 * is not an option since that won&#x27;t help a posted interrupt.
		 */
<yellow>		if (vcpu->arch.apic->lapic_timer.expired_tscdeadline &&</yellow>
<yellow>		    vcpu->arch.apic->lapic_timer.timer_advance_ns)</yellow>
<yellow>			__kvm_wait_lapic_expire(vcpu);</yellow>
<yellow>		kvm_apic_inject_pending_timer_irqs(apic);</yellow>
		return;
	}

<yellow>	atomic_inc(&apic->lapic_timer.pending);</yellow>
	kvm_make_request(KVM_REQ_UNBLOCK, vcpu);
	if (from_timer_fn)
<yellow>		kvm_vcpu_kick(vcpu);</yellow>
<yellow>}</yellow>

static void start_sw_tscdeadline(struct kvm_lapic *apic)
{
	struct kvm_timer *ktimer = &amp;apic-&gt;lapic_timer;
<yellow>	u64 guest_tsc, tscdeadline = ktimer->tscdeadline;</yellow>
	u64 ns = 0;
	ktime_t expire;
<yellow>	struct kvm_vcpu *vcpu = apic->vcpu;</yellow>
	unsigned long this_tsc_khz = vcpu-&gt;arch.virtual_tsc_khz;
	unsigned long flags;
	ktime_t now;

<yellow>	if (unlikely(!tscdeadline || !this_tsc_khz))</yellow>
		return;

<yellow>	local_irq_save(flags);</yellow>

	now = ktime_get();
	guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc());

	ns = (tscdeadline - guest_tsc) * 1000000ULL;
	do_div(ns, this_tsc_khz);

	if (likely(tscdeadline &gt; guest_tsc) &amp;&amp;
<yellow>	    likely(ns > apic->lapic_timer.timer_advance_ns)) {</yellow>
<yellow>		expire = ktime_add_ns(now, ns);</yellow>
		expire = ktime_sub_ns(expire, ktimer-&gt;timer_advance_ns);
		hrtimer_start(&amp;ktimer-&gt;timer, expire, HRTIMER_MODE_ABS_HARD);
	} else
<yellow>		apic_timer_expired(apic, false);</yellow>

<yellow>	local_irq_restore(flags);</yellow>
}

static inline u64 tmict_to_ns(struct kvm_lapic *apic, u32 tmict)
{
	return (u64)tmict * APIC_BUS_CYCLE_NS * (u64)apic-&gt;divide_count;
}

static void update_target_expiration(struct kvm_lapic *apic, uint32_t old_divisor)
{
	ktime_t now, remaining;
	u64 ns_remaining_old, ns_remaining_new;

	apic-&gt;lapic_timer.period =
			tmict_to_ns(apic, kvm_lapic_get_reg(apic, APIC_TMICT));
<yellow>	limit_periodic_timer_frequency(apic);</yellow>

<yellow>	now = ktime_get();</yellow>
	remaining = ktime_sub(apic-&gt;lapic_timer.target_expiration, now);
	if (ktime_to_ns(remaining) &lt; 0)
		remaining = 0;

	ns_remaining_old = ktime_to_ns(remaining);
	ns_remaining_new = mul_u64_u32_div(ns_remaining_old,
	                                   apic-&gt;divide_count, old_divisor);

<yellow>	apic->lapic_timer.tscdeadline +=</yellow>
<yellow>		nsec_to_cycles(apic->vcpu, ns_remaining_new) -</yellow>
<yellow>		nsec_to_cycles(apic->vcpu, ns_remaining_old);</yellow>
	apic-&gt;lapic_timer.target_expiration = ktime_add_ns(now, ns_remaining_new);
}

static bool set_target_expiration(struct kvm_lapic *apic, u32 count_reg)
{
	ktime_t now;
<blue>	u64 tscl = rdtsc();</blue>
	s64 deadline;

	now = ktime_get();
	apic-&gt;lapic_timer.period =
			tmict_to_ns(apic, kvm_lapic_get_reg(apic, APIC_TMICT));

	if (!apic-&gt;lapic_timer.period) {
<blue>		apic->lapic_timer.tscdeadline = 0;</blue>
<yellow>		return false;</yellow>
	}

<yellow>	limit_periodic_timer_frequency(apic);</yellow>
	deadline = apic-&gt;lapic_timer.period;

<yellow>	if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic)) {</yellow>
<yellow>		if (unlikely(count_reg != APIC_TMICT)) {</yellow>
<yellow>			deadline = tmict_to_ns(apic,</yellow>
				     kvm_lapic_get_reg(apic, count_reg));
			if (unlikely(deadline &lt;= 0))
				deadline = apic-&gt;lapic_timer.period;
<yellow>			else if (unlikely(deadline > apic->lapic_timer.period)) {</yellow>
<yellow>				pr_info_ratelimited(</yellow>
				    &quot;kvm: vcpu %i: requested lapic timer restore with &quot;
				    &quot;starting count register %#x=%u (%lld ns) &gt; initial count (%lld ns). &quot;
				    &quot;Using initial count to start timer.\n&quot;,
				    apic-&gt;vcpu-&gt;vcpu_id,
				    count_reg,
				    kvm_lapic_get_reg(apic, count_reg),
				    deadline, apic-&gt;lapic_timer.period);
<yellow>				kvm_lapic_set_reg(apic, count_reg, 0);</yellow>
				deadline = apic-&gt;lapic_timer.period;
			}
		}
	}

<yellow>	apic->lapic_timer.tscdeadline = kvm_read_l1_tsc(apic->vcpu, tscl) +</yellow>
<yellow>		nsec_to_cycles(apic->vcpu, deadline);</yellow>
	apic-&gt;lapic_timer.target_expiration = ktime_add_ns(now, deadline);

	return true;
}

static void advance_periodic_target_expiration(struct kvm_lapic *apic)
{
<yellow>	ktime_t now = ktime_get();</yellow>
	u64 tscl = rdtsc();
	ktime_t delta;

	/*
	 * Synchronize both deadlines to the same time source or
	 * differences in the periods (caused by differences in the
	 * underlying clocks or numerical approximation errors) will
	 * cause the two to drift apart over time as the errors
	 * accumulate.
	 */
	apic-&gt;lapic_timer.target_expiration =
		ktime_add_ns(apic-&gt;lapic_timer.target_expiration,
				apic-&gt;lapic_timer.period);
	delta = ktime_sub(apic-&gt;lapic_timer.target_expiration, now);
<yellow>	apic->lapic_timer.tscdeadline = kvm_read_l1_tsc(apic->vcpu, tscl) +</yellow>
<yellow>		nsec_to_cycles(apic->vcpu, delta);</yellow>
}

static void start_sw_period(struct kvm_lapic *apic)
{
<yellow>	if (!apic->lapic_timer.period)</yellow>
		return;

<yellow>	if (ktime_after(ktime_get(),</yellow>
			apic-&gt;lapic_timer.target_expiration)) {
<yellow>		apic_timer_expired(apic, false);</yellow>

		if (apic_lvtt_oneshot(apic))
			return;

<yellow>		advance_periodic_target_expiration(apic);</yellow>
	}

<yellow>	hrtimer_start(&apic->lapic_timer.timer,</yellow>
		apic-&gt;lapic_timer.target_expiration,
		HRTIMER_MODE_ABS_HARD);
}

<blue>bool kvm_lapic_hv_timer_in_use(struct kvm_vcpu *vcpu)</blue>
{
<blue>	if (!lapic_in_kernel(vcpu))</blue>
<yellow>		return false;</yellow>

<blue>	return vcpu->arch.apic->lapic_timer.hv_timer_in_use;</blue>
<blue>}</blue>
EXPORT_SYMBOL_GPL(kvm_lapic_hv_timer_in_use);

static void cancel_hv_timer(struct kvm_lapic *apic)
{
<yellow>	WARN_ON(preemptible());</yellow>
<yellow>	WARN_ON(!apic->lapic_timer.hv_timer_in_use);</yellow>
<yellow>	static_call(kvm_x86_cancel_hv_timer)(apic->vcpu);</yellow>
	apic-&gt;lapic_timer.hv_timer_in_use = false;
}

static bool start_hv_timer(struct kvm_lapic *apic)
{
	struct kvm_timer *ktimer = &amp;apic-&gt;lapic_timer;
<yellow>	struct kvm_vcpu *vcpu = apic->vcpu;</yellow>
	bool expired;

<yellow>	WARN_ON(preemptible());</yellow>
<yellow>	if (!kvm_can_use_hv_timer(vcpu))</yellow>
		return false;

<yellow>	if (!ktimer->tscdeadline)</yellow>
		return false;

<yellow>	if (static_call(kvm_x86_set_hv_timer)(vcpu, ktimer->tscdeadline, &expired))</yellow>
		return false;

<yellow>	ktimer->hv_timer_in_use = true;</yellow>
	hrtimer_cancel(&amp;ktimer-&gt;timer);

	/*
	 * To simplify handling the periodic timer, leave the hv timer running
	 * even if the deadline timer has expired, i.e. rely on the resulting
	 * VM-Exit to recompute the periodic timer&#x27;s target expiration.
	 */
	if (!apic_lvtt_period(apic)) {
		/*
		 * Cancel the hv timer if the sw timer fired while the hv timer
		 * was being programmed, or if the hv timer itself expired.
		 */
<yellow>		if (atomic_read(&ktimer->pending)) {</yellow>
<yellow>			cancel_hv_timer(apic);</yellow>
<yellow>		} else if (expired) {</yellow>
<yellow>			apic_timer_expired(apic, false);</yellow>
			cancel_hv_timer(apic);
		}
	}

<yellow>	trace_kvm_hv_timer_state(vcpu->vcpu_id, ktimer->hv_timer_in_use);</yellow>

	return true;
}

static void start_sw_timer(struct kvm_lapic *apic)
{
	struct kvm_timer *ktimer = &amp;apic-&gt;lapic_timer;

<yellow>	WARN_ON(preemptible());</yellow>
<yellow>	if (apic->lapic_timer.hv_timer_in_use)</yellow>
<yellow>		cancel_hv_timer(apic);</yellow>
<yellow>	if (!apic_lvtt_period(apic) && atomic_read(&ktimer->pending))</yellow>
		return;

<yellow>	if (apic_lvtt_period(apic) || apic_lvtt_oneshot(apic))</yellow>
<yellow>		start_sw_period(apic);</yellow>
	else if (apic_lvtt_tscdeadline(apic))
<yellow>		start_sw_tscdeadline(apic);</yellow>
<yellow>	trace_kvm_hv_timer_state(apic->vcpu->vcpu_id, false);</yellow>
<yellow>}</yellow>

static void restart_apic_timer(struct kvm_lapic *apic)
<yellow>{</yellow>
<yellow>	preempt_disable();</yellow>

<yellow>	if (!apic_lvtt_period(apic) && atomic_read(&apic->lapic_timer.pending))</yellow>
		goto out;

<yellow>	if (!start_hv_timer(apic))</yellow>
<yellow>		start_sw_timer(apic);</yellow>
out:
<yellow>	preempt_enable();</yellow>
}

void kvm_lapic_expired_hv_timer(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	preempt_disable();
	/* If the preempt notifier has already run, it also called apic_timer_expired */
<yellow>	if (!apic->lapic_timer.hv_timer_in_use)</yellow>
		goto out;
<yellow>	WARN_ON(kvm_vcpu_is_blocking(vcpu));</yellow>
<yellow>	apic_timer_expired(apic, false);</yellow>
	cancel_hv_timer(apic);

<yellow>	if (apic_lvtt_period(apic) && apic->lapic_timer.period) {</yellow>
<yellow>		advance_periodic_target_expiration(apic);</yellow>
		restart_apic_timer(apic);
	}
out:
<yellow>	preempt_enable();</yellow>
<yellow>}</yellow>
EXPORT_SYMBOL_GPL(kvm_lapic_expired_hv_timer);

void kvm_lapic_switch_to_hv_timer(struct kvm_vcpu *vcpu)
{
<yellow>	restart_apic_timer(vcpu->arch.apic);</yellow>
}

void kvm_lapic_switch_to_sw_timer(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	preempt_disable();
	/* Possibly the TSC deadline timer is not enabled yet */
<yellow>	if (apic->lapic_timer.hv_timer_in_use)</yellow>
<yellow>		start_sw_timer(apic);</yellow>
<yellow>	preempt_enable();</yellow>
<yellow>}</yellow>

void kvm_lapic_restart_hv_timer(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

<yellow>	WARN_ON(!apic->lapic_timer.hv_timer_in_use);</yellow>
<yellow>	restart_apic_timer(apic);</yellow>
}

static void __start_apic_timer(struct kvm_lapic *apic, u32 count_reg)
{
<blue>	atomic_set(&apic->lapic_timer.pending, 0);</blue>

	if ((apic_lvtt_period(apic) || apic_lvtt_oneshot(apic))
<blue>	    && !set_target_expiration(apic, count_reg))</blue>
		return;

<yellow>	restart_apic_timer(apic);</yellow>
<blue>}</blue>

static void start_apic_timer(struct kvm_lapic *apic)
{
	__start_apic_timer(apic, APIC_TMICT);
}

static void apic_manage_nmi_watchdog(struct kvm_lapic *apic, u32 lvt0_val)
{
<blue>	bool lvt0_in_nmi_mode = apic_lvt_nmi_mode(lvt0_val);</blue>

<blue>	if (apic->lvt0_in_nmi_mode != lvt0_in_nmi_mode) {</blue>
<yellow>		apic->lvt0_in_nmi_mode = lvt0_in_nmi_mode;</yellow>
		if (lvt0_in_nmi_mode) {
<yellow>			atomic_inc(&apic->vcpu->kvm->arch.vapics_in_nmi_mode);</yellow>
		} else
<yellow>			atomic_dec(&apic->vcpu->kvm->arch.vapics_in_nmi_mode);</yellow>
	}
<blue>}</blue>

static void kvm_lapic_xapic_id_updated(struct kvm_lapic *apic)
{
<blue>	struct kvm *kvm = apic->vcpu->kvm;</blue>

<yellow>	if (KVM_BUG_ON(apic_x2apic_mode(apic), kvm))</yellow>
		return;

<blue>	if (kvm_xapic_id(apic) == apic->vcpu->vcpu_id)</blue>
		return;

<yellow>	kvm_set_apicv_inhibit(apic->vcpu->kvm, APICV_INHIBIT_REASON_APIC_ID_MODIFIED);</yellow>
<blue>}</blue>

static int get_lvt_index(u32 reg)
{
<blue>	if (reg == APIC_LVTCMCI)</blue>
		return LVT_CMCI;
<blue>	if (reg < APIC_LVTT || reg > APIC_LVTERR)</blue>
		return -1;
<blue>	return array_index_nospec(</blue>
			(reg - APIC_LVTT) &gt;&gt; 4, KVM_APIC_MAX_NR_LVT_ENTRIES);
}

static int kvm_lapic_reg_write(struct kvm_lapic *apic, u32 reg, u32 val)
{
	int ret = 0;

<blue>	trace_kvm_apic_write(reg, val);</blue>

<blue>	switch (reg) {</blue>
	case APIC_ID:		/* Local APIC ID */
<yellow>		if (!apic_x2apic_mode(apic)) {</yellow>
<yellow>			kvm_apic_set_xapic_id(apic, val >> 24);</yellow>
			kvm_lapic_xapic_id_updated(apic);
		} else {
			ret = 1;
		}
		break;

	case APIC_TASKPRI:
<yellow>		report_tpr_access(apic, true);</yellow>
<yellow>		apic_set_tpr(apic, val & 0xff);</yellow>
		break;

	case APIC_EOI:
<yellow>		apic_set_eoi(apic);</yellow>
		break;

	case APIC_LDR:
<yellow>		if (!apic_x2apic_mode(apic))</yellow>
<yellow>			kvm_apic_set_ldr(apic, val & APIC_LDR_MASK);</yellow>
		else
			ret = 1;
		break;

	case APIC_DFR:
<yellow>		if (!apic_x2apic_mode(apic))</yellow>
<yellow>			kvm_apic_set_dfr(apic, val | 0x0FFFFFFF);</yellow>
		else
			ret = 1;
		break;

	case APIC_SPIV: {
		u32 mask = 0x3ff;
<blue>		if (kvm_lapic_get_reg(apic, APIC_LVR) & APIC_LVR_DIRECTED_EOI)</blue>
<blue>			mask |= APIC_SPIV_DIRECTED_EOI;</blue>
<blue>		apic_set_spiv(apic, val & mask);</blue>
<blue>		if (!(val & APIC_SPIV_APIC_ENABLED)) {</blue>
			int i;

<yellow>			for (i = 0; i < apic->nr_lvt_entries; i++) {</yellow>
				kvm_lapic_set_reg(apic, APIC_LVTx(i),
<yellow>					kvm_lapic_get_reg(apic, APIC_LVTx(i)) | APIC_LVT_MASKED);</yellow>
			}
			apic_update_lvtt(apic);
<yellow>			atomic_set(&apic->lapic_timer.pending, 0);</yellow>

		}
		break;
	}
	case APIC_ICR:
<yellow>		WARN_ON_ONCE(apic_x2apic_mode(apic));</yellow>

		/* No delay here, so we always clear the pending bit */
		val &amp;= ~APIC_ICR_BUSY;
<yellow>		kvm_apic_send_ipi(apic, val, kvm_lapic_get_reg(apic, APIC_ICR2));</yellow>
		kvm_lapic_set_reg(apic, APIC_ICR, val);
		break;
	case APIC_ICR2:
<yellow>		if (apic_x2apic_mode(apic))</yellow>
			ret = 1;
		else
<yellow>			kvm_lapic_set_reg(apic, APIC_ICR2, val & 0xff000000);</yellow>
		break;

	case APIC_LVT0:
<blue>		apic_manage_nmi_watchdog(apic, val);</blue>
		fallthrough;
	case APIC_LVTTHMR:
	case APIC_LVTPC:
	case APIC_LVT1:
	case APIC_LVTERR:
	case APIC_LVTCMCI: {
<blue>		u32 index = get_lvt_index(reg);</blue>
<blue>		if (!kvm_lapic_lvt_supported(apic, index)) {</blue>
			ret = 1;
			break;
		}
<blue>		if (!kvm_apic_sw_enabled(apic))</blue>
<yellow>			val |= APIC_LVT_MASKED;</yellow>
<blue>		val &= apic_lvt_mask[index];</blue>
		kvm_lapic_set_reg(apic, reg, val);
		break;
	}

	case APIC_LVTT:
<yellow>		if (!kvm_apic_sw_enabled(apic))</yellow>
<yellow>			val |= APIC_LVT_MASKED;</yellow>
<yellow>		val &= (apic_lvt_mask[0] | apic->lapic_timer.timer_mode_mask);</yellow>
		kvm_lapic_set_reg(apic, APIC_LVTT, val);
		apic_update_lvtt(apic);
		break;

	case APIC_TMICT:
<yellow>		if (apic_lvtt_tscdeadline(apic))</yellow>
			break;

<yellow>		cancel_apic_timer(apic);</yellow>
		kvm_lapic_set_reg(apic, APIC_TMICT, val);
		start_apic_timer(apic);
		break;

	case APIC_TDCR: {
<yellow>		uint32_t old_divisor = apic->divide_count;</yellow>

		kvm_lapic_set_reg(apic, APIC_TDCR, val &amp; 0xb);
		update_divide_count(apic);
		if (apic-&gt;divide_count != old_divisor &amp;&amp;
<yellow>				apic->lapic_timer.period) {</yellow>
<yellow>			hrtimer_cancel(&apic->lapic_timer.timer);</yellow>
<yellow>			update_target_expiration(apic, old_divisor);</yellow>
			restart_apic_timer(apic);
		}
		break;
	}
	case APIC_ESR:
<yellow>		if (apic_x2apic_mode(apic) && val != 0)</yellow>
			ret = 1;
		break;

	case APIC_SELF_IPI:
<yellow>		if (apic_x2apic_mode(apic))</yellow>
<yellow>			kvm_apic_send_ipi(apic, APIC_DEST_SELF | (val & APIC_VECTOR_MASK), 0);</yellow>
		else
			ret = 1;
		break;
	default:
		ret = 1;
		break;
	}

	/*
	 * Recalculate APIC maps if necessary, e.g. if the software enable bit
	 * was toggled, the APIC ID changed, etc...   The maps are marked dirty
	 * on relevant changes, i.e. this is a nop for most writes.
	 */
<blue>	kvm_recalculate_apic_map(apic->vcpu->kvm);</blue>

	return ret;
}

static int apic_mmio_write(struct kvm_vcpu *vcpu, struct kvm_io_device *this,
			    gpa_t address, int len, const void *data)
{
	struct kvm_lapic *apic = to_lapic(this);
<blue>	unsigned int offset = address - apic->base_address;</blue>
	u32 val;

<blue>	if (!apic_mmio_in_range(apic, address))</blue>
		return -EOPNOTSUPP;

<yellow>	if (!kvm_apic_hw_enabled(apic) || apic_x2apic_mode(apic)) {</yellow>
<yellow>		if (!kvm_check_has_quirk(vcpu->kvm,</yellow>
					 KVM_X86_QUIRK_LAPIC_MMIO_HOLE))
			return -EOPNOTSUPP;

		return 0;
	}

	/*
	 * APIC register must be aligned on 128-bits boundary.
	 * 32/64/128 bits registers must be accessed thru 32 bits.
	 * Refer SDM 8.4.1
	 */
<yellow>	if (len != 4 || (offset & 0xf))</yellow>
		return 0;

<yellow>	val = *(u32*)data;</yellow>

	kvm_lapic_reg_write(apic, offset &amp; 0xff0, val);

	return 0;
<blue>}</blue>

void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu)
{
<yellow>	kvm_lapic_reg_write(vcpu->arch.apic, APIC_EOI, 0);</yellow>
}
EXPORT_SYMBOL_GPL(kvm_lapic_set_eoi);

/* emulate APIC access in a trap manner */
void kvm_apic_write_nodecode(struct kvm_vcpu *vcpu, u32 offset)
<blue>{</blue>
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	u64 val;

	if (apic_x2apic_mode(apic)) {
<yellow>		if (KVM_BUG_ON(kvm_lapic_msr_read(apic, offset, &val), vcpu->kvm))</yellow>
			return;
	} else {
<blue>		val = kvm_lapic_get_reg(apic, offset);</blue>
	}

	/*
	 * ICR is a single 64-bit register when x2APIC is enabled.  For legacy
	 * xAPIC, ICR writes need to go down the common (slightly slower) path
	 * to get the upper half from ICR2.
	 */
	if (apic_x2apic_mode(apic) &amp;&amp; offset == APIC_ICR) {
		kvm_apic_send_ipi(apic, (u32)val, (u32)(val &gt;&gt; 32));
<yellow>		trace_kvm_apic_write(APIC_ICR, val);</yellow>
	} else {
		/* TODO: optimize to just emulate side effect w/o one more write */
<blue>		kvm_lapic_reg_write(apic, offset, (u32)val);</blue>
	}
}
EXPORT_SYMBOL_GPL(kvm_apic_write_nodecode);

void kvm_free_lapic(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	if (!vcpu-&gt;arch.apic)
		return;

<yellow>	hrtimer_cancel(&apic->lapic_timer.timer);</yellow>

	if (!(vcpu-&gt;arch.apic_base &amp; MSR_IA32_APICBASE_ENABLE))
<yellow>		static_branch_slow_dec_deferred(&apic_hw_disabled);</yellow>

<yellow>	if (!apic->sw_enabled)</yellow>
<yellow>		static_branch_slow_dec_deferred(&apic_sw_disabled);</yellow>

<yellow>	if (apic->regs)</yellow>
<yellow>		free_page((unsigned long)apic->regs);</yellow>

<yellow>	kfree(apic);</yellow>
<yellow>}</yellow>

/*
 *----------------------------------------------------------------------
 * LAPIC interface
 *----------------------------------------------------------------------
 */
u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

<blue>	if (!kvm_apic_present(vcpu) || !apic_lvtt_tscdeadline(apic))</blue>
<blue>		return 0;</blue>

<yellow>	return apic->lapic_timer.tscdeadline;</yellow>
<yellow>}</yellow>

void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

<blue>	if (!kvm_apic_present(vcpu) || !apic_lvtt_tscdeadline(apic))</blue>
		return;

<yellow>	hrtimer_cancel(&apic->lapic_timer.timer);</yellow>
	apic-&gt;lapic_timer.tscdeadline = data;
	start_apic_timer(apic);
<blue>}</blue>

void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8)
{
<blue>	apic_set_tpr(vcpu->arch.apic, (cr8 & 0x0f) << 4);</blue>
}

u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu)
{
	u64 tpr;

<blue>	tpr = (u64) kvm_lapic_get_reg(vcpu->arch.apic, APIC_TASKPRI);</blue>

	return (tpr &amp; 0xf0) &gt;&gt; 4;
}

void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value)
{
<blue>	u64 old_value = vcpu->arch.apic_base;</blue>
	struct kvm_lapic *apic = vcpu-&gt;arch.apic;

	vcpu-&gt;arch.apic_base = value;

	if ((old_value ^ value) &amp; MSR_IA32_APICBASE_ENABLE)
<yellow>		kvm_update_cpuid_runtime(vcpu);</yellow>

<blue>	if (!apic)</blue>
		return;

	/* update jump label if enable bit changes */
	if ((old_value ^ value) &amp; MSR_IA32_APICBASE_ENABLE) {
<blue>		if (value & MSR_IA32_APICBASE_ENABLE) {</blue>
<yellow>			kvm_apic_set_xapic_id(apic, vcpu->vcpu_id);</yellow>
			static_branch_slow_dec_deferred(&amp;apic_hw_disabled);
			/* Check if there are APF page ready requests pending */
			kvm_make_request(KVM_REQ_APF_READY, vcpu);
		} else {
<yellow>			static_branch_inc(&apic_hw_disabled.key);</yellow>
			atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
		}
	}

<blue>	if (((old_value ^ value) & X2APIC_ENABLE) && (value & X2APIC_ENABLE))</blue>
<yellow>		kvm_apic_set_x2apic_id(apic, vcpu->vcpu_id);</yellow>

<blue>	if ((old_value ^ value) & (MSR_IA32_APICBASE_ENABLE | X2APIC_ENABLE)) {</blue>
<yellow>		kvm_vcpu_update_apicv(vcpu);</yellow>
		static_call_cond(kvm_x86_set_virtual_apic_mode)(vcpu);
	}

<blue>	apic->base_address = apic->vcpu->arch.apic_base &</blue>
			     MSR_IA32_APICBASE_BASE;

<blue>	if ((value & MSR_IA32_APICBASE_ENABLE) &&</blue>
	     apic-&gt;base_address != APIC_DEFAULT_PHYS_BASE) {
<yellow>		kvm_set_apicv_inhibit(apic->vcpu->kvm,</yellow>
				      APICV_INHIBIT_REASON_APIC_BASE_MODIFIED);
	}
<blue>}</blue>

void kvm_apic_update_apicv(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

<blue>	if (apic->apicv_active) {</blue>
		/* irr_pending is always true when apicv is activated. */
<blue>		apic->irr_pending = true;</blue>
<blue>		apic->isr_count = 1;</blue>
	} else {
		/*
		 * Don&#x27;t clear irr_pending, searching the IRR can race with
		 * updates from the CPU as APICv is still active from hardware&#x27;s
		 * perspective.  The flag will be cleared as appropriate when
		 * KVM injects the interrupt.
		 */
<yellow>		apic->isr_count = count_vectors(apic->regs + APIC_ISR);</yellow>
	}
}
EXPORT_SYMBOL_GPL(kvm_apic_update_apicv);

void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	u64 msr_val;
	int i;

	if (!init_event) {
		msr_val = APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE;
<blue>		if (kvm_vcpu_is_reset_bsp(vcpu))</blue>
			msr_val |= MSR_IA32_APICBASE_BSP;
<blue>		kvm_lapic_set_base(vcpu, msr_val);</blue>
	}

<yellow>	if (!apic)</yellow>
		return;

	/* Stop the timer in case it&#x27;s a reset to an active apic */
<blue>	hrtimer_cancel(&apic->lapic_timer.timer);</blue>

	/* The xAPIC ID is set at RESET even if the APIC was already enabled. */
	if (!init_event)
		kvm_apic_set_xapic_id(apic, vcpu-&gt;vcpu_id);
<blue>	kvm_apic_set_version(apic->vcpu);</blue>

	for (i = 0; i &lt; apic-&gt;nr_lvt_entries; i++)
<blue>		kvm_lapic_set_reg(apic, APIC_LVTx(i), APIC_LVT_MASKED);</blue>
<blue>	apic_update_lvtt(apic);</blue>
	if (kvm_vcpu_is_reset_bsp(vcpu) &amp;&amp;
<blue>	    kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_LINT0_REENABLED))</blue>
<blue>		kvm_lapic_set_reg(apic, APIC_LVT0,</blue>
			     SET_APIC_DELIVERY_MODE(0, APIC_MODE_EXTINT));
<blue>	apic_manage_nmi_watchdog(apic, kvm_lapic_get_reg(apic, APIC_LVT0));</blue>

	kvm_apic_set_dfr(apic, 0xffffffffU);
<blue>	apic_set_spiv(apic, 0xff);</blue>
<blue>	kvm_lapic_set_reg(apic, APIC_TASKPRI, 0);</blue>
	if (!apic_x2apic_mode(apic))
<blue>		kvm_apic_set_ldr(apic, 0);</blue>
<blue>	kvm_lapic_set_reg(apic, APIC_ESR, 0);</blue>
	if (!apic_x2apic_mode(apic)) {
<blue>		kvm_lapic_set_reg(apic, APIC_ICR, 0);</blue>
		kvm_lapic_set_reg(apic, APIC_ICR2, 0);
	} else {
<yellow>		kvm_lapic_set_reg64(apic, APIC_ICR, 0);</yellow>
	}
<blue>	kvm_lapic_set_reg(apic, APIC_TDCR, 0);</blue>
	kvm_lapic_set_reg(apic, APIC_TMICT, 0);
	for (i = 0; i &lt; 8; i++) {
<blue>		kvm_lapic_set_reg(apic, APIC_IRR + 0x10 * i, 0);</blue>
		kvm_lapic_set_reg(apic, APIC_ISR + 0x10 * i, 0);
		kvm_lapic_set_reg(apic, APIC_TMR + 0x10 * i, 0);
	}
<blue>	kvm_apic_update_apicv(vcpu);</blue>
	apic-&gt;highest_isr_cache = -1;
	update_divide_count(apic);
	atomic_set(&amp;apic-&gt;lapic_timer.pending, 0);

	vcpu-&gt;arch.pv_eoi.msr_val = 0;
	apic_update_ppr(apic);
<blue>	if (apic->apicv_active) {</blue>
<blue>		static_call_cond(kvm_x86_apicv_post_state_restore)(vcpu);</blue>
		static_call_cond(kvm_x86_hwapic_irr_update)(vcpu, -1);
		static_call_cond(kvm_x86_hwapic_isr_update)(-1);
	}

<blue>	vcpu->arch.apic_arb_prio = 0;</blue>
	vcpu-&gt;arch.apic_attention = 0;

	kvm_recalculate_apic_map(vcpu-&gt;kvm);
<blue>}</blue>

/*
 *----------------------------------------------------------------------
 * timer interface
 *----------------------------------------------------------------------
 */

static bool lapic_is_periodic(struct kvm_lapic *apic)
{
	return apic_lvtt_period(apic);
}

int apic_has_pending_timer(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

<blue>	if (apic_enabled(apic) && apic_lvt_enabled(apic, APIC_LVTT))</blue>
<yellow>		return atomic_read(&apic->lapic_timer.pending);</yellow>

<blue>	return 0;</blue>
<yellow>}</yellow>

int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type)
{
<yellow>	u32 reg = kvm_lapic_get_reg(apic, lvt_type);</yellow>
	int vector, mode, trig_mode;

<yellow>	if (kvm_apic_hw_enabled(apic) && !(reg & APIC_LVT_MASKED)) {</yellow>
		vector = reg &amp; APIC_VECTOR_MASK;
<yellow>		mode = reg & APIC_MODE_MASK;</yellow>
		trig_mode = reg &amp; APIC_LVT_LEVEL_TRIGGER;
		return __apic_accept_irq(apic, mode, vector, 1, trig_mode,
					NULL);
	}
<yellow>	return 0;</yellow>
<yellow>}</yellow>

void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	if (apic)
<yellow>		kvm_apic_local_deliver(apic, APIC_LVT0);</yellow>
<yellow>}</yellow>

static const struct kvm_io_device_ops apic_mmio_ops = {
	.read     = apic_mmio_read,
	.write    = apic_mmio_write,
};

static enum hrtimer_restart apic_timer_fn(struct hrtimer *data)
{
	struct kvm_timer *ktimer = container_of(data, struct kvm_timer, timer);
	struct kvm_lapic *apic = container_of(ktimer, struct kvm_lapic, lapic_timer);

<yellow>	apic_timer_expired(apic, true);</yellow>

	if (lapic_is_periodic(apic)) {
<yellow>		advance_periodic_target_expiration(apic);</yellow>
		hrtimer_add_expires_ns(&amp;ktimer-&gt;timer, ktimer-&gt;period);
		return HRTIMER_RESTART;
	} else
		return HRTIMER_NORESTART;
<yellow>}</yellow>

int kvm_create_lapic(struct kvm_vcpu *vcpu, int timer_advance_ns)
{
	struct kvm_lapic *apic;

	ASSERT(vcpu != NULL);

<blue>	apic = kzalloc(sizeof(*apic), GFP_KERNEL_ACCOUNT);</blue>
	if (!apic)
		goto nomem;

<blue>	vcpu->arch.apic = apic;</blue>

	apic-&gt;regs = (void *)get_zeroed_page(GFP_KERNEL_ACCOUNT);
	if (!apic-&gt;regs) {
		printk(KERN_ERR &quot;malloc apic regs error for vcpu %x\n&quot;,
		       vcpu-&gt;vcpu_id);
		goto nomem_free_apic;
	}
<blue>	apic->vcpu = vcpu;</blue>

<blue>	apic->nr_lvt_entries = kvm_apic_calc_nr_lvt_entries(vcpu);</blue>

	hrtimer_init(&amp;apic-&gt;lapic_timer.timer, CLOCK_MONOTONIC,
		     HRTIMER_MODE_ABS_HARD);
<blue>	apic->lapic_timer.timer.function = apic_timer_fn;</blue>
	if (timer_advance_ns == -1) {
		apic-&gt;lapic_timer.timer_advance_ns = LAPIC_TIMER_ADVANCE_NS_INIT;
		lapic_timer_advance_dynamic = true;
	} else {
<yellow>		apic->lapic_timer.timer_advance_ns = timer_advance_ns;</yellow>
		lapic_timer_advance_dynamic = false;
	}

	/*
	 * Stuff the APIC ENABLE bit in lieu of temporarily incrementing
	 * apic_hw_disabled; the full RESET value is set by kvm_lapic_reset().
	 */
	vcpu-&gt;arch.apic_base = MSR_IA32_APICBASE_ENABLE;
	static_branch_inc(&amp;apic_sw_disabled.key); /* sw disabled at reset */
	kvm_iodevice_init(&amp;apic-&gt;dev, &amp;apic_mmio_ops);

	return 0;
nomem_free_apic:
	kfree(apic);
	vcpu-&gt;arch.apic = NULL;
nomem:
	return -ENOMEM;
<blue>}</blue>

int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu)
<blue>{</blue>
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	u32 ppr;

<blue>	if (!kvm_apic_present(vcpu))</blue>
		return -1;

<blue>	__apic_update_ppr(apic, &ppr);</blue>
<blue>	return apic_has_interrupt_for_ppr(apic, ppr);</blue>
}
EXPORT_SYMBOL_GPL(kvm_apic_has_interrupt);

int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu)
{
<blue>	u32 lvt0 = kvm_lapic_get_reg(vcpu->arch.apic, APIC_LVT0);</blue>

<yellow>	if (!kvm_apic_hw_enabled(vcpu->arch.apic))</yellow>
<yellow>		return 1;</yellow>
	if ((lvt0 &amp; APIC_LVT_MASKED) == 0 &amp;&amp;
<blue>	    GET_APIC_DELIVERY_MODE(lvt0) == APIC_MODE_EXTINT)</blue>
		return 1;
<blue>	return 0;</blue>
<blue>}</blue>

void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>

	if (atomic_read(&amp;apic-&gt;lapic_timer.pending) &gt; 0) {
<yellow>		kvm_apic_inject_pending_timer_irqs(apic);</yellow>
<yellow>		atomic_set(&apic->lapic_timer.pending, 0);</yellow>
	}
<yellow>}</yellow>

int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu)
<yellow>{</yellow>
<yellow>	int vector = kvm_apic_has_interrupt(vcpu);</yellow>
	struct kvm_lapic *apic = vcpu-&gt;arch.apic;
	u32 ppr;

	if (vector == -1)
		return -1;

	/*
	 * We get here even with APIC virtualization enabled, if doing
	 * nested virtualization and L1 runs with the &quot;acknowledge interrupt
	 * on exit&quot; mode.  Then we cannot inject the interrupt via RVI,
	 * because the process would deliver it through the IDT.
	 */

<yellow>	apic_clear_irr(vector, apic);</yellow>
<yellow>	if (to_hv_vcpu(vcpu) && test_bit(vector, to_hv_synic(vcpu)->auto_eoi_bitmap)) {</yellow>
		/*
		 * For auto-EOI interrupts, there might be another pending
		 * interrupt above PPR, so check whether to raise another
		 * KVM_REQ_EVENT.
		 */
<yellow>		apic_update_ppr(apic);</yellow>
	} else {
		/*
		 * For normal interrupts, PPR has been raised and there cannot
		 * be a higher-priority pending interrupt---except if there was
		 * a concurrent interrupt injection, but that would have
		 * triggered KVM_REQ_EVENT already.
		 */
<yellow>		apic_set_isr(vector, apic);</yellow>
<yellow>		__apic_update_ppr(apic, &ppr);</yellow>
	}

	return vector;
}

<yellow>static int kvm_apic_state_fixup(struct kvm_vcpu *vcpu,</yellow>
		struct kvm_lapic_state *s, bool set)
{
<blue>	if (apic_x2apic_mode(vcpu->arch.apic)) {</blue>
		u32 *id = (u32 *)(s-&gt;regs + APIC_ID);
		u32 *ldr = (u32 *)(s-&gt;regs + APIC_LDR);
		u64 icr;

<yellow>		if (vcpu->kvm->arch.x2apic_format) {</yellow>
<blue>			if (*id != vcpu->vcpu_id)</blue>
				return -EINVAL;
		} else {
			if (set)
<yellow>				*id >>= 24;</yellow>
			else
<yellow>				*id <<= 24;</yellow>
		}

		/*
		 * In x2APIC mode, the LDR is fixed and based on the id.  And
		 * ICR is internally a single 64-bit register, but needs to be
		 * split to ICR+ICR2 in userspace for backwards compatibility.
		 */
		if (set) {
<yellow>			*ldr = kvm_apic_calc_x2apic_ldr(*id);</yellow>

			icr = __kvm_lapic_get_reg(s-&gt;regs, APIC_ICR) |
			      (u64)__kvm_lapic_get_reg(s-&gt;regs, APIC_ICR2) &lt;&lt; 32;
			__kvm_lapic_set_reg64(s-&gt;regs, APIC_ICR, icr);
		} else {
<yellow>			icr = __kvm_lapic_get_reg64(s->regs, APIC_ICR);</yellow>
			__kvm_lapic_set_reg(s-&gt;regs, APIC_ICR2, icr &gt;&gt; 32);
		}
	} else {
<blue>		kvm_lapic_xapic_id_updated(vcpu->arch.apic);</blue>
	}

	return 0;
}

int kvm_apic_get_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s)
{
<blue>	memcpy(s->regs, vcpu->arch.apic->regs, sizeof(*s));</blue>

	/*
	 * Get calculated timer current count for remaining timer period (if
	 * any) and store it in the returned register set.
	 */
<blue>	__kvm_lapic_set_reg(s->regs, APIC_TMCCT,</blue>
			    __apic_read(vcpu-&gt;arch.apic, APIC_TMCCT));

<blue>	return kvm_apic_state_fixup(vcpu, s, false);</blue>
<blue>}</blue>

int kvm_apic_set_state(struct kvm_vcpu *vcpu, struct kvm_lapic_state *s)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	int r;

	kvm_lapic_set_base(vcpu, vcpu-&gt;arch.apic_base);
	/* set SPIV separately to get count of SW disabled APICs right */
<blue>	apic_set_spiv(apic, *((u32 *)(s->regs + APIC_SPIV)));</blue>

<blue>	r = kvm_apic_state_fixup(vcpu, s, true);</blue>
<yellow>	if (r) {</yellow>
<yellow>		kvm_recalculate_apic_map(vcpu->kvm);</yellow>
		return r;
	}
<blue>	memcpy(vcpu->arch.apic->regs, s->regs, sizeof(*s));</blue>

	atomic_set_release(&amp;apic-&gt;vcpu-&gt;kvm-&gt;arch.apic_map_dirty, DIRTY);
	kvm_recalculate_apic_map(vcpu-&gt;kvm);
	kvm_apic_set_version(vcpu);

	apic_update_ppr(apic);
	cancel_apic_timer(apic);
	apic-&gt;lapic_timer.expired_tscdeadline = 0;
	apic_update_lvtt(apic);
	apic_manage_nmi_watchdog(apic, kvm_lapic_get_reg(apic, APIC_LVT0));
	update_divide_count(apic);
	__start_apic_timer(apic, APIC_TMCCT);
	kvm_lapic_set_reg(apic, APIC_TMCCT, 0);
	kvm_apic_update_apicv(vcpu);
	apic-&gt;highest_isr_cache = -1;
<blue>	if (apic->apicv_active) {</blue>
<blue>		static_call_cond(kvm_x86_apicv_post_state_restore)(vcpu);</blue>
<blue>		static_call_cond(kvm_x86_hwapic_irr_update)(vcpu, apic_find_highest_irr(apic));</blue>
<blue>		static_call_cond(kvm_x86_hwapic_isr_update)(apic_find_highest_isr(apic));</blue>
	}
<blue>	kvm_make_request(KVM_REQ_EVENT, vcpu);</blue>
	if (ioapic_in_kernel(vcpu-&gt;kvm))
<blue>		kvm_rtc_eoi_tracking_restore_one(vcpu);</blue>

<blue>	vcpu->arch.apic_arb_prio = 0;</blue>

	return 0;
<blue>}</blue>

void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu)
{
	struct hrtimer *timer;

<blue>	if (!lapic_in_kernel(vcpu) ||</blue>
<blue>		kvm_can_post_timer_interrupt(vcpu))</blue>
		return;

<blue>	timer = &vcpu->arch.apic->lapic_timer.timer;</blue>
	if (hrtimer_cancel(timer))
<yellow>		hrtimer_start_expires(timer, HRTIMER_MODE_ABS_HARD);</yellow>
<blue>}</blue>

/*
 * apic_sync_pv_eoi_from_guest - called on vmexit or cancel interrupt
 *
 * Detect whether guest triggered PV EOI since the
 * last entry. If yes, set EOI on guests&#x27;s behalf.
 * Clear PV EOI in guest memory in any case.
 */
static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu,
					struct kvm_lapic *apic)
{
	int vector;
	/*
	 * PV EOI state is derived from KVM_APIC_PV_EOI_PENDING in host
	 * and KVM_PV_EOI_ENABLED in guest memory as follows:
	 *
	 * KVM_APIC_PV_EOI_PENDING is unset:
	 * 	-&gt; host disabled PV EOI.
	 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is set:
	 * 	-&gt; host enabled PV EOI, guest did not execute EOI yet.
	 * KVM_APIC_PV_EOI_PENDING is set, KVM_PV_EOI_ENABLED is unset:
	 * 	-&gt; host enabled PV EOI, guest executed EOI.
	 */
<yellow>	BUG_ON(!pv_eoi_enabled(vcpu));</yellow>

<yellow>	if (pv_eoi_test_and_clr_pending(vcpu))</yellow>
		return;
<yellow>	vector = apic_set_eoi(apic);</yellow>
<yellow>	trace_kvm_pv_eoi(apic, vector);</yellow>
}

void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu)
<yellow>{</yellow>
	u32 data;

<yellow>	if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention))</yellow>
<yellow>		apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic);</yellow>

<yellow>	if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))</yellow>
		return;

<yellow>	if (kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,</yellow>
				  sizeof(u32)))
		return;

<yellow>	apic_set_tpr(vcpu->arch.apic, data & 0xff);</yellow>
}

/*
 * apic_sync_pv_eoi_to_guest - called before vmentry
 *
 * Detect whether it&#x27;s safe to enable PV EOI and
 * if yes do so.
 */
static void apic_sync_pv_eoi_to_guest(struct kvm_vcpu *vcpu,
					struct kvm_lapic *apic)
{
<yellow>	if (!pv_eoi_enabled(vcpu) ||</yellow>
	    /* IRR set or many bits in ISR: could be nested. */
<yellow>	    apic->irr_pending ||</yellow>
	    /* Cache not set: could be safe but we don&#x27;t bother. */
<yellow>	    apic->highest_isr_cache == -1 ||</yellow>
	    /* Need EOI to update ioapic. */
<yellow>	    kvm_ioapic_handles_vector(apic, apic->highest_isr_cache)) {</yellow>
		/*
		 * PV EOI was disabled by apic_sync_pv_eoi_from_guest
		 * so we need not do anything here.
		 */
		return;
	}

<yellow>	pv_eoi_set_pending(apic->vcpu);</yellow>
}

void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu)
<blue>{</blue>
	u32 data, tpr;
	int max_irr, max_isr;
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>

<yellow>	apic_sync_pv_eoi_to_guest(vcpu, apic);</yellow>

<blue>	if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))</blue>
		return;

<yellow>	tpr = kvm_lapic_get_reg(apic, APIC_TASKPRI) & 0xff;</yellow>
<yellow>	max_irr = apic_find_highest_irr(apic);</yellow>
	if (max_irr &lt; 0)
		max_irr = 0;
<yellow>	max_isr = apic_find_highest_isr(apic);</yellow>
	if (max_isr &lt; 0)
		max_isr = 0;
<yellow>	data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24);</yellow>

	kvm_write_guest_cached(vcpu-&gt;kvm, &amp;vcpu-&gt;arch.apic-&gt;vapic_cache, &amp;data,
				sizeof(u32));
}

int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr)
{
<blue>	if (vapic_addr) {</blue>
		if (kvm_gfn_to_hva_cache_init(vcpu-&gt;kvm,
<yellow>					&vcpu->arch.apic->vapic_cache,</yellow>
					vapic_addr, sizeof(u32)))
			return -EINVAL;
<yellow>		__set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);</yellow>
	} else {
<blue>		__clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);</blue>
	}

<blue>	vcpu->arch.apic->vapic_addr = vapic_addr;</blue>
	return 0;
<blue>}</blue>

int kvm_x2apic_icr_write(struct kvm_lapic *apic, u64 data)
{
<yellow>	data &= ~APIC_ICR_BUSY;</yellow>

<yellow>	kvm_apic_send_ipi(apic, (u32)data, (u32)(data >> 32));</yellow>
	kvm_lapic_set_reg64(apic, APIC_ICR, data);
<yellow>	trace_kvm_apic_write(APIC_ICR, data);</yellow>
	return 0;
<yellow>}</yellow>

<yellow>static int kvm_lapic_msr_read(struct kvm_lapic *apic, u32 reg, u64 *data)</yellow>
{
	u32 low;

<yellow>	if (reg == APIC_ICR) {</yellow>
<yellow>		*data = kvm_lapic_get_reg64(apic, APIC_ICR);</yellow>
		return 0;
	}

<yellow>	if (kvm_lapic_reg_read(apic, reg, 4, &low))</yellow>
		return 1;

<yellow>	*data = low;</yellow>

<yellow>	return 0;</yellow>
}

static int kvm_lapic_msr_write(struct kvm_lapic *apic, u32 reg, u64 data)
{
	/*
	 * ICR is a 64-bit register in x2APIC mode (and Hyper&#x27;v PV vAPIC) and
	 * can be written as such, all other registers remain accessible only
	 * through 32-bit reads/writes.
	 */
	if (reg == APIC_ICR)
<yellow>		return kvm_x2apic_icr_write(apic, data);</yellow>

<yellow>	return kvm_lapic_reg_write(apic, reg, (u32)data);</yellow>
}

int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data)
{
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>
<yellow>	u32 reg = (msr - APIC_BASE_MSR) << 4;</yellow>

<yellow>	if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic))</yellow>
		return 1;

<yellow>	return kvm_lapic_msr_write(apic, reg, data);</yellow>
<yellow>}</yellow>

int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data)
<yellow>{</yellow>
<yellow>	struct kvm_lapic *apic = vcpu->arch.apic;</yellow>
<yellow>	u32 reg = (msr - APIC_BASE_MSR) << 4;</yellow>

<yellow>	if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(apic))</yellow>
		return 1;

	if (reg == APIC_DFR)
		return 1;

<yellow>	return kvm_lapic_msr_read(apic, reg, data);</yellow>
}

int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 reg, u64 data)
{
<yellow>	if (!lapic_in_kernel(vcpu))</yellow>
		return 1;

<yellow>	return kvm_lapic_msr_write(vcpu->arch.apic, reg, data);</yellow>
<yellow>}</yellow>

int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 reg, u64 *data)
<yellow>{</yellow>
<yellow>	if (!lapic_in_kernel(vcpu))</yellow>
		return 1;

<yellow>	return kvm_lapic_msr_read(vcpu->arch.apic, reg, data);</yellow>
}

int kvm_lapic_set_pv_eoi(struct kvm_vcpu *vcpu, u64 data, unsigned long len)
{
	u64 addr = data &amp; ~KVM_MSR_ENABLED;
	struct gfn_to_hva_cache *ghc = &amp;vcpu-&gt;arch.pv_eoi.data;
	unsigned long new_len;
	int ret;

<blue>	if (!IS_ALIGNED(addr, 4))</blue>
		return 1;

<blue>	if (data & KVM_MSR_ENABLED) {</blue>
<yellow>		if (addr == ghc->gpa && len <= ghc->len)</yellow>
			new_len = ghc-&gt;len;
		else
			new_len = len;

<yellow>		ret = kvm_gfn_to_hva_cache_init(vcpu->kvm, ghc, addr, new_len);</yellow>
		if (ret)
			return ret;
	}

<blue>	vcpu->arch.pv_eoi.msr_val = data;</blue>

	return 0;
<blue>}</blue>

int kvm_apic_accept_events(struct kvm_vcpu *vcpu)
{
<blue>	struct kvm_lapic *apic = vcpu->arch.apic;</blue>
	u8 sipi_vector;
	int r;

<blue>	if (!kvm_apic_has_pending_init_or_sipi(vcpu))</blue>
		return 0;

<blue>	if (is_guest_mode(vcpu)) {</blue>
<yellow>		r = kvm_check_nested_events(vcpu);</yellow>
		if (r &lt; 0)
<yellow>			return r == -EBUSY ? 0 : r;</yellow>
		/*
		 * Continue processing INIT/SIPI even if a nested VM-Exit
		 * occurred, e.g. pending SIPIs should be dropped if INIT+SIPI
		 * are blocked as a result of transitioning to VMX root mode.
		 */
	}

	/*
	 * INITs are blocked while CPU is in specific states (SMM, VMX root
	 * mode, SVM with GIF=0), while SIPIs are dropped if the CPU isn&#x27;t in
	 * wait-for-SIPI (WFS).
	 */
<blue>	if (!kvm_apic_init_sipi_allowed(vcpu)) {</blue>
<blue>		WARN_ON_ONCE(vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED);</blue>
<blue>		clear_bit(KVM_APIC_SIPI, &apic->pending_events);</blue>
		return 0;
	}

<yellow>	if (test_and_clear_bit(KVM_APIC_INIT, &apic->pending_events)) {</yellow>
<yellow>		kvm_vcpu_reset(vcpu, true);</yellow>
		if (kvm_vcpu_is_bsp(apic-&gt;vcpu))
<yellow>			vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;</yellow>
		else
<yellow>			vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED;</yellow>
	}
<yellow>	if (test_and_clear_bit(KVM_APIC_SIPI, &apic->pending_events)) {</yellow>
<yellow>		if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) {</yellow>
			/* evaluate pending_events before reading the vector */
			smp_rmb();
<yellow>			sipi_vector = apic->sipi_vector;</yellow>
			static_call(kvm_x86_vcpu_deliver_sipi_vector)(vcpu, sipi_vector);
			vcpu-&gt;arch.mp_state = KVM_MP_STATE_RUNNABLE;
		}
	}
	return 0;
<blue>}</blue>

void kvm_lapic_exit(void)
{
<yellow>	static_key_deferred_flush(&apic_hw_disabled);</yellow>
<yellow>	WARN_ON(static_branch_unlikely(&apic_hw_disabled.key));</yellow>
<yellow>	static_key_deferred_flush(&apic_sw_disabled);</yellow>
<yellow>	WARN_ON(static_branch_unlikely(&apic_sw_disabled.key));</yellow>
<yellow>}</yellow>


</code></pre></td></tr></table>
</body>
</html>
