###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-06.ucsd.edu)
#  Generated on:      Sat Mar 15 15:08:16 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin Q_reg_60_/CP 
Endpoint:   Q_reg_60_/D (v) checked with  leading edge of 'clk'
Beginpoint: A[0]        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.068
- Setup                         0.147
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.921
- Arrival Time                  0.962
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |               |              |         |       |  Time   |   Time   | 
     |---------------+--------------+---------+-------+---------+----------| 
     |               | A[0] v       |         |       |   0.200 |    0.158 | 
     | U354          | I v -> ZN ^  | INVD1   | 0.023 |   0.223 |    0.181 | 
     | U449          | A3 ^ -> ZN v | NR3D0   | 0.031 |   0.254 |    0.212 | 
     | FE_OFC26_n523 | I v -> ZN ^  | CKND0   | 0.065 |   0.319 |    0.277 | 
     | FE_OFC27_n523 | I ^ -> ZN v  | INVD3   | 0.131 |   0.449 |    0.408 | 
     | U679          | A1 v -> ZN ^ | AOI22D0 | 0.149 |   0.599 |    0.557 | 
     | FE_RC_10_0    | A4 ^ -> ZN v | ND4D0   | 0.364 |   0.962 |    0.921 | 
     | Q_reg_60_     | D v          | EDFQD1  | 0.000 |   0.962 |    0.921 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory7_reg_44_/CP 
Endpoint:   memory7_reg_44_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.063
- Setup                         0.117
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  0.913
= Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.233 | 
     | U356            | A2 ^ -> ZN v | CKND2D0 | 0.054 |   0.254 |    0.287 | 
     | U443            | A2 v -> ZN ^ | NR2D1   | 0.115 |   0.369 |    0.402 | 
     | FE_OFC33_n510   | I ^ -> ZN v  | CKND1   | 0.071 |   0.440 |    0.473 | 
     | FE_OFC35_n510   | I v -> ZN ^  | CKND1   | 0.127 |   0.567 |    0.600 | 
     | U347            | A1 ^ -> ZN ^ | INR2D0  | 0.125 |   0.691 |    0.724 | 
     | FE_OFC18_N125   | I ^ -> Z ^   | CKBD6   | 0.193 |   0.884 |    0.917 | 
     | memory7_reg_44_ | E ^          | EDFQD1  | 0.029 |   0.913 |    0.946 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory7_reg_42_/CP 
Endpoint:   memory7_reg_42_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.068
- Setup                         0.117
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.913
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.238 | 
     | U356            | A2 ^ -> ZN v | CKND2D0 | 0.054 |   0.254 |    0.292 | 
     | U443            | A2 v -> ZN ^ | NR2D1   | 0.115 |   0.369 |    0.407 | 
     | FE_OFC33_n510   | I ^ -> ZN v  | CKND1   | 0.071 |   0.440 |    0.478 | 
     | FE_OFC35_n510   | I v -> ZN ^  | CKND1   | 0.127 |   0.567 |    0.604 | 
     | U347            | A1 ^ -> ZN ^ | INR2D0  | 0.125 |   0.691 |    0.729 | 
     | FE_OFC18_N125   | I ^ -> Z ^   | CKBD6   | 0.193 |   0.884 |    0.922 | 
     | memory7_reg_42_ | E ^          | EDFQD1  | 0.029 |   0.913 |    0.951 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory7_reg_26_/CP 
Endpoint:   memory7_reg_26_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.116
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.910
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.238 | 
     | U356            | A2 ^ -> ZN v | CKND2D0 | 0.054 |   0.254 |    0.292 | 
     | U443            | A2 v -> ZN ^ | NR2D1   | 0.115 |   0.369 |    0.407 | 
     | FE_OFC33_n510   | I ^ -> ZN v  | CKND1   | 0.071 |   0.440 |    0.478 | 
     | FE_OFC35_n510   | I v -> ZN ^  | CKND1   | 0.127 |   0.567 |    0.605 | 
     | U347            | A1 ^ -> ZN ^ | INR2D0  | 0.125 |   0.691 |    0.729 | 
     | FE_OFC18_N125   | I ^ -> Z ^   | CKBD6   | 0.193 |   0.884 |    0.922 | 
     | memory7_reg_26_ | E ^          | EDFQD1  | 0.026 |   0.910 |    0.948 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory7_reg_23_/CP 
Endpoint:   memory7_reg_23_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.064
- Setup                         0.116
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.910
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] ^       |         |       |   0.200 |    0.238 | 
     | U356            | A2 ^ -> ZN v | CKND2D0 | 0.054 |   0.254 |    0.292 | 
     | U443            | A2 v -> ZN ^ | NR2D1   | 0.115 |   0.369 |    0.407 | 
     | FE_OFC33_n510   | I ^ -> ZN v  | CKND1   | 0.071 |   0.440 |    0.478 | 
     | FE_OFC35_n510   | I v -> ZN ^  | CKND1   | 0.127 |   0.567 |    0.605 | 
     | U347            | A1 ^ -> ZN ^ | INR2D0  | 0.125 |   0.691 |    0.729 | 
     | FE_OFC18_N125   | I ^ -> Z ^   | CKBD6   | 0.193 |   0.884 |    0.922 | 
     | memory7_reg_23_ | E ^          | EDFQD1  | 0.026 |   0.910 |    0.948 | 
     +-----------------------------------------------------------------------+ 

