// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        data_out_din,
        data_out_full_n,
        data_out_write,
        num_samples,
        filteredLen
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] data_out_din;
input   data_out_full_n;
output   data_out_write;
input  [31:0] num_samples;
input  [31:0] filteredLen;

reg ap_idle;
reg data_in_read;
reg data_out_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln44_reg_4678;
reg    ap_block_state3_pp0_stage0_iter2_grp1;
reg   [0:0] icmp_ln73_reg_4682;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter25_reg;
reg    ap_block_state27_pp0_stage0_iter26_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln44_fu_1093_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_in_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    data_out_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln73_fu_1104_p2;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter2_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter3_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter4_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter5_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter6_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter7_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter8_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter9_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter10_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter11_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter12_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter13_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter14_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter15_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter16_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter17_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter18_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter19_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter20_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter21_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter22_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter23_reg;
reg   [0:0] icmp_ln73_reg_4682_pp0_iter24_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg;
reg  signed [15:0] p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg;
reg  signed [15:0] p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg;
wire   [15:0] sum_re_fu_1439_p2;
reg   [15:0] sum_re_reg_4696;
reg   [15:0] sum_re_reg_4696_pp0_iter3_reg;
wire   [15:0] sum_im_fu_1445_p2;
reg   [15:0] sum_im_reg_4702;
reg   [15:0] sum_im_reg_4702_pp0_iter3_reg;
wire   [15:0] sum_re_2_fu_1471_p2;
reg   [15:0] sum_re_2_reg_4718;
reg   [15:0] sum_re_2_reg_4718_pp0_iter3_reg;
reg   [15:0] sum_re_2_reg_4718_pp0_iter4_reg;
wire   [15:0] sum_im_2_fu_1477_p2;
reg   [15:0] sum_im_2_reg_4724;
reg   [15:0] sum_im_2_reg_4724_pp0_iter3_reg;
reg   [15:0] sum_im_2_reg_4724_pp0_iter4_reg;
wire  signed [15:0] sum_re_3_fu_1483_p2;
reg  signed [15:0] sum_re_3_reg_4730;
reg  signed [15:0] sum_re_3_reg_4730_pp0_iter3_reg;
reg  signed [15:0] sum_re_3_reg_4730_pp0_iter4_reg;
wire  signed [15:0] sum_im_3_fu_1489_p2;
reg  signed [15:0] sum_im_3_reg_4736;
reg  signed [15:0] sum_im_3_reg_4736_pp0_iter3_reg;
reg  signed [15:0] sum_im_3_reg_4736_pp0_iter4_reg;
wire   [15:0] sum_re_4_fu_1495_p2;
reg   [15:0] sum_re_4_reg_4742;
reg  signed [15:0] sum_re_4_reg_4742_pp0_iter3_reg;
wire   [15:0] sum_im_4_fu_1501_p2;
reg   [15:0] sum_im_4_reg_4747;
reg  signed [15:0] sum_im_4_reg_4747_pp0_iter3_reg;
wire   [15:0] sum_re_5_fu_1507_p2;
reg   [15:0] sum_re_5_reg_4752;
reg   [15:0] sum_re_5_reg_4752_pp0_iter3_reg;
reg   [15:0] sum_re_5_reg_4752_pp0_iter4_reg;
reg   [15:0] sum_re_5_reg_4752_pp0_iter5_reg;
reg   [15:0] sum_re_5_reg_4752_pp0_iter6_reg;
wire   [15:0] sum_im_5_fu_1513_p2;
reg   [15:0] sum_im_5_reg_4758;
reg   [15:0] sum_im_5_reg_4758_pp0_iter3_reg;
reg   [15:0] sum_im_5_reg_4758_pp0_iter4_reg;
reg   [15:0] sum_im_5_reg_4758_pp0_iter5_reg;
reg   [15:0] sum_im_5_reg_4758_pp0_iter6_reg;
wire   [15:0] sum_re_6_fu_1519_p2;
reg   [15:0] sum_re_6_reg_4764;
reg   [15:0] sum_re_6_reg_4764_pp0_iter3_reg;
reg  signed [15:0] sum_re_6_reg_4764_pp0_iter4_reg;
wire   [15:0] sum_im_6_fu_1525_p2;
reg   [15:0] sum_im_6_reg_4769;
reg   [15:0] sum_im_6_reg_4769_pp0_iter3_reg;
reg  signed [15:0] sum_im_6_reg_4769_pp0_iter4_reg;
wire   [15:0] sum_re_7_fu_1531_p2;
reg   [15:0] sum_re_7_reg_4774;
reg   [15:0] sum_re_7_reg_4774_pp0_iter3_reg;
reg   [15:0] sum_re_7_reg_4774_pp0_iter4_reg;
reg  signed [15:0] sum_re_7_reg_4774_pp0_iter5_reg;
wire   [15:0] sum_im_7_fu_1537_p2;
reg   [15:0] sum_im_7_reg_4779;
reg   [15:0] sum_im_7_reg_4779_pp0_iter3_reg;
reg   [15:0] sum_im_7_reg_4779_pp0_iter4_reg;
reg  signed [15:0] sum_im_7_reg_4779_pp0_iter5_reg;
wire   [15:0] sum_re_8_fu_1543_p2;
reg   [15:0] sum_re_8_reg_4784;
reg   [15:0] sum_re_8_reg_4784_pp0_iter3_reg;
reg   [15:0] sum_re_8_reg_4784_pp0_iter4_reg;
reg   [15:0] sum_re_8_reg_4784_pp0_iter5_reg;
reg   [15:0] sum_re_8_reg_4784_pp0_iter6_reg;
reg   [15:0] sum_re_8_reg_4784_pp0_iter7_reg;
reg   [15:0] sum_re_8_reg_4784_pp0_iter8_reg;
wire   [15:0] sum_im_8_fu_1549_p2;
reg   [15:0] sum_im_8_reg_4790;
reg   [15:0] sum_im_8_reg_4790_pp0_iter3_reg;
reg   [15:0] sum_im_8_reg_4790_pp0_iter4_reg;
reg   [15:0] sum_im_8_reg_4790_pp0_iter5_reg;
reg   [15:0] sum_im_8_reg_4790_pp0_iter6_reg;
reg   [15:0] sum_im_8_reg_4790_pp0_iter7_reg;
reg   [15:0] sum_im_8_reg_4790_pp0_iter8_reg;
wire   [15:0] sum_re_9_fu_1555_p2;
reg   [15:0] sum_re_9_reg_4796;
reg   [15:0] sum_re_9_reg_4796_pp0_iter3_reg;
reg   [15:0] sum_re_9_reg_4796_pp0_iter4_reg;
reg   [15:0] sum_re_9_reg_4796_pp0_iter5_reg;
reg  signed [15:0] sum_re_9_reg_4796_pp0_iter6_reg;
wire   [15:0] sum_im_9_fu_1561_p2;
reg   [15:0] sum_im_9_reg_4801;
reg   [15:0] sum_im_9_reg_4801_pp0_iter3_reg;
reg   [15:0] sum_im_9_reg_4801_pp0_iter4_reg;
reg   [15:0] sum_im_9_reg_4801_pp0_iter5_reg;
reg  signed [15:0] sum_im_9_reg_4801_pp0_iter6_reg;
wire   [15:0] sum_re_10_fu_1567_p2;
reg   [15:0] sum_re_10_reg_4806;
reg   [15:0] sum_re_10_reg_4806_pp0_iter3_reg;
reg   [15:0] sum_re_10_reg_4806_pp0_iter4_reg;
reg   [15:0] sum_re_10_reg_4806_pp0_iter5_reg;
reg   [15:0] sum_re_10_reg_4806_pp0_iter6_reg;
reg  signed [15:0] sum_re_10_reg_4806_pp0_iter7_reg;
wire   [15:0] sum_im_10_fu_1573_p2;
reg   [15:0] sum_im_10_reg_4811;
reg   [15:0] sum_im_10_reg_4811_pp0_iter3_reg;
reg   [15:0] sum_im_10_reg_4811_pp0_iter4_reg;
reg   [15:0] sum_im_10_reg_4811_pp0_iter5_reg;
reg   [15:0] sum_im_10_reg_4811_pp0_iter6_reg;
reg  signed [15:0] sum_im_10_reg_4811_pp0_iter7_reg;
wire   [15:0] sum_re_11_fu_1579_p2;
reg   [15:0] sum_re_11_reg_4816;
reg   [15:0] sum_re_11_reg_4816_pp0_iter3_reg;
reg   [15:0] sum_re_11_reg_4816_pp0_iter4_reg;
reg   [15:0] sum_re_11_reg_4816_pp0_iter5_reg;
reg   [15:0] sum_re_11_reg_4816_pp0_iter6_reg;
reg   [15:0] sum_re_11_reg_4816_pp0_iter7_reg;
reg  signed [15:0] sum_re_11_reg_4816_pp0_iter8_reg;
wire   [15:0] sum_im_11_fu_1585_p2;
reg   [15:0] sum_im_11_reg_4821;
reg   [15:0] sum_im_11_reg_4821_pp0_iter3_reg;
reg   [15:0] sum_im_11_reg_4821_pp0_iter4_reg;
reg   [15:0] sum_im_11_reg_4821_pp0_iter5_reg;
reg   [15:0] sum_im_11_reg_4821_pp0_iter6_reg;
reg   [15:0] sum_im_11_reg_4821_pp0_iter7_reg;
reg  signed [15:0] sum_im_11_reg_4821_pp0_iter8_reg;
wire   [15:0] sum_re_12_fu_1591_p2;
reg   [15:0] sum_re_12_reg_4826;
reg   [15:0] sum_re_12_reg_4826_pp0_iter3_reg;
reg   [15:0] sum_re_12_reg_4826_pp0_iter4_reg;
reg   [15:0] sum_re_12_reg_4826_pp0_iter5_reg;
reg   [15:0] sum_re_12_reg_4826_pp0_iter6_reg;
reg   [15:0] sum_re_12_reg_4826_pp0_iter7_reg;
reg   [15:0] sum_re_12_reg_4826_pp0_iter8_reg;
reg  signed [15:0] sum_re_12_reg_4826_pp0_iter9_reg;
wire   [15:0] sum_im_12_fu_1597_p2;
reg   [15:0] sum_im_12_reg_4831;
reg   [15:0] sum_im_12_reg_4831_pp0_iter3_reg;
reg   [15:0] sum_im_12_reg_4831_pp0_iter4_reg;
reg   [15:0] sum_im_12_reg_4831_pp0_iter5_reg;
reg   [15:0] sum_im_12_reg_4831_pp0_iter6_reg;
reg   [15:0] sum_im_12_reg_4831_pp0_iter7_reg;
reg   [15:0] sum_im_12_reg_4831_pp0_iter8_reg;
reg  signed [15:0] sum_im_12_reg_4831_pp0_iter9_reg;
wire   [15:0] sum_re_13_fu_1603_p2;
reg   [15:0] sum_re_13_reg_4836;
reg   [15:0] sum_re_13_reg_4836_pp0_iter3_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter4_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter5_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter6_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter7_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter8_reg;
reg   [15:0] sum_re_13_reg_4836_pp0_iter9_reg;
reg  signed [15:0] sum_re_13_reg_4836_pp0_iter10_reg;
wire   [15:0] sum_im_13_fu_1609_p2;
reg   [15:0] sum_im_13_reg_4841;
reg   [15:0] sum_im_13_reg_4841_pp0_iter3_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter4_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter5_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter6_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter7_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter8_reg;
reg   [15:0] sum_im_13_reg_4841_pp0_iter9_reg;
reg  signed [15:0] sum_im_13_reg_4841_pp0_iter10_reg;
wire   [15:0] sum_re_14_fu_1615_p2;
reg   [15:0] sum_re_14_reg_4846;
reg   [15:0] sum_re_14_reg_4846_pp0_iter3_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter4_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter5_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter6_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter7_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter8_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter9_reg;
reg   [15:0] sum_re_14_reg_4846_pp0_iter10_reg;
reg  signed [15:0] sum_re_14_reg_4846_pp0_iter11_reg;
wire   [15:0] sum_im_14_fu_1621_p2;
reg   [15:0] sum_im_14_reg_4851;
reg   [15:0] sum_im_14_reg_4851_pp0_iter3_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter4_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter5_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter6_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter7_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter8_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter9_reg;
reg   [15:0] sum_im_14_reg_4851_pp0_iter10_reg;
reg  signed [15:0] sum_im_14_reg_4851_pp0_iter11_reg;
wire   [15:0] sum_re_15_fu_1627_p2;
reg   [15:0] sum_re_15_reg_4856;
reg   [15:0] sum_re_15_reg_4856_pp0_iter3_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter4_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter5_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter6_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter7_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter8_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter9_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter10_reg;
reg   [15:0] sum_re_15_reg_4856_pp0_iter11_reg;
reg  signed [15:0] sum_re_15_reg_4856_pp0_iter12_reg;
wire   [15:0] sum_im_15_fu_1633_p2;
reg   [15:0] sum_im_15_reg_4861;
reg   [15:0] sum_im_15_reg_4861_pp0_iter3_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter4_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter5_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter6_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter7_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter8_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter9_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter10_reg;
reg   [15:0] sum_im_15_reg_4861_pp0_iter11_reg;
reg  signed [15:0] sum_im_15_reg_4861_pp0_iter12_reg;
wire   [15:0] sum_re_16_fu_1639_p2;
reg   [15:0] sum_re_16_reg_4866;
reg   [15:0] sum_re_16_reg_4866_pp0_iter3_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter4_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter5_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter6_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter7_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter8_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter9_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter10_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter11_reg;
reg   [15:0] sum_re_16_reg_4866_pp0_iter12_reg;
reg  signed [15:0] sum_re_16_reg_4866_pp0_iter13_reg;
wire   [15:0] sum_im_16_fu_1645_p2;
reg   [15:0] sum_im_16_reg_4871;
reg   [15:0] sum_im_16_reg_4871_pp0_iter3_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter4_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter5_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter6_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter7_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter8_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter9_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter10_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter11_reg;
reg   [15:0] sum_im_16_reg_4871_pp0_iter12_reg;
reg  signed [15:0] sum_im_16_reg_4871_pp0_iter13_reg;
wire   [15:0] sum_re_17_fu_1651_p2;
reg   [15:0] sum_re_17_reg_4876;
reg   [15:0] sum_re_17_reg_4876_pp0_iter3_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter4_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter5_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter6_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter7_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter8_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter9_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter10_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter11_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter12_reg;
reg   [15:0] sum_re_17_reg_4876_pp0_iter13_reg;
reg  signed [15:0] sum_re_17_reg_4876_pp0_iter14_reg;
wire   [15:0] sum_im_17_fu_1657_p2;
reg   [15:0] sum_im_17_reg_4881;
reg   [15:0] sum_im_17_reg_4881_pp0_iter3_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter4_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter5_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter6_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter7_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter8_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter9_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter10_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter11_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter12_reg;
reg   [15:0] sum_im_17_reg_4881_pp0_iter13_reg;
reg  signed [15:0] sum_im_17_reg_4881_pp0_iter14_reg;
wire   [15:0] sum_re_18_fu_1663_p2;
reg   [15:0] sum_re_18_reg_4886;
reg   [15:0] sum_re_18_reg_4886_pp0_iter3_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter4_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter5_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter6_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter7_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter8_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter9_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter10_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter11_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter12_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter13_reg;
reg   [15:0] sum_re_18_reg_4886_pp0_iter14_reg;
reg  signed [15:0] sum_re_18_reg_4886_pp0_iter15_reg;
wire   [15:0] sum_im_18_fu_1669_p2;
reg   [15:0] sum_im_18_reg_4891;
reg   [15:0] sum_im_18_reg_4891_pp0_iter3_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter4_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter5_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter6_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter7_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter8_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter9_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter10_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter11_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter12_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter13_reg;
reg   [15:0] sum_im_18_reg_4891_pp0_iter14_reg;
reg  signed [15:0] sum_im_18_reg_4891_pp0_iter15_reg;
wire   [15:0] sum_re_19_fu_1675_p2;
reg   [15:0] sum_re_19_reg_4896;
reg   [15:0] sum_re_19_reg_4896_pp0_iter3_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter4_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter5_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter6_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter7_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter8_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter9_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter10_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter11_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter12_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter13_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter14_reg;
reg   [15:0] sum_re_19_reg_4896_pp0_iter15_reg;
reg  signed [15:0] sum_re_19_reg_4896_pp0_iter16_reg;
wire   [15:0] sum_im_19_fu_1681_p2;
reg   [15:0] sum_im_19_reg_4901;
reg   [15:0] sum_im_19_reg_4901_pp0_iter3_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter4_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter5_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter6_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter7_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter8_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter9_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter10_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter11_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter12_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter13_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter14_reg;
reg   [15:0] sum_im_19_reg_4901_pp0_iter15_reg;
reg  signed [15:0] sum_im_19_reg_4901_pp0_iter16_reg;
wire   [15:0] sum_re_20_fu_1687_p2;
reg   [15:0] sum_re_20_reg_4906;
reg   [15:0] sum_re_20_reg_4906_pp0_iter3_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter4_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter5_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter6_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter7_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter8_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter9_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter10_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter11_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter12_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter13_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter14_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter15_reg;
reg   [15:0] sum_re_20_reg_4906_pp0_iter16_reg;
reg  signed [15:0] sum_re_20_reg_4906_pp0_iter17_reg;
wire   [15:0] sum_im_20_fu_1693_p2;
reg   [15:0] sum_im_20_reg_4911;
reg   [15:0] sum_im_20_reg_4911_pp0_iter3_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter4_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter5_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter6_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter7_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter8_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter9_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter10_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter11_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter12_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter13_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter14_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter15_reg;
reg   [15:0] sum_im_20_reg_4911_pp0_iter16_reg;
reg  signed [15:0] sum_im_20_reg_4911_pp0_iter17_reg;
wire   [15:0] sum_re_21_fu_1699_p2;
reg   [15:0] sum_re_21_reg_4916;
reg   [15:0] sum_re_21_reg_4916_pp0_iter3_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter4_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter5_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter6_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter7_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter8_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter9_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter10_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter11_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter12_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter13_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter14_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter15_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter16_reg;
reg   [15:0] sum_re_21_reg_4916_pp0_iter17_reg;
reg  signed [15:0] sum_re_21_reg_4916_pp0_iter18_reg;
wire   [15:0] sum_im_21_fu_1705_p2;
reg   [15:0] sum_im_21_reg_4921;
reg   [15:0] sum_im_21_reg_4921_pp0_iter3_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter4_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter5_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter6_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter7_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter8_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter9_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter10_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter11_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter12_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter13_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter14_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter15_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter16_reg;
reg   [15:0] sum_im_21_reg_4921_pp0_iter17_reg;
reg  signed [15:0] sum_im_21_reg_4921_pp0_iter18_reg;
wire   [15:0] sum_re_22_fu_1711_p2;
reg   [15:0] sum_re_22_reg_4926;
reg   [15:0] sum_re_22_reg_4926_pp0_iter3_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter4_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter5_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter6_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter7_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter8_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter9_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter10_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter11_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter12_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter13_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter14_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter15_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter16_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter17_reg;
reg   [15:0] sum_re_22_reg_4926_pp0_iter18_reg;
reg  signed [15:0] sum_re_22_reg_4926_pp0_iter19_reg;
wire   [15:0] sum_im_22_fu_1717_p2;
reg   [15:0] sum_im_22_reg_4931;
reg   [15:0] sum_im_22_reg_4931_pp0_iter3_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter4_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter5_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter6_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter7_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter8_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter9_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter10_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter11_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter12_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter13_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter14_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter15_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter16_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter17_reg;
reg   [15:0] sum_im_22_reg_4931_pp0_iter18_reg;
reg  signed [15:0] sum_im_22_reg_4931_pp0_iter19_reg;
wire   [15:0] sum_re_23_fu_1723_p2;
reg   [15:0] sum_re_23_reg_4936;
reg   [15:0] sum_re_23_reg_4936_pp0_iter3_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter4_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter5_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter6_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter7_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter8_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter9_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter10_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter11_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter12_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter13_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter14_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter15_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter16_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter17_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter18_reg;
reg   [15:0] sum_re_23_reg_4936_pp0_iter19_reg;
reg  signed [15:0] sum_re_23_reg_4936_pp0_iter20_reg;
wire   [15:0] sum_im_23_fu_1729_p2;
reg   [15:0] sum_im_23_reg_4941;
reg   [15:0] sum_im_23_reg_4941_pp0_iter3_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter4_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter5_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter6_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter7_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter8_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter9_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter10_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter11_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter12_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter13_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter14_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter15_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter16_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter17_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter18_reg;
reg   [15:0] sum_im_23_reg_4941_pp0_iter19_reg;
reg  signed [15:0] sum_im_23_reg_4941_pp0_iter20_reg;
wire   [15:0] sum_re_24_fu_1735_p2;
reg   [15:0] sum_re_24_reg_4946;
reg   [15:0] sum_re_24_reg_4946_pp0_iter3_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter4_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter5_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter6_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter7_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter8_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter9_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter10_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter11_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter12_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter13_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter14_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter15_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter16_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter17_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter18_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter19_reg;
reg   [15:0] sum_re_24_reg_4946_pp0_iter20_reg;
reg  signed [15:0] sum_re_24_reg_4946_pp0_iter21_reg;
wire   [15:0] sum_im_24_fu_1741_p2;
reg   [15:0] sum_im_24_reg_4951;
reg   [15:0] sum_im_24_reg_4951_pp0_iter3_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter4_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter5_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter6_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter7_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter8_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter9_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter10_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter11_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter12_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter13_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter14_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter15_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter16_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter17_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter18_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter19_reg;
reg   [15:0] sum_im_24_reg_4951_pp0_iter20_reg;
reg  signed [15:0] sum_im_24_reg_4951_pp0_iter21_reg;
reg   [25:0] tmp_9_reg_4976;
reg   [25:0] tmp_s_reg_4981;
wire  signed [29:0] grp_fu_3902_p3;
wire  signed [29:0] grp_fu_3910_p3;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [30:0] n_fu_140;
wire   [30:0] add_ln44_fu_1098_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [15:0] p_0_0_0600_110_fu_144;
reg   [15:0] p_0_0_0599_111_fu_148;
reg   [31:0] out_count_fu_152;
wire   [31:0] out_count_2_fu_1109_p2;
reg   [15:0] p_0_0_0600_212_fu_156;
reg   [15:0] p_0_0_0599_213_fu_160;
reg   [15:0] p_0_0_0600_314_fu_164;
reg   [15:0] p_0_0_0599_315_fu_168;
reg   [15:0] p_0_0_0600_416_fu_172;
reg   [15:0] p_0_0_0599_417_fu_176;
reg   [15:0] p_0_0_0600_518_fu_180;
reg   [15:0] p_0_0_0599_519_fu_184;
reg   [15:0] p_0_0_0600_620_fu_188;
reg   [15:0] p_0_0_0599_621_fu_192;
reg   [15:0] p_0_0_0600_722_fu_196;
reg   [15:0] p_0_0_0599_723_fu_200;
reg   [15:0] p_0_0_0600_824_fu_204;
reg   [15:0] p_0_0_0599_825_fu_208;
reg   [15:0] p_0_0_0600_926_fu_212;
reg   [15:0] p_0_0_0599_927_fu_216;
reg   [15:0] p_0_0_0600_1028_fu_220;
reg   [15:0] p_0_0_0599_1029_fu_224;
reg   [15:0] p_0_0_0600_1130_fu_228;
reg   [15:0] p_0_0_0599_1131_fu_232;
reg   [15:0] p_0_0_0600_1232_fu_236;
reg   [15:0] p_0_0_0599_1233_fu_240;
reg   [15:0] p_0_0_0600_1334_fu_244;
reg   [15:0] p_0_0_0599_1335_fu_248;
reg   [15:0] p_0_0_0600_1436_fu_252;
reg   [15:0] p_0_0_0599_1437_fu_256;
reg   [15:0] p_0_0_0600_1538_fu_260;
reg   [15:0] p_0_0_0599_1539_fu_264;
reg   [15:0] p_0_0_0600_1640_fu_268;
reg   [15:0] p_0_0_0599_1641_fu_272;
reg   [15:0] p_0_0_0600_1742_fu_276;
reg   [15:0] p_0_0_0599_1743_fu_280;
reg   [15:0] p_0_0_0600_1844_fu_284;
reg   [15:0] p_0_0_0599_1845_fu_288;
reg   [15:0] p_0_0_0600_1946_fu_292;
reg   [15:0] p_0_0_0599_1947_fu_296;
reg   [15:0] p_0_0_0600_2048_fu_300;
reg   [15:0] p_0_0_0599_2049_fu_304;
reg   [15:0] p_0_0_0600_2150_fu_308;
reg   [15:0] p_0_0_0599_2151_fu_312;
reg   [15:0] p_0_0_0600_2252_fu_316;
reg   [15:0] p_0_0_0599_2253_fu_320;
reg   [15:0] p_0_0_0600_2354_fu_324;
reg   [15:0] p_0_0_0599_2355_fu_328;
reg   [15:0] p_0_0_0600_2456_fu_332;
reg   [15:0] p_0_0_0599_2457_fu_336;
reg   [15:0] p_0_0_0600_2558_fu_340;
reg   [15:0] p_0_0_0599_2559_fu_344;
reg   [15:0] p_0_0_0600_2660_fu_348;
reg   [15:0] p_0_0_0599_2661_fu_352;
reg   [15:0] p_0_0_0600_2762_fu_356;
reg   [15:0] p_0_0_0599_2763_fu_360;
reg   [15:0] p_0_0_0600_2864_fu_364;
reg   [15:0] p_0_0_0599_2865_fu_368;
reg   [15:0] p_0_0_0600_2966_fu_372;
reg   [15:0] p_0_0_0599_2967_fu_376;
reg   [15:0] p_0_0_0600_3068_fu_380;
reg   [15:0] p_0_0_0599_3069_fu_384;
reg   [15:0] p_0_0_0600_3170_fu_388;
reg   [15:0] p_0_0_0599_3171_fu_392;
reg   [15:0] p_0_0_0600_3272_fu_396;
reg   [15:0] p_0_0_0599_3273_fu_400;
reg   [15:0] p_0_0_0600_3374_fu_404;
reg   [15:0] p_0_0_0599_3375_fu_408;
reg   [15:0] p_0_0_0600_3476_fu_412;
reg   [15:0] p_0_0_0599_3477_fu_416;
reg   [15:0] p_0_0_0600_3578_fu_420;
reg   [15:0] p_0_0_0599_3579_fu_424;
reg   [15:0] p_0_0_0600_3680_fu_428;
reg   [15:0] p_0_0_0599_3681_fu_432;
reg   [15:0] p_0_0_0600_3782_fu_436;
reg   [15:0] p_0_0_0599_3783_fu_440;
reg   [15:0] p_0_0_0600_3884_fu_444;
reg   [15:0] p_0_0_0599_3885_fu_448;
reg   [15:0] p_0_0_0600_3986_fu_452;
reg   [15:0] p_0_0_0599_3987_fu_456;
reg   [15:0] p_0_0_0600_4088_fu_460;
reg   [15:0] p_0_0_0599_4089_fu_464;
reg   [15:0] p_0_0_0600_4190_fu_468;
reg   [15:0] p_0_0_0599_4191_fu_472;
reg   [15:0] p_0_0_0600_4292_fu_476;
reg   [15:0] p_0_0_0599_4293_fu_480;
reg   [15:0] p_0_0_0600_4394_fu_484;
reg   [15:0] p_0_0_0599_4395_fu_488;
reg   [15:0] p_0_0_0600_4496_fu_492;
reg   [15:0] p_0_0_0599_4497_fu_496;
reg   [15:0] p_0_0_0600_4598_fu_500;
reg   [15:0] p_0_0_0599_4599_fu_504;
reg   [15:0] p_0_0_0600_46100_fu_508;
reg   [15:0] p_0_0_0599_46101_fu_512;
reg   [15:0] p_0_0_0600_47102_fu_516;
reg   [15:0] p_0_0_0599_47103_fu_520;
reg   [15:0] p_0_0_0600_48104_fu_524;
reg   [15:0] p_0_0_0599_48105_fu_528;
reg   [15:0] p_0_0_0600_49106_fu_532;
reg   [15:0] p_0_0_0599_49107_fu_536;
reg   [15:0] p_0_0_0600_49108_fu_540;
wire   [15:0] sample_re_fu_1425_p1;
reg   [15:0] p_0_0_0599_49109_fu_544;
wire   [15:0] sample_im_fu_1429_p4;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [31:0] n_cast_fu_1089_p1;
wire  signed [15:0] sum_re_1_fu_1451_p2;
wire  signed [15:0] sum_im_1_fu_1457_p2;
wire   [18:0] tmp_5_fu_2247_p3;
wire   [16:0] tmp_6_fu_2258_p3;
wire  signed [20:0] sext_ln66_fu_2254_p1;
wire  signed [20:0] sext_ln66_1_fu_2265_p1;
wire   [20:0] add_ln66_24_fu_2269_p2;
wire   [16:0] tmp_fu_2275_p4;
wire  signed [20:0] tmp_1_fu_2285_p3;
wire   [18:0] tmp_51_fu_2297_p3;
wire   [16:0] tmp_52_fu_2308_p3;
wire  signed [20:0] sext_ln67_1_fu_2304_p1;
wire  signed [20:0] sext_ln67_3_fu_2315_p1;
wire   [20:0] add_ln67_24_fu_2319_p2;
wire   [16:0] tmp_2_fu_2325_p4;
wire  signed [20:0] tmp_3_fu_2335_p3;
wire  signed [21:0] grp_fu_3578_p3;
wire   [17:0] tmp_53_fu_2353_p4;
wire   [21:0] tmp_54_fu_2362_p3;
wire  signed [21:0] grp_fu_3587_p3;
wire   [17:0] tmp_55_fu_2374_p4;
wire   [21:0] tmp_56_fu_2383_p3;
wire   [19:0] tmp_57_fu_2395_p3;
wire   [17:0] tmp_58_fu_2406_p3;
wire  signed [21:0] sext_ln66_10_fu_2402_p1;
wire  signed [21:0] sext_ln66_16_fu_2413_p1;
wire   [21:0] add_ln66_25_fu_2417_p2;
wire  signed [29:0] sext_ln66_4_fu_2370_p1;
wire  signed [29:0] sext_ln66_5_fu_2423_p1;
wire   [29:0] add_ln66_1_fu_2427_p2;
wire   [25:0] tmp_7_fu_2433_p4;
wire   [19:0] tmp_59_fu_2451_p3;
wire   [17:0] tmp_60_fu_2462_p3;
wire  signed [21:0] sext_ln67_16_fu_2458_p1;
wire  signed [21:0] sext_ln67_50_fu_2469_p1;
wire   [21:0] add_ln67_25_fu_2473_p2;
wire  signed [29:0] sext_ln67_10_fu_2391_p1;
wire  signed [29:0] sext_ln67_5_fu_2479_p1;
wire   [29:0] add_ln67_1_fu_2483_p2;
wire   [25:0] tmp_8_fu_2489_p4;
wire   [20:0] tmp_61_fu_2510_p3;
wire  signed [21:0] sext_ln66_6_fu_2507_p1;
wire  signed [21:0] sext_ln66_50_fu_2517_p1;
wire   [21:0] sub_ln66_fu_2521_p2;
wire   [29:0] and_ln66_2_fu_2443_p3;
wire  signed [29:0] sext_ln66_7_fu_2527_p1;
wire   [29:0] add_ln66_2_fu_2531_p2;
wire   [20:0] tmp_62_fu_2550_p3;
wire  signed [21:0] sext_ln67_6_fu_2547_p1;
wire  signed [21:0] sext_ln67_51_fu_2557_p1;
wire   [21:0] sub_ln67_fu_2561_p2;
wire   [29:0] and_ln67_2_fu_2499_p3;
wire  signed [29:0] sext_ln67_7_fu_2567_p1;
wire   [29:0] add_ln67_2_fu_2571_p2;
wire  signed [29:0] grp_fu_3596_p3;
wire   [25:0] tmp_10_fu_2613_p4;
wire  signed [29:0] grp_fu_3605_p3;
wire   [25:0] tmp_11_fu_2630_p4;
wire   [21:0] tmp_63_fu_2647_p3;
wire   [17:0] tmp_64_fu_2658_p3;
wire  signed [22:0] sext_ln66_52_fu_2665_p1;
wire  signed [22:0] sext_ln66_51_fu_2654_p1;
wire   [22:0] sub_ln66_1_fu_2669_p2;
wire   [29:0] and_ln66_4_fu_2622_p3;
wire  signed [29:0] sext_ln66_11_fu_2675_p1;
wire   [29:0] add_ln66_4_fu_2679_p2;
wire   [25:0] tmp_12_fu_2685_p4;
wire   [21:0] tmp_65_fu_2703_p3;
wire   [17:0] tmp_66_fu_2714_p3;
wire  signed [22:0] sext_ln67_53_fu_2721_p1;
wire  signed [22:0] sext_ln67_52_fu_2710_p1;
wire   [22:0] sub_ln67_1_fu_2725_p2;
wire   [29:0] and_ln67_4_fu_2639_p3;
wire  signed [29:0] sext_ln67_11_fu_2731_p1;
wire   [29:0] add_ln67_4_fu_2735_p2;
wire   [25:0] tmp_13_fu_2741_p4;
wire  signed [29:0] grp_fu_3614_p3;
wire   [25:0] tmp_14_fu_2765_p4;
wire  signed [29:0] grp_fu_3623_p3;
wire   [25:0] tmp_15_fu_2782_p4;
wire  signed [29:0] grp_fu_3632_p3;
wire   [25:0] tmp_16_fu_2805_p4;
wire  signed [29:0] grp_fu_3641_p3;
wire   [25:0] tmp_17_fu_2822_p4;
wire   [22:0] tmp_67_fu_2839_p3;
wire   [16:0] tmp_68_fu_2850_p3;
wire  signed [24:0] sext_ln66_53_fu_2846_p1;
wire  signed [24:0] sext_ln66_54_fu_2857_p1;
wire   [24:0] add_ln66_26_fu_2861_p2;
wire   [29:0] and_ln66_7_fu_2814_p3;
wire  signed [29:0] sext_ln66_17_fu_2867_p1;
wire   [29:0] add_ln66_7_fu_2871_p2;
wire   [25:0] tmp_18_fu_2877_p4;
wire   [22:0] tmp_69_fu_2895_p3;
wire   [16:0] tmp_70_fu_2906_p3;
wire  signed [24:0] sext_ln67_54_fu_2902_p1;
wire  signed [24:0] sext_ln67_55_fu_2913_p1;
wire   [24:0] add_ln67_26_fu_2917_p2;
wire   [29:0] and_ln67_7_fu_2831_p3;
wire  signed [29:0] sext_ln67_17_fu_2923_p1;
wire   [29:0] add_ln67_7_fu_2927_p2;
wire   [25:0] tmp_19_fu_2933_p4;
wire  signed [29:0] grp_fu_3650_p3;
wire   [25:0] tmp_20_fu_2957_p4;
wire  signed [29:0] grp_fu_3659_p3;
wire   [25:0] tmp_21_fu_2974_p4;
wire  signed [29:0] grp_fu_3668_p3;
wire   [25:0] tmp_22_fu_2997_p4;
wire  signed [29:0] grp_fu_3677_p3;
wire   [25:0] tmp_23_fu_3014_p4;
wire  signed [29:0] grp_fu_3686_p3;
wire   [25:0] tmp_24_fu_3037_p4;
wire  signed [29:0] grp_fu_3695_p3;
wire   [25:0] tmp_25_fu_3054_p4;
wire  signed [29:0] grp_fu_3704_p3;
wire   [25:0] tmp_26_fu_3077_p4;
wire  signed [29:0] grp_fu_3713_p3;
wire   [25:0] tmp_27_fu_3094_p4;
wire  signed [29:0] grp_fu_3722_p3;
wire   [25:0] tmp_28_fu_3117_p4;
wire  signed [29:0] grp_fu_3731_p3;
wire   [25:0] tmp_29_fu_3134_p4;
wire  signed [29:0] grp_fu_3740_p3;
wire   [25:0] tmp_30_fu_3157_p4;
wire  signed [29:0] grp_fu_3749_p3;
wire   [25:0] tmp_31_fu_3174_p4;
wire  signed [29:0] grp_fu_3758_p3;
wire   [25:0] tmp_32_fu_3197_p4;
wire  signed [29:0] grp_fu_3767_p3;
wire   [25:0] tmp_33_fu_3214_p4;
wire  signed [29:0] grp_fu_3776_p3;
wire   [25:0] tmp_34_fu_3237_p4;
wire  signed [29:0] grp_fu_3785_p3;
wire   [25:0] tmp_35_fu_3254_p4;
wire  signed [29:0] grp_fu_3794_p3;
wire   [25:0] tmp_36_fu_3277_p4;
wire  signed [29:0] grp_fu_3803_p3;
wire   [25:0] tmp_37_fu_3294_p4;
wire  signed [29:0] grp_fu_3812_p3;
wire   [25:0] tmp_38_fu_3317_p4;
wire  signed [29:0] grp_fu_3821_p3;
wire   [25:0] tmp_39_fu_3334_p4;
wire  signed [29:0] grp_fu_3830_p3;
wire   [25:0] tmp_40_fu_3357_p4;
wire  signed [29:0] grp_fu_3839_p3;
wire   [25:0] tmp_41_fu_3374_p4;
wire  signed [29:0] grp_fu_3848_p3;
wire   [25:0] tmp_42_fu_3397_p4;
wire  signed [29:0] grp_fu_3857_p3;
wire   [25:0] tmp_43_fu_3414_p4;
wire  signed [29:0] grp_fu_3866_p3;
wire   [25:0] tmp_44_fu_3437_p4;
wire  signed [29:0] grp_fu_3875_p3;
wire   [25:0] tmp_45_fu_3454_p4;
wire  signed [29:0] grp_fu_3884_p3;
wire   [25:0] tmp_46_fu_3477_p4;
wire  signed [29:0] grp_fu_3893_p3;
wire   [25:0] tmp_47_fu_3494_p4;
wire  signed [29:0] grp_fu_3918_p3;
wire   [25:0] tmp_48_fu_3517_p4;
wire  signed [29:0] grp_fu_3927_p3;
wire   [25:0] tmp_49_fu_3534_p4;
wire  signed [29:0] trunc_ln1_fu_3551_p1;
wire   [29:0] grp_fu_3936_p3;
wire  signed [29:0] trunc_ln2_fu_3560_p1;
wire   [29:0] grp_fu_3945_p3;
wire   [15:0] trunc_ln2_fu_3560_p4;
wire   [15:0] trunc_ln1_fu_3551_p4;
wire  signed [4:0] grp_fu_3578_p1;
wire  signed [4:0] grp_fu_3587_p1;
wire   [5:0] grp_fu_3596_p1;
wire  signed [29:0] grp_fu_3596_p2;
wire   [5:0] grp_fu_3605_p1;
wire  signed [29:0] grp_fu_3605_p2;
wire   [6:0] grp_fu_3614_p1;
wire  signed [29:0] grp_fu_3614_p2;
wire   [6:0] grp_fu_3623_p1;
wire  signed [29:0] grp_fu_3623_p2;
wire  signed [7:0] grp_fu_3632_p1;
wire  signed [29:0] grp_fu_3632_p2;
wire  signed [7:0] grp_fu_3641_p1;
wire  signed [29:0] grp_fu_3641_p2;
wire  signed [8:0] grp_fu_3650_p1;
wire  signed [29:0] grp_fu_3650_p2;
wire  signed [8:0] grp_fu_3659_p1;
wire  signed [29:0] grp_fu_3659_p2;
wire   [7:0] grp_fu_3668_p1;
wire  signed [29:0] grp_fu_3668_p2;
wire   [7:0] grp_fu_3677_p1;
wire  signed [29:0] grp_fu_3677_p2;
wire  signed [8:0] grp_fu_3686_p1;
wire  signed [29:0] grp_fu_3686_p2;
wire  signed [8:0] grp_fu_3695_p1;
wire  signed [29:0] grp_fu_3695_p2;
wire   [8:0] grp_fu_3704_p1;
wire  signed [29:0] grp_fu_3704_p2;
wire   [8:0] grp_fu_3713_p1;
wire  signed [29:0] grp_fu_3713_p2;
wire  signed [9:0] grp_fu_3722_p1;
wire  signed [29:0] grp_fu_3722_p2;
wire  signed [9:0] grp_fu_3731_p1;
wire  signed [29:0] grp_fu_3731_p2;
wire   [8:0] grp_fu_3740_p1;
wire  signed [29:0] grp_fu_3740_p2;
wire   [8:0] grp_fu_3749_p1;
wire  signed [29:0] grp_fu_3749_p2;
wire  signed [9:0] grp_fu_3758_p1;
wire  signed [29:0] grp_fu_3758_p2;
wire  signed [9:0] grp_fu_3767_p1;
wire  signed [29:0] grp_fu_3767_p2;
wire   [8:0] grp_fu_3776_p1;
wire  signed [29:0] grp_fu_3776_p2;
wire   [8:0] grp_fu_3785_p1;
wire  signed [29:0] grp_fu_3785_p2;
wire  signed [9:0] grp_fu_3794_p1;
wire  signed [29:0] grp_fu_3794_p2;
wire  signed [9:0] grp_fu_3803_p1;
wire  signed [29:0] grp_fu_3803_p2;
wire   [9:0] grp_fu_3812_p1;
wire  signed [29:0] grp_fu_3812_p2;
wire   [9:0] grp_fu_3821_p1;
wire  signed [29:0] grp_fu_3821_p2;
wire  signed [10:0] grp_fu_3830_p1;
wire  signed [29:0] grp_fu_3830_p2;
wire  signed [10:0] grp_fu_3839_p1;
wire  signed [29:0] grp_fu_3839_p2;
wire   [9:0] grp_fu_3848_p1;
wire  signed [29:0] grp_fu_3848_p2;
wire   [9:0] grp_fu_3857_p1;
wire  signed [29:0] grp_fu_3857_p2;
wire  signed [10:0] grp_fu_3866_p1;
wire  signed [29:0] grp_fu_3866_p2;
wire  signed [10:0] grp_fu_3875_p1;
wire  signed [29:0] grp_fu_3875_p2;
wire   [9:0] grp_fu_3884_p1;
wire  signed [29:0] grp_fu_3884_p2;
wire   [9:0] grp_fu_3893_p1;
wire  signed [29:0] grp_fu_3893_p2;
wire  signed [10:0] grp_fu_3902_p1;
wire  signed [29:0] grp_fu_3902_p2;
wire  signed [10:0] grp_fu_3910_p1;
wire  signed [29:0] grp_fu_3910_p2;
wire   [9:0] grp_fu_3918_p1;
wire   [9:0] grp_fu_3927_p1;
wire   [13:0] grp_fu_3936_p1;
wire   [29:0] grp_fu_3936_p2;
wire   [13:0] grp_fu_3945_p1;
wire   [29:0] grp_fu_3945_p2;
reg    grp_fu_3578_ce;
reg    grp_fu_3587_ce;
reg    grp_fu_3596_ce;
reg    grp_fu_3605_ce;
reg    grp_fu_3614_ce;
reg    grp_fu_3623_ce;
reg    grp_fu_3632_ce;
reg    grp_fu_3641_ce;
reg    grp_fu_3650_ce;
reg    grp_fu_3659_ce;
reg    grp_fu_3668_ce;
reg    grp_fu_3677_ce;
reg    grp_fu_3686_ce;
reg    grp_fu_3695_ce;
reg    grp_fu_3704_ce;
reg    grp_fu_3713_ce;
reg    grp_fu_3722_ce;
reg    grp_fu_3731_ce;
reg    grp_fu_3740_ce;
reg    grp_fu_3749_ce;
reg    grp_fu_3758_ce;
reg    grp_fu_3767_ce;
reg    grp_fu_3776_ce;
reg    grp_fu_3785_ce;
reg    grp_fu_3794_ce;
reg    grp_fu_3803_ce;
reg    grp_fu_3812_ce;
reg    grp_fu_3821_ce;
reg    grp_fu_3830_ce;
reg    grp_fu_3839_ce;
reg    grp_fu_3848_ce;
reg    grp_fu_3857_ce;
reg    grp_fu_3866_ce;
reg    grp_fu_3875_ce;
reg    grp_fu_3884_ce;
reg    grp_fu_3893_ce;
reg    grp_fu_3902_ce;
reg    grp_fu_3910_ce;
reg    grp_fu_3918_ce;
reg    grp_fu_3927_ce;
reg    grp_fu_3936_ce;
reg    grp_fu_3945_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2974;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 n_fu_140 = 31'd0;
#0 p_0_0_0600_110_fu_144 = 16'd0;
#0 p_0_0_0599_111_fu_148 = 16'd0;
#0 out_count_fu_152 = 32'd0;
#0 p_0_0_0600_212_fu_156 = 16'd0;
#0 p_0_0_0599_213_fu_160 = 16'd0;
#0 p_0_0_0600_314_fu_164 = 16'd0;
#0 p_0_0_0599_315_fu_168 = 16'd0;
#0 p_0_0_0600_416_fu_172 = 16'd0;
#0 p_0_0_0599_417_fu_176 = 16'd0;
#0 p_0_0_0600_518_fu_180 = 16'd0;
#0 p_0_0_0599_519_fu_184 = 16'd0;
#0 p_0_0_0600_620_fu_188 = 16'd0;
#0 p_0_0_0599_621_fu_192 = 16'd0;
#0 p_0_0_0600_722_fu_196 = 16'd0;
#0 p_0_0_0599_723_fu_200 = 16'd0;
#0 p_0_0_0600_824_fu_204 = 16'd0;
#0 p_0_0_0599_825_fu_208 = 16'd0;
#0 p_0_0_0600_926_fu_212 = 16'd0;
#0 p_0_0_0599_927_fu_216 = 16'd0;
#0 p_0_0_0600_1028_fu_220 = 16'd0;
#0 p_0_0_0599_1029_fu_224 = 16'd0;
#0 p_0_0_0600_1130_fu_228 = 16'd0;
#0 p_0_0_0599_1131_fu_232 = 16'd0;
#0 p_0_0_0600_1232_fu_236 = 16'd0;
#0 p_0_0_0599_1233_fu_240 = 16'd0;
#0 p_0_0_0600_1334_fu_244 = 16'd0;
#0 p_0_0_0599_1335_fu_248 = 16'd0;
#0 p_0_0_0600_1436_fu_252 = 16'd0;
#0 p_0_0_0599_1437_fu_256 = 16'd0;
#0 p_0_0_0600_1538_fu_260 = 16'd0;
#0 p_0_0_0599_1539_fu_264 = 16'd0;
#0 p_0_0_0600_1640_fu_268 = 16'd0;
#0 p_0_0_0599_1641_fu_272 = 16'd0;
#0 p_0_0_0600_1742_fu_276 = 16'd0;
#0 p_0_0_0599_1743_fu_280 = 16'd0;
#0 p_0_0_0600_1844_fu_284 = 16'd0;
#0 p_0_0_0599_1845_fu_288 = 16'd0;
#0 p_0_0_0600_1946_fu_292 = 16'd0;
#0 p_0_0_0599_1947_fu_296 = 16'd0;
#0 p_0_0_0600_2048_fu_300 = 16'd0;
#0 p_0_0_0599_2049_fu_304 = 16'd0;
#0 p_0_0_0600_2150_fu_308 = 16'd0;
#0 p_0_0_0599_2151_fu_312 = 16'd0;
#0 p_0_0_0600_2252_fu_316 = 16'd0;
#0 p_0_0_0599_2253_fu_320 = 16'd0;
#0 p_0_0_0600_2354_fu_324 = 16'd0;
#0 p_0_0_0599_2355_fu_328 = 16'd0;
#0 p_0_0_0600_2456_fu_332 = 16'd0;
#0 p_0_0_0599_2457_fu_336 = 16'd0;
#0 p_0_0_0600_2558_fu_340 = 16'd0;
#0 p_0_0_0599_2559_fu_344 = 16'd0;
#0 p_0_0_0600_2660_fu_348 = 16'd0;
#0 p_0_0_0599_2661_fu_352 = 16'd0;
#0 p_0_0_0600_2762_fu_356 = 16'd0;
#0 p_0_0_0599_2763_fu_360 = 16'd0;
#0 p_0_0_0600_2864_fu_364 = 16'd0;
#0 p_0_0_0599_2865_fu_368 = 16'd0;
#0 p_0_0_0600_2966_fu_372 = 16'd0;
#0 p_0_0_0599_2967_fu_376 = 16'd0;
#0 p_0_0_0600_3068_fu_380 = 16'd0;
#0 p_0_0_0599_3069_fu_384 = 16'd0;
#0 p_0_0_0600_3170_fu_388 = 16'd0;
#0 p_0_0_0599_3171_fu_392 = 16'd0;
#0 p_0_0_0600_3272_fu_396 = 16'd0;
#0 p_0_0_0599_3273_fu_400 = 16'd0;
#0 p_0_0_0600_3374_fu_404 = 16'd0;
#0 p_0_0_0599_3375_fu_408 = 16'd0;
#0 p_0_0_0600_3476_fu_412 = 16'd0;
#0 p_0_0_0599_3477_fu_416 = 16'd0;
#0 p_0_0_0600_3578_fu_420 = 16'd0;
#0 p_0_0_0599_3579_fu_424 = 16'd0;
#0 p_0_0_0600_3680_fu_428 = 16'd0;
#0 p_0_0_0599_3681_fu_432 = 16'd0;
#0 p_0_0_0600_3782_fu_436 = 16'd0;
#0 p_0_0_0599_3783_fu_440 = 16'd0;
#0 p_0_0_0600_3884_fu_444 = 16'd0;
#0 p_0_0_0599_3885_fu_448 = 16'd0;
#0 p_0_0_0600_3986_fu_452 = 16'd0;
#0 p_0_0_0599_3987_fu_456 = 16'd0;
#0 p_0_0_0600_4088_fu_460 = 16'd0;
#0 p_0_0_0599_4089_fu_464 = 16'd0;
#0 p_0_0_0600_4190_fu_468 = 16'd0;
#0 p_0_0_0599_4191_fu_472 = 16'd0;
#0 p_0_0_0600_4292_fu_476 = 16'd0;
#0 p_0_0_0599_4293_fu_480 = 16'd0;
#0 p_0_0_0600_4394_fu_484 = 16'd0;
#0 p_0_0_0599_4395_fu_488 = 16'd0;
#0 p_0_0_0600_4496_fu_492 = 16'd0;
#0 p_0_0_0599_4497_fu_496 = 16'd0;
#0 p_0_0_0600_4598_fu_500 = 16'd0;
#0 p_0_0_0599_4599_fu_504 = 16'd0;
#0 p_0_0_0600_46100_fu_508 = 16'd0;
#0 p_0_0_0599_46101_fu_512 = 16'd0;
#0 p_0_0_0600_47102_fu_516 = 16'd0;
#0 p_0_0_0599_47103_fu_520 = 16'd0;
#0 p_0_0_0600_48104_fu_524 = 16'd0;
#0 p_0_0_0599_48105_fu_528 = 16'd0;
#0 p_0_0_0600_49106_fu_532 = 16'd0;
#0 p_0_0_0599_49107_fu_536 = 16'd0;
#0 p_0_0_0600_49108_fu_540 = 16'd0;
#0 p_0_0_0599_49109_fu_544 = 16'd0;
#0 ap_done_reg = 1'b0;
end

module0_prefilter_mac_muladd_16s_5s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_16s_5s_21s_22_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_1_fu_1451_p2),
    .din1(grp_fu_3578_p1),
    .din2(tmp_1_fu_2285_p3),
    .ce(grp_fu_3578_ce),
    .dout(grp_fu_3578_p3)
);

module0_prefilter_mac_muladd_16s_5s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_16s_5s_21s_22_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_1_fu_1457_p2),
    .din1(grp_fu_3587_p1),
    .din2(tmp_3_fu_2335_p3),
    .ce(grp_fu_3587_ce),
    .dout(grp_fu_3587_p3)
);

module0_prefilter_mac_muladd_16s_6ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_6ns_30s_30_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_4_reg_4742_pp0_iter3_reg),
    .din1(grp_fu_3596_p1),
    .din2(grp_fu_3596_p2),
    .ce(grp_fu_3596_ce),
    .dout(grp_fu_3596_p3)
);

module0_prefilter_mac_muladd_16s_6ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_6ns_30s_30_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_4_reg_4747_pp0_iter3_reg),
    .din1(grp_fu_3605_p1),
    .din2(grp_fu_3605_p2),
    .ce(grp_fu_3605_ce),
    .dout(grp_fu_3605_p3)
);

module0_prefilter_mac_muladd_16s_7ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_7ns_30s_30_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_6_reg_4764_pp0_iter4_reg),
    .din1(grp_fu_3614_p1),
    .din2(grp_fu_3614_p2),
    .ce(grp_fu_3614_ce),
    .dout(grp_fu_3614_p3)
);

module0_prefilter_mac_muladd_16s_7ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_7ns_30s_30_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_6_reg_4769_pp0_iter4_reg),
    .din1(grp_fu_3623_p1),
    .din2(grp_fu_3623_p2),
    .ce(grp_fu_3623_ce),
    .dout(grp_fu_3623_p3)
);

module0_prefilter_mac_muladd_16s_8s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8s_30s_30_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_7_reg_4774_pp0_iter5_reg),
    .din1(grp_fu_3632_p1),
    .din2(grp_fu_3632_p2),
    .ce(grp_fu_3632_ce),
    .dout(grp_fu_3632_p3)
);

module0_prefilter_mac_muladd_16s_8s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8s_30s_30_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_7_reg_4779_pp0_iter5_reg),
    .din1(grp_fu_3641_p1),
    .din2(grp_fu_3641_p2),
    .ce(grp_fu_3641_ce),
    .dout(grp_fu_3641_p3)
);

module0_prefilter_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_9_reg_4796_pp0_iter6_reg),
    .din1(grp_fu_3650_p1),
    .din2(grp_fu_3650_p2),
    .ce(grp_fu_3650_ce),
    .dout(grp_fu_3650_p3)
);

module0_prefilter_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_9_reg_4801_pp0_iter6_reg),
    .din1(grp_fu_3659_p1),
    .din2(grp_fu_3659_p2),
    .ce(grp_fu_3659_ce),
    .dout(grp_fu_3659_p3)
);

module0_prefilter_mac_muladd_16s_8ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8ns_30s_30_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_10_reg_4806_pp0_iter7_reg),
    .din1(grp_fu_3668_p1),
    .din2(grp_fu_3668_p2),
    .ce(grp_fu_3668_ce),
    .dout(grp_fu_3668_p3)
);

module0_prefilter_mac_muladd_16s_8ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_8ns_30s_30_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_10_reg_4811_pp0_iter7_reg),
    .din1(grp_fu_3677_p1),
    .din2(grp_fu_3677_p2),
    .ce(grp_fu_3677_ce),
    .dout(grp_fu_3677_p3)
);

module0_prefilter_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_11_reg_4816_pp0_iter8_reg),
    .din1(grp_fu_3686_p1),
    .din2(grp_fu_3686_p2),
    .ce(grp_fu_3686_ce),
    .dout(grp_fu_3686_p3)
);

module0_prefilter_mac_muladd_16s_9s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9s_30s_30_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_11_reg_4821_pp0_iter8_reg),
    .din1(grp_fu_3695_p1),
    .din2(grp_fu_3695_p2),
    .ce(grp_fu_3695_ce),
    .dout(grp_fu_3695_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_12_reg_4826_pp0_iter9_reg),
    .din1(grp_fu_3704_p1),
    .din2(grp_fu_3704_p2),
    .ce(grp_fu_3704_ce),
    .dout(grp_fu_3704_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_12_reg_4831_pp0_iter9_reg),
    .din1(grp_fu_3713_p1),
    .din2(grp_fu_3713_p2),
    .ce(grp_fu_3713_ce),
    .dout(grp_fu_3713_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_13_reg_4836_pp0_iter10_reg),
    .din1(grp_fu_3722_p1),
    .din2(grp_fu_3722_p2),
    .ce(grp_fu_3722_ce),
    .dout(grp_fu_3722_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_13_reg_4841_pp0_iter10_reg),
    .din1(grp_fu_3731_p1),
    .din2(grp_fu_3731_p2),
    .ce(grp_fu_3731_ce),
    .dout(grp_fu_3731_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_14_reg_4846_pp0_iter11_reg),
    .din1(grp_fu_3740_p1),
    .din2(grp_fu_3740_p2),
    .ce(grp_fu_3740_ce),
    .dout(grp_fu_3740_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_14_reg_4851_pp0_iter11_reg),
    .din1(grp_fu_3749_p1),
    .din2(grp_fu_3749_p2),
    .ce(grp_fu_3749_ce),
    .dout(grp_fu_3749_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_15_reg_4856_pp0_iter12_reg),
    .din1(grp_fu_3758_p1),
    .din2(grp_fu_3758_p2),
    .ce(grp_fu_3758_ce),
    .dout(grp_fu_3758_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_15_reg_4861_pp0_iter12_reg),
    .din1(grp_fu_3767_p1),
    .din2(grp_fu_3767_p2),
    .ce(grp_fu_3767_ce),
    .dout(grp_fu_3767_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_16_reg_4866_pp0_iter13_reg),
    .din1(grp_fu_3776_p1),
    .din2(grp_fu_3776_p2),
    .ce(grp_fu_3776_ce),
    .dout(grp_fu_3776_p3)
);

module0_prefilter_mac_muladd_16s_9ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_9ns_30s_30_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_16_reg_4871_pp0_iter13_reg),
    .din1(grp_fu_3785_p1),
    .din2(grp_fu_3785_p2),
    .ce(grp_fu_3785_ce),
    .dout(grp_fu_3785_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_17_reg_4876_pp0_iter14_reg),
    .din1(grp_fu_3794_p1),
    .din2(grp_fu_3794_p2),
    .ce(grp_fu_3794_ce),
    .dout(grp_fu_3794_p3)
);

module0_prefilter_mac_muladd_16s_10s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10s_30s_30_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_17_reg_4881_pp0_iter14_reg),
    .din1(grp_fu_3803_p1),
    .din2(grp_fu_3803_p2),
    .ce(grp_fu_3803_ce),
    .dout(grp_fu_3803_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_18_reg_4886_pp0_iter15_reg),
    .din1(grp_fu_3812_p1),
    .din2(grp_fu_3812_p2),
    .ce(grp_fu_3812_ce),
    .dout(grp_fu_3812_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_18_reg_4891_pp0_iter15_reg),
    .din1(grp_fu_3821_p1),
    .din2(grp_fu_3821_p2),
    .ce(grp_fu_3821_ce),
    .dout(grp_fu_3821_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_19_reg_4896_pp0_iter16_reg),
    .din1(grp_fu_3830_p1),
    .din2(grp_fu_3830_p2),
    .ce(grp_fu_3830_ce),
    .dout(grp_fu_3830_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_19_reg_4901_pp0_iter16_reg),
    .din1(grp_fu_3839_p1),
    .din2(grp_fu_3839_p2),
    .ce(grp_fu_3839_ce),
    .dout(grp_fu_3839_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_20_reg_4906_pp0_iter17_reg),
    .din1(grp_fu_3848_p1),
    .din2(grp_fu_3848_p2),
    .ce(grp_fu_3848_ce),
    .dout(grp_fu_3848_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_20_reg_4911_pp0_iter17_reg),
    .din1(grp_fu_3857_p1),
    .din2(grp_fu_3857_p2),
    .ce(grp_fu_3857_ce),
    .dout(grp_fu_3857_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_21_reg_4916_pp0_iter18_reg),
    .din1(grp_fu_3866_p1),
    .din2(grp_fu_3866_p2),
    .ce(grp_fu_3866_ce),
    .dout(grp_fu_3866_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_21_reg_4921_pp0_iter18_reg),
    .din1(grp_fu_3875_p1),
    .din2(grp_fu_3875_p2),
    .ce(grp_fu_3875_ce),
    .dout(grp_fu_3875_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_22_reg_4926_pp0_iter19_reg),
    .din1(grp_fu_3884_p1),
    .din2(grp_fu_3884_p2),
    .ce(grp_fu_3884_ce),
    .dout(grp_fu_3884_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_22_reg_4931_pp0_iter19_reg),
    .din1(grp_fu_3893_p1),
    .din2(grp_fu_3893_p2),
    .ce(grp_fu_3893_ce),
    .dout(grp_fu_3893_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_23_reg_4936_pp0_iter20_reg),
    .din1(grp_fu_3902_p1),
    .din2(grp_fu_3902_p2),
    .ce(grp_fu_3902_ce),
    .dout(grp_fu_3902_p3)
);

module0_prefilter_mac_muladd_16s_11s_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_11s_30s_30_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_23_reg_4941_pp0_iter20_reg),
    .din1(grp_fu_3910_p1),
    .din2(grp_fu_3910_p2),
    .ce(grp_fu_3910_ce),
    .dout(grp_fu_3910_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_re_24_reg_4946_pp0_iter21_reg),
    .din1(grp_fu_3918_p1),
    .din2(grp_fu_3902_p3),
    .ce(grp_fu_3918_ce),
    .dout(grp_fu_3918_p3)
);

module0_prefilter_mac_muladd_16s_10ns_30s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_10ns_30s_30_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_im_24_reg_4951_pp0_iter21_reg),
    .din1(grp_fu_3927_p1),
    .din2(grp_fu_3910_p3),
    .ce(grp_fu_3927_ce),
    .dout(grp_fu_3927_p3)
);

module0_prefilter_mac_muladd_16s_14ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_30ns_30_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg),
    .din1(grp_fu_3936_p1),
    .din2(grp_fu_3936_p2),
    .ce(grp_fu_3936_ce),
    .dout(grp_fu_3936_p3)
);

module0_prefilter_mac_muladd_16s_14ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_30ns_30_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg),
    .din1(grp_fu_3945_p1),
    .din2(grp_fu_3945_p2),
    .ce(grp_fu_3945_ce),
    .dout(grp_fu_3945_p3)
);

module0_prefilter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            n_fu_140 <= 31'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln44_fu_1093_p2 == 1'd1))) begin
            n_fu_140 <= add_ln44_fu_1098_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            out_count_fu_152 <= 32'd0;
        end else if ((1'b1 == ap_condition_2974)) begin
            out_count_fu_152 <= out_count_2_fu_1109_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1029_fu_224 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1029_fu_224 <= p_0_0_0599_1131_fu_232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_111_fu_148 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_111_fu_148 <= p_0_0_0599_213_fu_160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1131_fu_232 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1131_fu_232 <= p_0_0_0599_1233_fu_240;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1233_fu_240 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1233_fu_240 <= p_0_0_0599_1335_fu_248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1335_fu_248 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1335_fu_248 <= p_0_0_0599_1437_fu_256;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1437_fu_256 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1437_fu_256 <= p_0_0_0599_1539_fu_264;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1539_fu_264 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1539_fu_264 <= p_0_0_0599_1641_fu_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1641_fu_272 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1641_fu_272 <= p_0_0_0599_1743_fu_280;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1743_fu_280 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1743_fu_280 <= p_0_0_0599_1845_fu_288;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1845_fu_288 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1845_fu_288 <= p_0_0_0599_1947_fu_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_1947_fu_296 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_1947_fu_296 <= p_0_0_0599_2049_fu_304;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2049_fu_304 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2049_fu_304 <= p_0_0_0599_2151_fu_312;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_213_fu_160 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_213_fu_160 <= p_0_0_0599_315_fu_168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2151_fu_312 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2151_fu_312 <= p_0_0_0599_2253_fu_320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2253_fu_320 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2253_fu_320 <= p_0_0_0599_2355_fu_328;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2355_fu_328 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2355_fu_328 <= p_0_0_0599_2457_fu_336;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2457_fu_336 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2457_fu_336 <= p_0_0_0599_2559_fu_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2559_fu_344 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2559_fu_344 <= p_0_0_0599_2661_fu_352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2661_fu_352 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2661_fu_352 <= p_0_0_0599_2763_fu_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2763_fu_360 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2763_fu_360 <= p_0_0_0599_2865_fu_368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2865_fu_368 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2865_fu_368 <= p_0_0_0599_2967_fu_376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_2967_fu_376 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_2967_fu_376 <= p_0_0_0599_3069_fu_384;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3069_fu_384 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3069_fu_384 <= p_0_0_0599_3171_fu_392;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_315_fu_168 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_315_fu_168 <= p_0_0_0599_417_fu_176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3171_fu_392 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3171_fu_392 <= p_0_0_0599_3273_fu_400;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3273_fu_400 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3273_fu_400 <= p_0_0_0599_3375_fu_408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3375_fu_408 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3375_fu_408 <= p_0_0_0599_3477_fu_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3477_fu_416 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3477_fu_416 <= p_0_0_0599_3579_fu_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3579_fu_424 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3579_fu_424 <= p_0_0_0599_3681_fu_432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3681_fu_432 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3681_fu_432 <= p_0_0_0599_3783_fu_440;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3783_fu_440 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3783_fu_440 <= p_0_0_0599_3885_fu_448;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3885_fu_448 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3885_fu_448 <= p_0_0_0599_3987_fu_456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_3987_fu_456 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_3987_fu_456 <= p_0_0_0599_4089_fu_464;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4089_fu_464 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4089_fu_464 <= p_0_0_0599_4191_fu_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_417_fu_176 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_417_fu_176 <= p_0_0_0599_519_fu_184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4191_fu_472 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4191_fu_472 <= p_0_0_0599_4293_fu_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4293_fu_480 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4293_fu_480 <= p_0_0_0599_4395_fu_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4395_fu_488 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4395_fu_488 <= p_0_0_0599_4497_fu_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4497_fu_496 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4497_fu_496 <= p_0_0_0599_4599_fu_504;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_4599_fu_504 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_4599_fu_504 <= p_0_0_0599_46101_fu_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_46101_fu_512 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_46101_fu_512 <= p_0_0_0599_47103_fu_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_47103_fu_520 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_47103_fu_520 <= p_0_0_0599_48105_fu_528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_48105_fu_528 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_48105_fu_528 <= p_0_0_0599_49107_fu_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_49107_fu_536 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_49107_fu_536 <= p_0_0_0599_49109_fu_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_49109_fu_544 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_49109_fu_544 <= {{data_in_dout[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_519_fu_184 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_519_fu_184 <= p_0_0_0599_621_fu_192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_621_fu_192 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_621_fu_192 <= p_0_0_0599_723_fu_200;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_723_fu_200 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_723_fu_200 <= p_0_0_0599_825_fu_208;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_825_fu_208 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_825_fu_208 <= p_0_0_0599_927_fu_216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0599_927_fu_216 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0599_927_fu_216 <= p_0_0_0599_1029_fu_224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1028_fu_220 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1028_fu_220 <= p_0_0_0600_1130_fu_228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_110_fu_144 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_110_fu_144 <= p_0_0_0600_212_fu_156;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1130_fu_228 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1130_fu_228 <= p_0_0_0600_1232_fu_236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1232_fu_236 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1232_fu_236 <= p_0_0_0600_1334_fu_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1334_fu_244 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1334_fu_244 <= p_0_0_0600_1436_fu_252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1436_fu_252 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1436_fu_252 <= p_0_0_0600_1538_fu_260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1538_fu_260 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1538_fu_260 <= p_0_0_0600_1640_fu_268;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1640_fu_268 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1640_fu_268 <= p_0_0_0600_1742_fu_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1742_fu_276 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1742_fu_276 <= p_0_0_0600_1844_fu_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1844_fu_284 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1844_fu_284 <= p_0_0_0600_1946_fu_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_1946_fu_292 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_1946_fu_292 <= p_0_0_0600_2048_fu_300;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2048_fu_300 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2048_fu_300 <= p_0_0_0600_2150_fu_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_212_fu_156 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_212_fu_156 <= p_0_0_0600_314_fu_164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2150_fu_308 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2150_fu_308 <= p_0_0_0600_2252_fu_316;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2252_fu_316 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2252_fu_316 <= p_0_0_0600_2354_fu_324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2354_fu_324 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2354_fu_324 <= p_0_0_0600_2456_fu_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2456_fu_332 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2456_fu_332 <= p_0_0_0600_2558_fu_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2558_fu_340 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2558_fu_340 <= p_0_0_0600_2660_fu_348;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2660_fu_348 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2660_fu_348 <= p_0_0_0600_2762_fu_356;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2762_fu_356 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2762_fu_356 <= p_0_0_0600_2864_fu_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2864_fu_364 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2864_fu_364 <= p_0_0_0600_2966_fu_372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_2966_fu_372 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_2966_fu_372 <= p_0_0_0600_3068_fu_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3068_fu_380 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3068_fu_380 <= p_0_0_0600_3170_fu_388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_314_fu_164 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_314_fu_164 <= p_0_0_0600_416_fu_172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3170_fu_388 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3170_fu_388 <= p_0_0_0600_3272_fu_396;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3272_fu_396 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3272_fu_396 <= p_0_0_0600_3374_fu_404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3374_fu_404 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3374_fu_404 <= p_0_0_0600_3476_fu_412;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3476_fu_412 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3476_fu_412 <= p_0_0_0600_3578_fu_420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3578_fu_420 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3578_fu_420 <= p_0_0_0600_3680_fu_428;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3680_fu_428 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3680_fu_428 <= p_0_0_0600_3782_fu_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3782_fu_436 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3782_fu_436 <= p_0_0_0600_3884_fu_444;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3884_fu_444 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3884_fu_444 <= p_0_0_0600_3986_fu_452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_3986_fu_452 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_3986_fu_452 <= p_0_0_0600_4088_fu_460;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4088_fu_460 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4088_fu_460 <= p_0_0_0600_4190_fu_468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_416_fu_172 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_416_fu_172 <= p_0_0_0600_518_fu_180;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4190_fu_468 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4190_fu_468 <= p_0_0_0600_4292_fu_476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4292_fu_476 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4292_fu_476 <= p_0_0_0600_4394_fu_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4394_fu_484 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4394_fu_484 <= p_0_0_0600_4496_fu_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4496_fu_492 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4496_fu_492 <= p_0_0_0600_4598_fu_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_4598_fu_500 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_4598_fu_500 <= p_0_0_0600_46100_fu_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_46100_fu_508 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_46100_fu_508 <= p_0_0_0600_47102_fu_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_47102_fu_516 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_47102_fu_516 <= p_0_0_0600_48104_fu_524;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_48104_fu_524 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_48104_fu_524 <= p_0_0_0600_49106_fu_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_49106_fu_532 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_49106_fu_532 <= p_0_0_0600_49108_fu_540;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_49108_fu_540 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_49108_fu_540 <= sample_re_fu_1425_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_518_fu_180 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_518_fu_180 <= p_0_0_0600_620_fu_188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_620_fu_188 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_620_fu_188 <= p_0_0_0600_722_fu_196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_722_fu_196 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_722_fu_196 <= p_0_0_0600_824_fu_204;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_824_fu_204 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_824_fu_204 <= p_0_0_0600_926_fu_212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0600_926_fu_212 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln44_reg_4678 == 1'd1))) begin
            p_0_0_0600_926_fu_212 <= p_0_0_0600_1028_fu_220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln73_reg_4682_pp0_iter10_reg <= icmp_ln73_reg_4682_pp0_iter9_reg;
        icmp_ln73_reg_4682_pp0_iter11_reg <= icmp_ln73_reg_4682_pp0_iter10_reg;
        icmp_ln73_reg_4682_pp0_iter12_reg <= icmp_ln73_reg_4682_pp0_iter11_reg;
        icmp_ln73_reg_4682_pp0_iter13_reg <= icmp_ln73_reg_4682_pp0_iter12_reg;
        icmp_ln73_reg_4682_pp0_iter14_reg <= icmp_ln73_reg_4682_pp0_iter13_reg;
        icmp_ln73_reg_4682_pp0_iter15_reg <= icmp_ln73_reg_4682_pp0_iter14_reg;
        icmp_ln73_reg_4682_pp0_iter16_reg <= icmp_ln73_reg_4682_pp0_iter15_reg;
        icmp_ln73_reg_4682_pp0_iter17_reg <= icmp_ln73_reg_4682_pp0_iter16_reg;
        icmp_ln73_reg_4682_pp0_iter18_reg <= icmp_ln73_reg_4682_pp0_iter17_reg;
        icmp_ln73_reg_4682_pp0_iter19_reg <= icmp_ln73_reg_4682_pp0_iter18_reg;
        icmp_ln73_reg_4682_pp0_iter20_reg <= icmp_ln73_reg_4682_pp0_iter19_reg;
        icmp_ln73_reg_4682_pp0_iter21_reg <= icmp_ln73_reg_4682_pp0_iter20_reg;
        icmp_ln73_reg_4682_pp0_iter22_reg <= icmp_ln73_reg_4682_pp0_iter21_reg;
        icmp_ln73_reg_4682_pp0_iter23_reg <= icmp_ln73_reg_4682_pp0_iter22_reg;
        icmp_ln73_reg_4682_pp0_iter24_reg <= icmp_ln73_reg_4682_pp0_iter23_reg;
        icmp_ln73_reg_4682_pp0_iter25_reg <= icmp_ln73_reg_4682_pp0_iter24_reg;
        icmp_ln73_reg_4682_pp0_iter2_reg <= icmp_ln73_reg_4682;
        icmp_ln73_reg_4682_pp0_iter3_reg <= icmp_ln73_reg_4682_pp0_iter2_reg;
        icmp_ln73_reg_4682_pp0_iter4_reg <= icmp_ln73_reg_4682_pp0_iter3_reg;
        icmp_ln73_reg_4682_pp0_iter5_reg <= icmp_ln73_reg_4682_pp0_iter4_reg;
        icmp_ln73_reg_4682_pp0_iter6_reg <= icmp_ln73_reg_4682_pp0_iter5_reg;
        icmp_ln73_reg_4682_pp0_iter7_reg <= icmp_ln73_reg_4682_pp0_iter6_reg;
        icmp_ln73_reg_4682_pp0_iter8_reg <= icmp_ln73_reg_4682_pp0_iter7_reg;
        icmp_ln73_reg_4682_pp0_iter9_reg <= icmp_ln73_reg_4682_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln44_reg_4678 <= icmp_ln44_fu_1093_p2;
        icmp_ln73_reg_4682 <= icmp_ln73_fu_1104_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        p_0_0_0599_2661_load_reg_4691 <= p_0_0_0599_2661_fu_352;
        p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter10_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter11_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter12_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter13_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter14_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter15_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter16_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter17_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter18_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter19_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter20_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter22_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter21_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg <= p_0_0_0599_2661_load_reg_4691;
        p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter3_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter4_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter5_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter6_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter7_reg;
        p_0_0_0599_2661_load_reg_4691_pp0_iter9_reg <= p_0_0_0599_2661_load_reg_4691_pp0_iter8_reg;
        p_0_0_0600_2660_load_reg_4686 <= p_0_0_0600_2660_fu_348;
        p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter10_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter11_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter12_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter13_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter14_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter15_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter16_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter17_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter18_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter19_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter20_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter22_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter21_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg <= p_0_0_0600_2660_load_reg_4686;
        p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter3_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter4_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter5_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter6_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter7_reg;
        p_0_0_0600_2660_load_reg_4686_pp0_iter9_reg <= p_0_0_0600_2660_load_reg_4686_pp0_iter8_reg;
        sum_im_10_reg_4811 <= sum_im_10_fu_1573_p2;
        sum_im_10_reg_4811_pp0_iter3_reg <= sum_im_10_reg_4811;
        sum_im_10_reg_4811_pp0_iter4_reg <= sum_im_10_reg_4811_pp0_iter3_reg;
        sum_im_10_reg_4811_pp0_iter5_reg <= sum_im_10_reg_4811_pp0_iter4_reg;
        sum_im_10_reg_4811_pp0_iter6_reg <= sum_im_10_reg_4811_pp0_iter5_reg;
        sum_im_10_reg_4811_pp0_iter7_reg <= sum_im_10_reg_4811_pp0_iter6_reg;
        sum_im_11_reg_4821 <= sum_im_11_fu_1585_p2;
        sum_im_11_reg_4821_pp0_iter3_reg <= sum_im_11_reg_4821;
        sum_im_11_reg_4821_pp0_iter4_reg <= sum_im_11_reg_4821_pp0_iter3_reg;
        sum_im_11_reg_4821_pp0_iter5_reg <= sum_im_11_reg_4821_pp0_iter4_reg;
        sum_im_11_reg_4821_pp0_iter6_reg <= sum_im_11_reg_4821_pp0_iter5_reg;
        sum_im_11_reg_4821_pp0_iter7_reg <= sum_im_11_reg_4821_pp0_iter6_reg;
        sum_im_11_reg_4821_pp0_iter8_reg <= sum_im_11_reg_4821_pp0_iter7_reg;
        sum_im_12_reg_4831 <= sum_im_12_fu_1597_p2;
        sum_im_12_reg_4831_pp0_iter3_reg <= sum_im_12_reg_4831;
        sum_im_12_reg_4831_pp0_iter4_reg <= sum_im_12_reg_4831_pp0_iter3_reg;
        sum_im_12_reg_4831_pp0_iter5_reg <= sum_im_12_reg_4831_pp0_iter4_reg;
        sum_im_12_reg_4831_pp0_iter6_reg <= sum_im_12_reg_4831_pp0_iter5_reg;
        sum_im_12_reg_4831_pp0_iter7_reg <= sum_im_12_reg_4831_pp0_iter6_reg;
        sum_im_12_reg_4831_pp0_iter8_reg <= sum_im_12_reg_4831_pp0_iter7_reg;
        sum_im_12_reg_4831_pp0_iter9_reg <= sum_im_12_reg_4831_pp0_iter8_reg;
        sum_im_13_reg_4841 <= sum_im_13_fu_1609_p2;
        sum_im_13_reg_4841_pp0_iter10_reg <= sum_im_13_reg_4841_pp0_iter9_reg;
        sum_im_13_reg_4841_pp0_iter3_reg <= sum_im_13_reg_4841;
        sum_im_13_reg_4841_pp0_iter4_reg <= sum_im_13_reg_4841_pp0_iter3_reg;
        sum_im_13_reg_4841_pp0_iter5_reg <= sum_im_13_reg_4841_pp0_iter4_reg;
        sum_im_13_reg_4841_pp0_iter6_reg <= sum_im_13_reg_4841_pp0_iter5_reg;
        sum_im_13_reg_4841_pp0_iter7_reg <= sum_im_13_reg_4841_pp0_iter6_reg;
        sum_im_13_reg_4841_pp0_iter8_reg <= sum_im_13_reg_4841_pp0_iter7_reg;
        sum_im_13_reg_4841_pp0_iter9_reg <= sum_im_13_reg_4841_pp0_iter8_reg;
        sum_im_14_reg_4851 <= sum_im_14_fu_1621_p2;
        sum_im_14_reg_4851_pp0_iter10_reg <= sum_im_14_reg_4851_pp0_iter9_reg;
        sum_im_14_reg_4851_pp0_iter11_reg <= sum_im_14_reg_4851_pp0_iter10_reg;
        sum_im_14_reg_4851_pp0_iter3_reg <= sum_im_14_reg_4851;
        sum_im_14_reg_4851_pp0_iter4_reg <= sum_im_14_reg_4851_pp0_iter3_reg;
        sum_im_14_reg_4851_pp0_iter5_reg <= sum_im_14_reg_4851_pp0_iter4_reg;
        sum_im_14_reg_4851_pp0_iter6_reg <= sum_im_14_reg_4851_pp0_iter5_reg;
        sum_im_14_reg_4851_pp0_iter7_reg <= sum_im_14_reg_4851_pp0_iter6_reg;
        sum_im_14_reg_4851_pp0_iter8_reg <= sum_im_14_reg_4851_pp0_iter7_reg;
        sum_im_14_reg_4851_pp0_iter9_reg <= sum_im_14_reg_4851_pp0_iter8_reg;
        sum_im_15_reg_4861 <= sum_im_15_fu_1633_p2;
        sum_im_15_reg_4861_pp0_iter10_reg <= sum_im_15_reg_4861_pp0_iter9_reg;
        sum_im_15_reg_4861_pp0_iter11_reg <= sum_im_15_reg_4861_pp0_iter10_reg;
        sum_im_15_reg_4861_pp0_iter12_reg <= sum_im_15_reg_4861_pp0_iter11_reg;
        sum_im_15_reg_4861_pp0_iter3_reg <= sum_im_15_reg_4861;
        sum_im_15_reg_4861_pp0_iter4_reg <= sum_im_15_reg_4861_pp0_iter3_reg;
        sum_im_15_reg_4861_pp0_iter5_reg <= sum_im_15_reg_4861_pp0_iter4_reg;
        sum_im_15_reg_4861_pp0_iter6_reg <= sum_im_15_reg_4861_pp0_iter5_reg;
        sum_im_15_reg_4861_pp0_iter7_reg <= sum_im_15_reg_4861_pp0_iter6_reg;
        sum_im_15_reg_4861_pp0_iter8_reg <= sum_im_15_reg_4861_pp0_iter7_reg;
        sum_im_15_reg_4861_pp0_iter9_reg <= sum_im_15_reg_4861_pp0_iter8_reg;
        sum_im_16_reg_4871 <= sum_im_16_fu_1645_p2;
        sum_im_16_reg_4871_pp0_iter10_reg <= sum_im_16_reg_4871_pp0_iter9_reg;
        sum_im_16_reg_4871_pp0_iter11_reg <= sum_im_16_reg_4871_pp0_iter10_reg;
        sum_im_16_reg_4871_pp0_iter12_reg <= sum_im_16_reg_4871_pp0_iter11_reg;
        sum_im_16_reg_4871_pp0_iter13_reg <= sum_im_16_reg_4871_pp0_iter12_reg;
        sum_im_16_reg_4871_pp0_iter3_reg <= sum_im_16_reg_4871;
        sum_im_16_reg_4871_pp0_iter4_reg <= sum_im_16_reg_4871_pp0_iter3_reg;
        sum_im_16_reg_4871_pp0_iter5_reg <= sum_im_16_reg_4871_pp0_iter4_reg;
        sum_im_16_reg_4871_pp0_iter6_reg <= sum_im_16_reg_4871_pp0_iter5_reg;
        sum_im_16_reg_4871_pp0_iter7_reg <= sum_im_16_reg_4871_pp0_iter6_reg;
        sum_im_16_reg_4871_pp0_iter8_reg <= sum_im_16_reg_4871_pp0_iter7_reg;
        sum_im_16_reg_4871_pp0_iter9_reg <= sum_im_16_reg_4871_pp0_iter8_reg;
        sum_im_17_reg_4881 <= sum_im_17_fu_1657_p2;
        sum_im_17_reg_4881_pp0_iter10_reg <= sum_im_17_reg_4881_pp0_iter9_reg;
        sum_im_17_reg_4881_pp0_iter11_reg <= sum_im_17_reg_4881_pp0_iter10_reg;
        sum_im_17_reg_4881_pp0_iter12_reg <= sum_im_17_reg_4881_pp0_iter11_reg;
        sum_im_17_reg_4881_pp0_iter13_reg <= sum_im_17_reg_4881_pp0_iter12_reg;
        sum_im_17_reg_4881_pp0_iter14_reg <= sum_im_17_reg_4881_pp0_iter13_reg;
        sum_im_17_reg_4881_pp0_iter3_reg <= sum_im_17_reg_4881;
        sum_im_17_reg_4881_pp0_iter4_reg <= sum_im_17_reg_4881_pp0_iter3_reg;
        sum_im_17_reg_4881_pp0_iter5_reg <= sum_im_17_reg_4881_pp0_iter4_reg;
        sum_im_17_reg_4881_pp0_iter6_reg <= sum_im_17_reg_4881_pp0_iter5_reg;
        sum_im_17_reg_4881_pp0_iter7_reg <= sum_im_17_reg_4881_pp0_iter6_reg;
        sum_im_17_reg_4881_pp0_iter8_reg <= sum_im_17_reg_4881_pp0_iter7_reg;
        sum_im_17_reg_4881_pp0_iter9_reg <= sum_im_17_reg_4881_pp0_iter8_reg;
        sum_im_18_reg_4891 <= sum_im_18_fu_1669_p2;
        sum_im_18_reg_4891_pp0_iter10_reg <= sum_im_18_reg_4891_pp0_iter9_reg;
        sum_im_18_reg_4891_pp0_iter11_reg <= sum_im_18_reg_4891_pp0_iter10_reg;
        sum_im_18_reg_4891_pp0_iter12_reg <= sum_im_18_reg_4891_pp0_iter11_reg;
        sum_im_18_reg_4891_pp0_iter13_reg <= sum_im_18_reg_4891_pp0_iter12_reg;
        sum_im_18_reg_4891_pp0_iter14_reg <= sum_im_18_reg_4891_pp0_iter13_reg;
        sum_im_18_reg_4891_pp0_iter15_reg <= sum_im_18_reg_4891_pp0_iter14_reg;
        sum_im_18_reg_4891_pp0_iter3_reg <= sum_im_18_reg_4891;
        sum_im_18_reg_4891_pp0_iter4_reg <= sum_im_18_reg_4891_pp0_iter3_reg;
        sum_im_18_reg_4891_pp0_iter5_reg <= sum_im_18_reg_4891_pp0_iter4_reg;
        sum_im_18_reg_4891_pp0_iter6_reg <= sum_im_18_reg_4891_pp0_iter5_reg;
        sum_im_18_reg_4891_pp0_iter7_reg <= sum_im_18_reg_4891_pp0_iter6_reg;
        sum_im_18_reg_4891_pp0_iter8_reg <= sum_im_18_reg_4891_pp0_iter7_reg;
        sum_im_18_reg_4891_pp0_iter9_reg <= sum_im_18_reg_4891_pp0_iter8_reg;
        sum_im_19_reg_4901 <= sum_im_19_fu_1681_p2;
        sum_im_19_reg_4901_pp0_iter10_reg <= sum_im_19_reg_4901_pp0_iter9_reg;
        sum_im_19_reg_4901_pp0_iter11_reg <= sum_im_19_reg_4901_pp0_iter10_reg;
        sum_im_19_reg_4901_pp0_iter12_reg <= sum_im_19_reg_4901_pp0_iter11_reg;
        sum_im_19_reg_4901_pp0_iter13_reg <= sum_im_19_reg_4901_pp0_iter12_reg;
        sum_im_19_reg_4901_pp0_iter14_reg <= sum_im_19_reg_4901_pp0_iter13_reg;
        sum_im_19_reg_4901_pp0_iter15_reg <= sum_im_19_reg_4901_pp0_iter14_reg;
        sum_im_19_reg_4901_pp0_iter16_reg <= sum_im_19_reg_4901_pp0_iter15_reg;
        sum_im_19_reg_4901_pp0_iter3_reg <= sum_im_19_reg_4901;
        sum_im_19_reg_4901_pp0_iter4_reg <= sum_im_19_reg_4901_pp0_iter3_reg;
        sum_im_19_reg_4901_pp0_iter5_reg <= sum_im_19_reg_4901_pp0_iter4_reg;
        sum_im_19_reg_4901_pp0_iter6_reg <= sum_im_19_reg_4901_pp0_iter5_reg;
        sum_im_19_reg_4901_pp0_iter7_reg <= sum_im_19_reg_4901_pp0_iter6_reg;
        sum_im_19_reg_4901_pp0_iter8_reg <= sum_im_19_reg_4901_pp0_iter7_reg;
        sum_im_19_reg_4901_pp0_iter9_reg <= sum_im_19_reg_4901_pp0_iter8_reg;
        sum_im_20_reg_4911 <= sum_im_20_fu_1693_p2;
        sum_im_20_reg_4911_pp0_iter10_reg <= sum_im_20_reg_4911_pp0_iter9_reg;
        sum_im_20_reg_4911_pp0_iter11_reg <= sum_im_20_reg_4911_pp0_iter10_reg;
        sum_im_20_reg_4911_pp0_iter12_reg <= sum_im_20_reg_4911_pp0_iter11_reg;
        sum_im_20_reg_4911_pp0_iter13_reg <= sum_im_20_reg_4911_pp0_iter12_reg;
        sum_im_20_reg_4911_pp0_iter14_reg <= sum_im_20_reg_4911_pp0_iter13_reg;
        sum_im_20_reg_4911_pp0_iter15_reg <= sum_im_20_reg_4911_pp0_iter14_reg;
        sum_im_20_reg_4911_pp0_iter16_reg <= sum_im_20_reg_4911_pp0_iter15_reg;
        sum_im_20_reg_4911_pp0_iter17_reg <= sum_im_20_reg_4911_pp0_iter16_reg;
        sum_im_20_reg_4911_pp0_iter3_reg <= sum_im_20_reg_4911;
        sum_im_20_reg_4911_pp0_iter4_reg <= sum_im_20_reg_4911_pp0_iter3_reg;
        sum_im_20_reg_4911_pp0_iter5_reg <= sum_im_20_reg_4911_pp0_iter4_reg;
        sum_im_20_reg_4911_pp0_iter6_reg <= sum_im_20_reg_4911_pp0_iter5_reg;
        sum_im_20_reg_4911_pp0_iter7_reg <= sum_im_20_reg_4911_pp0_iter6_reg;
        sum_im_20_reg_4911_pp0_iter8_reg <= sum_im_20_reg_4911_pp0_iter7_reg;
        sum_im_20_reg_4911_pp0_iter9_reg <= sum_im_20_reg_4911_pp0_iter8_reg;
        sum_im_21_reg_4921 <= sum_im_21_fu_1705_p2;
        sum_im_21_reg_4921_pp0_iter10_reg <= sum_im_21_reg_4921_pp0_iter9_reg;
        sum_im_21_reg_4921_pp0_iter11_reg <= sum_im_21_reg_4921_pp0_iter10_reg;
        sum_im_21_reg_4921_pp0_iter12_reg <= sum_im_21_reg_4921_pp0_iter11_reg;
        sum_im_21_reg_4921_pp0_iter13_reg <= sum_im_21_reg_4921_pp0_iter12_reg;
        sum_im_21_reg_4921_pp0_iter14_reg <= sum_im_21_reg_4921_pp0_iter13_reg;
        sum_im_21_reg_4921_pp0_iter15_reg <= sum_im_21_reg_4921_pp0_iter14_reg;
        sum_im_21_reg_4921_pp0_iter16_reg <= sum_im_21_reg_4921_pp0_iter15_reg;
        sum_im_21_reg_4921_pp0_iter17_reg <= sum_im_21_reg_4921_pp0_iter16_reg;
        sum_im_21_reg_4921_pp0_iter18_reg <= sum_im_21_reg_4921_pp0_iter17_reg;
        sum_im_21_reg_4921_pp0_iter3_reg <= sum_im_21_reg_4921;
        sum_im_21_reg_4921_pp0_iter4_reg <= sum_im_21_reg_4921_pp0_iter3_reg;
        sum_im_21_reg_4921_pp0_iter5_reg <= sum_im_21_reg_4921_pp0_iter4_reg;
        sum_im_21_reg_4921_pp0_iter6_reg <= sum_im_21_reg_4921_pp0_iter5_reg;
        sum_im_21_reg_4921_pp0_iter7_reg <= sum_im_21_reg_4921_pp0_iter6_reg;
        sum_im_21_reg_4921_pp0_iter8_reg <= sum_im_21_reg_4921_pp0_iter7_reg;
        sum_im_21_reg_4921_pp0_iter9_reg <= sum_im_21_reg_4921_pp0_iter8_reg;
        sum_im_22_reg_4931 <= sum_im_22_fu_1717_p2;
        sum_im_22_reg_4931_pp0_iter10_reg <= sum_im_22_reg_4931_pp0_iter9_reg;
        sum_im_22_reg_4931_pp0_iter11_reg <= sum_im_22_reg_4931_pp0_iter10_reg;
        sum_im_22_reg_4931_pp0_iter12_reg <= sum_im_22_reg_4931_pp0_iter11_reg;
        sum_im_22_reg_4931_pp0_iter13_reg <= sum_im_22_reg_4931_pp0_iter12_reg;
        sum_im_22_reg_4931_pp0_iter14_reg <= sum_im_22_reg_4931_pp0_iter13_reg;
        sum_im_22_reg_4931_pp0_iter15_reg <= sum_im_22_reg_4931_pp0_iter14_reg;
        sum_im_22_reg_4931_pp0_iter16_reg <= sum_im_22_reg_4931_pp0_iter15_reg;
        sum_im_22_reg_4931_pp0_iter17_reg <= sum_im_22_reg_4931_pp0_iter16_reg;
        sum_im_22_reg_4931_pp0_iter18_reg <= sum_im_22_reg_4931_pp0_iter17_reg;
        sum_im_22_reg_4931_pp0_iter19_reg <= sum_im_22_reg_4931_pp0_iter18_reg;
        sum_im_22_reg_4931_pp0_iter3_reg <= sum_im_22_reg_4931;
        sum_im_22_reg_4931_pp0_iter4_reg <= sum_im_22_reg_4931_pp0_iter3_reg;
        sum_im_22_reg_4931_pp0_iter5_reg <= sum_im_22_reg_4931_pp0_iter4_reg;
        sum_im_22_reg_4931_pp0_iter6_reg <= sum_im_22_reg_4931_pp0_iter5_reg;
        sum_im_22_reg_4931_pp0_iter7_reg <= sum_im_22_reg_4931_pp0_iter6_reg;
        sum_im_22_reg_4931_pp0_iter8_reg <= sum_im_22_reg_4931_pp0_iter7_reg;
        sum_im_22_reg_4931_pp0_iter9_reg <= sum_im_22_reg_4931_pp0_iter8_reg;
        sum_im_23_reg_4941 <= sum_im_23_fu_1729_p2;
        sum_im_23_reg_4941_pp0_iter10_reg <= sum_im_23_reg_4941_pp0_iter9_reg;
        sum_im_23_reg_4941_pp0_iter11_reg <= sum_im_23_reg_4941_pp0_iter10_reg;
        sum_im_23_reg_4941_pp0_iter12_reg <= sum_im_23_reg_4941_pp0_iter11_reg;
        sum_im_23_reg_4941_pp0_iter13_reg <= sum_im_23_reg_4941_pp0_iter12_reg;
        sum_im_23_reg_4941_pp0_iter14_reg <= sum_im_23_reg_4941_pp0_iter13_reg;
        sum_im_23_reg_4941_pp0_iter15_reg <= sum_im_23_reg_4941_pp0_iter14_reg;
        sum_im_23_reg_4941_pp0_iter16_reg <= sum_im_23_reg_4941_pp0_iter15_reg;
        sum_im_23_reg_4941_pp0_iter17_reg <= sum_im_23_reg_4941_pp0_iter16_reg;
        sum_im_23_reg_4941_pp0_iter18_reg <= sum_im_23_reg_4941_pp0_iter17_reg;
        sum_im_23_reg_4941_pp0_iter19_reg <= sum_im_23_reg_4941_pp0_iter18_reg;
        sum_im_23_reg_4941_pp0_iter20_reg <= sum_im_23_reg_4941_pp0_iter19_reg;
        sum_im_23_reg_4941_pp0_iter3_reg <= sum_im_23_reg_4941;
        sum_im_23_reg_4941_pp0_iter4_reg <= sum_im_23_reg_4941_pp0_iter3_reg;
        sum_im_23_reg_4941_pp0_iter5_reg <= sum_im_23_reg_4941_pp0_iter4_reg;
        sum_im_23_reg_4941_pp0_iter6_reg <= sum_im_23_reg_4941_pp0_iter5_reg;
        sum_im_23_reg_4941_pp0_iter7_reg <= sum_im_23_reg_4941_pp0_iter6_reg;
        sum_im_23_reg_4941_pp0_iter8_reg <= sum_im_23_reg_4941_pp0_iter7_reg;
        sum_im_23_reg_4941_pp0_iter9_reg <= sum_im_23_reg_4941_pp0_iter8_reg;
        sum_im_24_reg_4951 <= sum_im_24_fu_1741_p2;
        sum_im_24_reg_4951_pp0_iter10_reg <= sum_im_24_reg_4951_pp0_iter9_reg;
        sum_im_24_reg_4951_pp0_iter11_reg <= sum_im_24_reg_4951_pp0_iter10_reg;
        sum_im_24_reg_4951_pp0_iter12_reg <= sum_im_24_reg_4951_pp0_iter11_reg;
        sum_im_24_reg_4951_pp0_iter13_reg <= sum_im_24_reg_4951_pp0_iter12_reg;
        sum_im_24_reg_4951_pp0_iter14_reg <= sum_im_24_reg_4951_pp0_iter13_reg;
        sum_im_24_reg_4951_pp0_iter15_reg <= sum_im_24_reg_4951_pp0_iter14_reg;
        sum_im_24_reg_4951_pp0_iter16_reg <= sum_im_24_reg_4951_pp0_iter15_reg;
        sum_im_24_reg_4951_pp0_iter17_reg <= sum_im_24_reg_4951_pp0_iter16_reg;
        sum_im_24_reg_4951_pp0_iter18_reg <= sum_im_24_reg_4951_pp0_iter17_reg;
        sum_im_24_reg_4951_pp0_iter19_reg <= sum_im_24_reg_4951_pp0_iter18_reg;
        sum_im_24_reg_4951_pp0_iter20_reg <= sum_im_24_reg_4951_pp0_iter19_reg;
        sum_im_24_reg_4951_pp0_iter21_reg <= sum_im_24_reg_4951_pp0_iter20_reg;
        sum_im_24_reg_4951_pp0_iter3_reg <= sum_im_24_reg_4951;
        sum_im_24_reg_4951_pp0_iter4_reg <= sum_im_24_reg_4951_pp0_iter3_reg;
        sum_im_24_reg_4951_pp0_iter5_reg <= sum_im_24_reg_4951_pp0_iter4_reg;
        sum_im_24_reg_4951_pp0_iter6_reg <= sum_im_24_reg_4951_pp0_iter5_reg;
        sum_im_24_reg_4951_pp0_iter7_reg <= sum_im_24_reg_4951_pp0_iter6_reg;
        sum_im_24_reg_4951_pp0_iter8_reg <= sum_im_24_reg_4951_pp0_iter7_reg;
        sum_im_24_reg_4951_pp0_iter9_reg <= sum_im_24_reg_4951_pp0_iter8_reg;
        sum_im_2_reg_4724 <= sum_im_2_fu_1477_p2;
        sum_im_2_reg_4724_pp0_iter3_reg <= sum_im_2_reg_4724;
        sum_im_2_reg_4724_pp0_iter4_reg <= sum_im_2_reg_4724_pp0_iter3_reg;
        sum_im_3_reg_4736 <= sum_im_3_fu_1489_p2;
        sum_im_3_reg_4736_pp0_iter3_reg <= sum_im_3_reg_4736;
        sum_im_3_reg_4736_pp0_iter4_reg <= sum_im_3_reg_4736_pp0_iter3_reg;
        sum_im_4_reg_4747 <= sum_im_4_fu_1501_p2;
        sum_im_4_reg_4747_pp0_iter3_reg <= sum_im_4_reg_4747;
        sum_im_5_reg_4758 <= sum_im_5_fu_1513_p2;
        sum_im_5_reg_4758_pp0_iter3_reg <= sum_im_5_reg_4758;
        sum_im_5_reg_4758_pp0_iter4_reg <= sum_im_5_reg_4758_pp0_iter3_reg;
        sum_im_5_reg_4758_pp0_iter5_reg <= sum_im_5_reg_4758_pp0_iter4_reg;
        sum_im_5_reg_4758_pp0_iter6_reg <= sum_im_5_reg_4758_pp0_iter5_reg;
        sum_im_6_reg_4769 <= sum_im_6_fu_1525_p2;
        sum_im_6_reg_4769_pp0_iter3_reg <= sum_im_6_reg_4769;
        sum_im_6_reg_4769_pp0_iter4_reg <= sum_im_6_reg_4769_pp0_iter3_reg;
        sum_im_7_reg_4779 <= sum_im_7_fu_1537_p2;
        sum_im_7_reg_4779_pp0_iter3_reg <= sum_im_7_reg_4779;
        sum_im_7_reg_4779_pp0_iter4_reg <= sum_im_7_reg_4779_pp0_iter3_reg;
        sum_im_7_reg_4779_pp0_iter5_reg <= sum_im_7_reg_4779_pp0_iter4_reg;
        sum_im_8_reg_4790 <= sum_im_8_fu_1549_p2;
        sum_im_8_reg_4790_pp0_iter3_reg <= sum_im_8_reg_4790;
        sum_im_8_reg_4790_pp0_iter4_reg <= sum_im_8_reg_4790_pp0_iter3_reg;
        sum_im_8_reg_4790_pp0_iter5_reg <= sum_im_8_reg_4790_pp0_iter4_reg;
        sum_im_8_reg_4790_pp0_iter6_reg <= sum_im_8_reg_4790_pp0_iter5_reg;
        sum_im_8_reg_4790_pp0_iter7_reg <= sum_im_8_reg_4790_pp0_iter6_reg;
        sum_im_8_reg_4790_pp0_iter8_reg <= sum_im_8_reg_4790_pp0_iter7_reg;
        sum_im_9_reg_4801 <= sum_im_9_fu_1561_p2;
        sum_im_9_reg_4801_pp0_iter3_reg <= sum_im_9_reg_4801;
        sum_im_9_reg_4801_pp0_iter4_reg <= sum_im_9_reg_4801_pp0_iter3_reg;
        sum_im_9_reg_4801_pp0_iter5_reg <= sum_im_9_reg_4801_pp0_iter4_reg;
        sum_im_9_reg_4801_pp0_iter6_reg <= sum_im_9_reg_4801_pp0_iter5_reg;
        sum_im_reg_4702 <= sum_im_fu_1445_p2;
        sum_im_reg_4702_pp0_iter3_reg <= sum_im_reg_4702;
        sum_re_10_reg_4806 <= sum_re_10_fu_1567_p2;
        sum_re_10_reg_4806_pp0_iter3_reg <= sum_re_10_reg_4806;
        sum_re_10_reg_4806_pp0_iter4_reg <= sum_re_10_reg_4806_pp0_iter3_reg;
        sum_re_10_reg_4806_pp0_iter5_reg <= sum_re_10_reg_4806_pp0_iter4_reg;
        sum_re_10_reg_4806_pp0_iter6_reg <= sum_re_10_reg_4806_pp0_iter5_reg;
        sum_re_10_reg_4806_pp0_iter7_reg <= sum_re_10_reg_4806_pp0_iter6_reg;
        sum_re_11_reg_4816 <= sum_re_11_fu_1579_p2;
        sum_re_11_reg_4816_pp0_iter3_reg <= sum_re_11_reg_4816;
        sum_re_11_reg_4816_pp0_iter4_reg <= sum_re_11_reg_4816_pp0_iter3_reg;
        sum_re_11_reg_4816_pp0_iter5_reg <= sum_re_11_reg_4816_pp0_iter4_reg;
        sum_re_11_reg_4816_pp0_iter6_reg <= sum_re_11_reg_4816_pp0_iter5_reg;
        sum_re_11_reg_4816_pp0_iter7_reg <= sum_re_11_reg_4816_pp0_iter6_reg;
        sum_re_11_reg_4816_pp0_iter8_reg <= sum_re_11_reg_4816_pp0_iter7_reg;
        sum_re_12_reg_4826 <= sum_re_12_fu_1591_p2;
        sum_re_12_reg_4826_pp0_iter3_reg <= sum_re_12_reg_4826;
        sum_re_12_reg_4826_pp0_iter4_reg <= sum_re_12_reg_4826_pp0_iter3_reg;
        sum_re_12_reg_4826_pp0_iter5_reg <= sum_re_12_reg_4826_pp0_iter4_reg;
        sum_re_12_reg_4826_pp0_iter6_reg <= sum_re_12_reg_4826_pp0_iter5_reg;
        sum_re_12_reg_4826_pp0_iter7_reg <= sum_re_12_reg_4826_pp0_iter6_reg;
        sum_re_12_reg_4826_pp0_iter8_reg <= sum_re_12_reg_4826_pp0_iter7_reg;
        sum_re_12_reg_4826_pp0_iter9_reg <= sum_re_12_reg_4826_pp0_iter8_reg;
        sum_re_13_reg_4836 <= sum_re_13_fu_1603_p2;
        sum_re_13_reg_4836_pp0_iter10_reg <= sum_re_13_reg_4836_pp0_iter9_reg;
        sum_re_13_reg_4836_pp0_iter3_reg <= sum_re_13_reg_4836;
        sum_re_13_reg_4836_pp0_iter4_reg <= sum_re_13_reg_4836_pp0_iter3_reg;
        sum_re_13_reg_4836_pp0_iter5_reg <= sum_re_13_reg_4836_pp0_iter4_reg;
        sum_re_13_reg_4836_pp0_iter6_reg <= sum_re_13_reg_4836_pp0_iter5_reg;
        sum_re_13_reg_4836_pp0_iter7_reg <= sum_re_13_reg_4836_pp0_iter6_reg;
        sum_re_13_reg_4836_pp0_iter8_reg <= sum_re_13_reg_4836_pp0_iter7_reg;
        sum_re_13_reg_4836_pp0_iter9_reg <= sum_re_13_reg_4836_pp0_iter8_reg;
        sum_re_14_reg_4846 <= sum_re_14_fu_1615_p2;
        sum_re_14_reg_4846_pp0_iter10_reg <= sum_re_14_reg_4846_pp0_iter9_reg;
        sum_re_14_reg_4846_pp0_iter11_reg <= sum_re_14_reg_4846_pp0_iter10_reg;
        sum_re_14_reg_4846_pp0_iter3_reg <= sum_re_14_reg_4846;
        sum_re_14_reg_4846_pp0_iter4_reg <= sum_re_14_reg_4846_pp0_iter3_reg;
        sum_re_14_reg_4846_pp0_iter5_reg <= sum_re_14_reg_4846_pp0_iter4_reg;
        sum_re_14_reg_4846_pp0_iter6_reg <= sum_re_14_reg_4846_pp0_iter5_reg;
        sum_re_14_reg_4846_pp0_iter7_reg <= sum_re_14_reg_4846_pp0_iter6_reg;
        sum_re_14_reg_4846_pp0_iter8_reg <= sum_re_14_reg_4846_pp0_iter7_reg;
        sum_re_14_reg_4846_pp0_iter9_reg <= sum_re_14_reg_4846_pp0_iter8_reg;
        sum_re_15_reg_4856 <= sum_re_15_fu_1627_p2;
        sum_re_15_reg_4856_pp0_iter10_reg <= sum_re_15_reg_4856_pp0_iter9_reg;
        sum_re_15_reg_4856_pp0_iter11_reg <= sum_re_15_reg_4856_pp0_iter10_reg;
        sum_re_15_reg_4856_pp0_iter12_reg <= sum_re_15_reg_4856_pp0_iter11_reg;
        sum_re_15_reg_4856_pp0_iter3_reg <= sum_re_15_reg_4856;
        sum_re_15_reg_4856_pp0_iter4_reg <= sum_re_15_reg_4856_pp0_iter3_reg;
        sum_re_15_reg_4856_pp0_iter5_reg <= sum_re_15_reg_4856_pp0_iter4_reg;
        sum_re_15_reg_4856_pp0_iter6_reg <= sum_re_15_reg_4856_pp0_iter5_reg;
        sum_re_15_reg_4856_pp0_iter7_reg <= sum_re_15_reg_4856_pp0_iter6_reg;
        sum_re_15_reg_4856_pp0_iter8_reg <= sum_re_15_reg_4856_pp0_iter7_reg;
        sum_re_15_reg_4856_pp0_iter9_reg <= sum_re_15_reg_4856_pp0_iter8_reg;
        sum_re_16_reg_4866 <= sum_re_16_fu_1639_p2;
        sum_re_16_reg_4866_pp0_iter10_reg <= sum_re_16_reg_4866_pp0_iter9_reg;
        sum_re_16_reg_4866_pp0_iter11_reg <= sum_re_16_reg_4866_pp0_iter10_reg;
        sum_re_16_reg_4866_pp0_iter12_reg <= sum_re_16_reg_4866_pp0_iter11_reg;
        sum_re_16_reg_4866_pp0_iter13_reg <= sum_re_16_reg_4866_pp0_iter12_reg;
        sum_re_16_reg_4866_pp0_iter3_reg <= sum_re_16_reg_4866;
        sum_re_16_reg_4866_pp0_iter4_reg <= sum_re_16_reg_4866_pp0_iter3_reg;
        sum_re_16_reg_4866_pp0_iter5_reg <= sum_re_16_reg_4866_pp0_iter4_reg;
        sum_re_16_reg_4866_pp0_iter6_reg <= sum_re_16_reg_4866_pp0_iter5_reg;
        sum_re_16_reg_4866_pp0_iter7_reg <= sum_re_16_reg_4866_pp0_iter6_reg;
        sum_re_16_reg_4866_pp0_iter8_reg <= sum_re_16_reg_4866_pp0_iter7_reg;
        sum_re_16_reg_4866_pp0_iter9_reg <= sum_re_16_reg_4866_pp0_iter8_reg;
        sum_re_17_reg_4876 <= sum_re_17_fu_1651_p2;
        sum_re_17_reg_4876_pp0_iter10_reg <= sum_re_17_reg_4876_pp0_iter9_reg;
        sum_re_17_reg_4876_pp0_iter11_reg <= sum_re_17_reg_4876_pp0_iter10_reg;
        sum_re_17_reg_4876_pp0_iter12_reg <= sum_re_17_reg_4876_pp0_iter11_reg;
        sum_re_17_reg_4876_pp0_iter13_reg <= sum_re_17_reg_4876_pp0_iter12_reg;
        sum_re_17_reg_4876_pp0_iter14_reg <= sum_re_17_reg_4876_pp0_iter13_reg;
        sum_re_17_reg_4876_pp0_iter3_reg <= sum_re_17_reg_4876;
        sum_re_17_reg_4876_pp0_iter4_reg <= sum_re_17_reg_4876_pp0_iter3_reg;
        sum_re_17_reg_4876_pp0_iter5_reg <= sum_re_17_reg_4876_pp0_iter4_reg;
        sum_re_17_reg_4876_pp0_iter6_reg <= sum_re_17_reg_4876_pp0_iter5_reg;
        sum_re_17_reg_4876_pp0_iter7_reg <= sum_re_17_reg_4876_pp0_iter6_reg;
        sum_re_17_reg_4876_pp0_iter8_reg <= sum_re_17_reg_4876_pp0_iter7_reg;
        sum_re_17_reg_4876_pp0_iter9_reg <= sum_re_17_reg_4876_pp0_iter8_reg;
        sum_re_18_reg_4886 <= sum_re_18_fu_1663_p2;
        sum_re_18_reg_4886_pp0_iter10_reg <= sum_re_18_reg_4886_pp0_iter9_reg;
        sum_re_18_reg_4886_pp0_iter11_reg <= sum_re_18_reg_4886_pp0_iter10_reg;
        sum_re_18_reg_4886_pp0_iter12_reg <= sum_re_18_reg_4886_pp0_iter11_reg;
        sum_re_18_reg_4886_pp0_iter13_reg <= sum_re_18_reg_4886_pp0_iter12_reg;
        sum_re_18_reg_4886_pp0_iter14_reg <= sum_re_18_reg_4886_pp0_iter13_reg;
        sum_re_18_reg_4886_pp0_iter15_reg <= sum_re_18_reg_4886_pp0_iter14_reg;
        sum_re_18_reg_4886_pp0_iter3_reg <= sum_re_18_reg_4886;
        sum_re_18_reg_4886_pp0_iter4_reg <= sum_re_18_reg_4886_pp0_iter3_reg;
        sum_re_18_reg_4886_pp0_iter5_reg <= sum_re_18_reg_4886_pp0_iter4_reg;
        sum_re_18_reg_4886_pp0_iter6_reg <= sum_re_18_reg_4886_pp0_iter5_reg;
        sum_re_18_reg_4886_pp0_iter7_reg <= sum_re_18_reg_4886_pp0_iter6_reg;
        sum_re_18_reg_4886_pp0_iter8_reg <= sum_re_18_reg_4886_pp0_iter7_reg;
        sum_re_18_reg_4886_pp0_iter9_reg <= sum_re_18_reg_4886_pp0_iter8_reg;
        sum_re_19_reg_4896 <= sum_re_19_fu_1675_p2;
        sum_re_19_reg_4896_pp0_iter10_reg <= sum_re_19_reg_4896_pp0_iter9_reg;
        sum_re_19_reg_4896_pp0_iter11_reg <= sum_re_19_reg_4896_pp0_iter10_reg;
        sum_re_19_reg_4896_pp0_iter12_reg <= sum_re_19_reg_4896_pp0_iter11_reg;
        sum_re_19_reg_4896_pp0_iter13_reg <= sum_re_19_reg_4896_pp0_iter12_reg;
        sum_re_19_reg_4896_pp0_iter14_reg <= sum_re_19_reg_4896_pp0_iter13_reg;
        sum_re_19_reg_4896_pp0_iter15_reg <= sum_re_19_reg_4896_pp0_iter14_reg;
        sum_re_19_reg_4896_pp0_iter16_reg <= sum_re_19_reg_4896_pp0_iter15_reg;
        sum_re_19_reg_4896_pp0_iter3_reg <= sum_re_19_reg_4896;
        sum_re_19_reg_4896_pp0_iter4_reg <= sum_re_19_reg_4896_pp0_iter3_reg;
        sum_re_19_reg_4896_pp0_iter5_reg <= sum_re_19_reg_4896_pp0_iter4_reg;
        sum_re_19_reg_4896_pp0_iter6_reg <= sum_re_19_reg_4896_pp0_iter5_reg;
        sum_re_19_reg_4896_pp0_iter7_reg <= sum_re_19_reg_4896_pp0_iter6_reg;
        sum_re_19_reg_4896_pp0_iter8_reg <= sum_re_19_reg_4896_pp0_iter7_reg;
        sum_re_19_reg_4896_pp0_iter9_reg <= sum_re_19_reg_4896_pp0_iter8_reg;
        sum_re_20_reg_4906 <= sum_re_20_fu_1687_p2;
        sum_re_20_reg_4906_pp0_iter10_reg <= sum_re_20_reg_4906_pp0_iter9_reg;
        sum_re_20_reg_4906_pp0_iter11_reg <= sum_re_20_reg_4906_pp0_iter10_reg;
        sum_re_20_reg_4906_pp0_iter12_reg <= sum_re_20_reg_4906_pp0_iter11_reg;
        sum_re_20_reg_4906_pp0_iter13_reg <= sum_re_20_reg_4906_pp0_iter12_reg;
        sum_re_20_reg_4906_pp0_iter14_reg <= sum_re_20_reg_4906_pp0_iter13_reg;
        sum_re_20_reg_4906_pp0_iter15_reg <= sum_re_20_reg_4906_pp0_iter14_reg;
        sum_re_20_reg_4906_pp0_iter16_reg <= sum_re_20_reg_4906_pp0_iter15_reg;
        sum_re_20_reg_4906_pp0_iter17_reg <= sum_re_20_reg_4906_pp0_iter16_reg;
        sum_re_20_reg_4906_pp0_iter3_reg <= sum_re_20_reg_4906;
        sum_re_20_reg_4906_pp0_iter4_reg <= sum_re_20_reg_4906_pp0_iter3_reg;
        sum_re_20_reg_4906_pp0_iter5_reg <= sum_re_20_reg_4906_pp0_iter4_reg;
        sum_re_20_reg_4906_pp0_iter6_reg <= sum_re_20_reg_4906_pp0_iter5_reg;
        sum_re_20_reg_4906_pp0_iter7_reg <= sum_re_20_reg_4906_pp0_iter6_reg;
        sum_re_20_reg_4906_pp0_iter8_reg <= sum_re_20_reg_4906_pp0_iter7_reg;
        sum_re_20_reg_4906_pp0_iter9_reg <= sum_re_20_reg_4906_pp0_iter8_reg;
        sum_re_21_reg_4916 <= sum_re_21_fu_1699_p2;
        sum_re_21_reg_4916_pp0_iter10_reg <= sum_re_21_reg_4916_pp0_iter9_reg;
        sum_re_21_reg_4916_pp0_iter11_reg <= sum_re_21_reg_4916_pp0_iter10_reg;
        sum_re_21_reg_4916_pp0_iter12_reg <= sum_re_21_reg_4916_pp0_iter11_reg;
        sum_re_21_reg_4916_pp0_iter13_reg <= sum_re_21_reg_4916_pp0_iter12_reg;
        sum_re_21_reg_4916_pp0_iter14_reg <= sum_re_21_reg_4916_pp0_iter13_reg;
        sum_re_21_reg_4916_pp0_iter15_reg <= sum_re_21_reg_4916_pp0_iter14_reg;
        sum_re_21_reg_4916_pp0_iter16_reg <= sum_re_21_reg_4916_pp0_iter15_reg;
        sum_re_21_reg_4916_pp0_iter17_reg <= sum_re_21_reg_4916_pp0_iter16_reg;
        sum_re_21_reg_4916_pp0_iter18_reg <= sum_re_21_reg_4916_pp0_iter17_reg;
        sum_re_21_reg_4916_pp0_iter3_reg <= sum_re_21_reg_4916;
        sum_re_21_reg_4916_pp0_iter4_reg <= sum_re_21_reg_4916_pp0_iter3_reg;
        sum_re_21_reg_4916_pp0_iter5_reg <= sum_re_21_reg_4916_pp0_iter4_reg;
        sum_re_21_reg_4916_pp0_iter6_reg <= sum_re_21_reg_4916_pp0_iter5_reg;
        sum_re_21_reg_4916_pp0_iter7_reg <= sum_re_21_reg_4916_pp0_iter6_reg;
        sum_re_21_reg_4916_pp0_iter8_reg <= sum_re_21_reg_4916_pp0_iter7_reg;
        sum_re_21_reg_4916_pp0_iter9_reg <= sum_re_21_reg_4916_pp0_iter8_reg;
        sum_re_22_reg_4926 <= sum_re_22_fu_1711_p2;
        sum_re_22_reg_4926_pp0_iter10_reg <= sum_re_22_reg_4926_pp0_iter9_reg;
        sum_re_22_reg_4926_pp0_iter11_reg <= sum_re_22_reg_4926_pp0_iter10_reg;
        sum_re_22_reg_4926_pp0_iter12_reg <= sum_re_22_reg_4926_pp0_iter11_reg;
        sum_re_22_reg_4926_pp0_iter13_reg <= sum_re_22_reg_4926_pp0_iter12_reg;
        sum_re_22_reg_4926_pp0_iter14_reg <= sum_re_22_reg_4926_pp0_iter13_reg;
        sum_re_22_reg_4926_pp0_iter15_reg <= sum_re_22_reg_4926_pp0_iter14_reg;
        sum_re_22_reg_4926_pp0_iter16_reg <= sum_re_22_reg_4926_pp0_iter15_reg;
        sum_re_22_reg_4926_pp0_iter17_reg <= sum_re_22_reg_4926_pp0_iter16_reg;
        sum_re_22_reg_4926_pp0_iter18_reg <= sum_re_22_reg_4926_pp0_iter17_reg;
        sum_re_22_reg_4926_pp0_iter19_reg <= sum_re_22_reg_4926_pp0_iter18_reg;
        sum_re_22_reg_4926_pp0_iter3_reg <= sum_re_22_reg_4926;
        sum_re_22_reg_4926_pp0_iter4_reg <= sum_re_22_reg_4926_pp0_iter3_reg;
        sum_re_22_reg_4926_pp0_iter5_reg <= sum_re_22_reg_4926_pp0_iter4_reg;
        sum_re_22_reg_4926_pp0_iter6_reg <= sum_re_22_reg_4926_pp0_iter5_reg;
        sum_re_22_reg_4926_pp0_iter7_reg <= sum_re_22_reg_4926_pp0_iter6_reg;
        sum_re_22_reg_4926_pp0_iter8_reg <= sum_re_22_reg_4926_pp0_iter7_reg;
        sum_re_22_reg_4926_pp0_iter9_reg <= sum_re_22_reg_4926_pp0_iter8_reg;
        sum_re_23_reg_4936 <= sum_re_23_fu_1723_p2;
        sum_re_23_reg_4936_pp0_iter10_reg <= sum_re_23_reg_4936_pp0_iter9_reg;
        sum_re_23_reg_4936_pp0_iter11_reg <= sum_re_23_reg_4936_pp0_iter10_reg;
        sum_re_23_reg_4936_pp0_iter12_reg <= sum_re_23_reg_4936_pp0_iter11_reg;
        sum_re_23_reg_4936_pp0_iter13_reg <= sum_re_23_reg_4936_pp0_iter12_reg;
        sum_re_23_reg_4936_pp0_iter14_reg <= sum_re_23_reg_4936_pp0_iter13_reg;
        sum_re_23_reg_4936_pp0_iter15_reg <= sum_re_23_reg_4936_pp0_iter14_reg;
        sum_re_23_reg_4936_pp0_iter16_reg <= sum_re_23_reg_4936_pp0_iter15_reg;
        sum_re_23_reg_4936_pp0_iter17_reg <= sum_re_23_reg_4936_pp0_iter16_reg;
        sum_re_23_reg_4936_pp0_iter18_reg <= sum_re_23_reg_4936_pp0_iter17_reg;
        sum_re_23_reg_4936_pp0_iter19_reg <= sum_re_23_reg_4936_pp0_iter18_reg;
        sum_re_23_reg_4936_pp0_iter20_reg <= sum_re_23_reg_4936_pp0_iter19_reg;
        sum_re_23_reg_4936_pp0_iter3_reg <= sum_re_23_reg_4936;
        sum_re_23_reg_4936_pp0_iter4_reg <= sum_re_23_reg_4936_pp0_iter3_reg;
        sum_re_23_reg_4936_pp0_iter5_reg <= sum_re_23_reg_4936_pp0_iter4_reg;
        sum_re_23_reg_4936_pp0_iter6_reg <= sum_re_23_reg_4936_pp0_iter5_reg;
        sum_re_23_reg_4936_pp0_iter7_reg <= sum_re_23_reg_4936_pp0_iter6_reg;
        sum_re_23_reg_4936_pp0_iter8_reg <= sum_re_23_reg_4936_pp0_iter7_reg;
        sum_re_23_reg_4936_pp0_iter9_reg <= sum_re_23_reg_4936_pp0_iter8_reg;
        sum_re_24_reg_4946 <= sum_re_24_fu_1735_p2;
        sum_re_24_reg_4946_pp0_iter10_reg <= sum_re_24_reg_4946_pp0_iter9_reg;
        sum_re_24_reg_4946_pp0_iter11_reg <= sum_re_24_reg_4946_pp0_iter10_reg;
        sum_re_24_reg_4946_pp0_iter12_reg <= sum_re_24_reg_4946_pp0_iter11_reg;
        sum_re_24_reg_4946_pp0_iter13_reg <= sum_re_24_reg_4946_pp0_iter12_reg;
        sum_re_24_reg_4946_pp0_iter14_reg <= sum_re_24_reg_4946_pp0_iter13_reg;
        sum_re_24_reg_4946_pp0_iter15_reg <= sum_re_24_reg_4946_pp0_iter14_reg;
        sum_re_24_reg_4946_pp0_iter16_reg <= sum_re_24_reg_4946_pp0_iter15_reg;
        sum_re_24_reg_4946_pp0_iter17_reg <= sum_re_24_reg_4946_pp0_iter16_reg;
        sum_re_24_reg_4946_pp0_iter18_reg <= sum_re_24_reg_4946_pp0_iter17_reg;
        sum_re_24_reg_4946_pp0_iter19_reg <= sum_re_24_reg_4946_pp0_iter18_reg;
        sum_re_24_reg_4946_pp0_iter20_reg <= sum_re_24_reg_4946_pp0_iter19_reg;
        sum_re_24_reg_4946_pp0_iter21_reg <= sum_re_24_reg_4946_pp0_iter20_reg;
        sum_re_24_reg_4946_pp0_iter3_reg <= sum_re_24_reg_4946;
        sum_re_24_reg_4946_pp0_iter4_reg <= sum_re_24_reg_4946_pp0_iter3_reg;
        sum_re_24_reg_4946_pp0_iter5_reg <= sum_re_24_reg_4946_pp0_iter4_reg;
        sum_re_24_reg_4946_pp0_iter6_reg <= sum_re_24_reg_4946_pp0_iter5_reg;
        sum_re_24_reg_4946_pp0_iter7_reg <= sum_re_24_reg_4946_pp0_iter6_reg;
        sum_re_24_reg_4946_pp0_iter8_reg <= sum_re_24_reg_4946_pp0_iter7_reg;
        sum_re_24_reg_4946_pp0_iter9_reg <= sum_re_24_reg_4946_pp0_iter8_reg;
        sum_re_2_reg_4718 <= sum_re_2_fu_1471_p2;
        sum_re_2_reg_4718_pp0_iter3_reg <= sum_re_2_reg_4718;
        sum_re_2_reg_4718_pp0_iter4_reg <= sum_re_2_reg_4718_pp0_iter3_reg;
        sum_re_3_reg_4730 <= sum_re_3_fu_1483_p2;
        sum_re_3_reg_4730_pp0_iter3_reg <= sum_re_3_reg_4730;
        sum_re_3_reg_4730_pp0_iter4_reg <= sum_re_3_reg_4730_pp0_iter3_reg;
        sum_re_4_reg_4742 <= sum_re_4_fu_1495_p2;
        sum_re_4_reg_4742_pp0_iter3_reg <= sum_re_4_reg_4742;
        sum_re_5_reg_4752 <= sum_re_5_fu_1507_p2;
        sum_re_5_reg_4752_pp0_iter3_reg <= sum_re_5_reg_4752;
        sum_re_5_reg_4752_pp0_iter4_reg <= sum_re_5_reg_4752_pp0_iter3_reg;
        sum_re_5_reg_4752_pp0_iter5_reg <= sum_re_5_reg_4752_pp0_iter4_reg;
        sum_re_5_reg_4752_pp0_iter6_reg <= sum_re_5_reg_4752_pp0_iter5_reg;
        sum_re_6_reg_4764 <= sum_re_6_fu_1519_p2;
        sum_re_6_reg_4764_pp0_iter3_reg <= sum_re_6_reg_4764;
        sum_re_6_reg_4764_pp0_iter4_reg <= sum_re_6_reg_4764_pp0_iter3_reg;
        sum_re_7_reg_4774 <= sum_re_7_fu_1531_p2;
        sum_re_7_reg_4774_pp0_iter3_reg <= sum_re_7_reg_4774;
        sum_re_7_reg_4774_pp0_iter4_reg <= sum_re_7_reg_4774_pp0_iter3_reg;
        sum_re_7_reg_4774_pp0_iter5_reg <= sum_re_7_reg_4774_pp0_iter4_reg;
        sum_re_8_reg_4784 <= sum_re_8_fu_1543_p2;
        sum_re_8_reg_4784_pp0_iter3_reg <= sum_re_8_reg_4784;
        sum_re_8_reg_4784_pp0_iter4_reg <= sum_re_8_reg_4784_pp0_iter3_reg;
        sum_re_8_reg_4784_pp0_iter5_reg <= sum_re_8_reg_4784_pp0_iter4_reg;
        sum_re_8_reg_4784_pp0_iter6_reg <= sum_re_8_reg_4784_pp0_iter5_reg;
        sum_re_8_reg_4784_pp0_iter7_reg <= sum_re_8_reg_4784_pp0_iter6_reg;
        sum_re_8_reg_4784_pp0_iter8_reg <= sum_re_8_reg_4784_pp0_iter7_reg;
        sum_re_9_reg_4796 <= sum_re_9_fu_1555_p2;
        sum_re_9_reg_4796_pp0_iter3_reg <= sum_re_9_reg_4796;
        sum_re_9_reg_4796_pp0_iter4_reg <= sum_re_9_reg_4796_pp0_iter3_reg;
        sum_re_9_reg_4796_pp0_iter5_reg <= sum_re_9_reg_4796_pp0_iter4_reg;
        sum_re_9_reg_4796_pp0_iter6_reg <= sum_re_9_reg_4796_pp0_iter5_reg;
        sum_re_reg_4696 <= sum_re_fu_1439_p2;
        sum_re_reg_4696_pp0_iter3_reg <= sum_re_reg_4696;
        tmp_9_reg_4976 <= {{add_ln66_2_fu_2531_p2[29:4]}};
        tmp_s_reg_4981 <= {{add_ln67_2_fu_2571_p2[29:4]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln44_fu_1093_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln44_reg_4678 == 1'd0))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln44_reg_4678 == 1'd1))) begin
        data_in_blk_n = data_in_empty_n;
    end else begin
        data_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln44_reg_4678 == 1'd1))) begin
        data_in_read = 1'b1;
    end else begin
        data_in_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln73_reg_4682_pp0_iter25_reg == 1'd1))) begin
        data_out_blk_n = data_out_full_n;
    end else begin
        data_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln73_reg_4682_pp0_iter25_reg == 1'd1))) begin
        data_out_write = 1'b1;
    end else begin
        data_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3578_ce = 1'b1;
    end else begin
        grp_fu_3578_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3587_ce = 1'b1;
    end else begin
        grp_fu_3587_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3596_ce = 1'b1;
    end else begin
        grp_fu_3596_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3605_ce = 1'b1;
    end else begin
        grp_fu_3605_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3614_ce = 1'b1;
    end else begin
        grp_fu_3614_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3623_ce = 1'b1;
    end else begin
        grp_fu_3623_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3632_ce = 1'b1;
    end else begin
        grp_fu_3632_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3641_ce = 1'b1;
    end else begin
        grp_fu_3641_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3650_ce = 1'b1;
    end else begin
        grp_fu_3650_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3659_ce = 1'b1;
    end else begin
        grp_fu_3659_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3668_ce = 1'b1;
    end else begin
        grp_fu_3668_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3677_ce = 1'b1;
    end else begin
        grp_fu_3677_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3686_ce = 1'b1;
    end else begin
        grp_fu_3686_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3695_ce = 1'b1;
    end else begin
        grp_fu_3695_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3704_ce = 1'b1;
    end else begin
        grp_fu_3704_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3713_ce = 1'b1;
    end else begin
        grp_fu_3713_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3722_ce = 1'b1;
    end else begin
        grp_fu_3722_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3731_ce = 1'b1;
    end else begin
        grp_fu_3731_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3740_ce = 1'b1;
    end else begin
        grp_fu_3740_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3749_ce = 1'b1;
    end else begin
        grp_fu_3749_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3758_ce = 1'b1;
    end else begin
        grp_fu_3758_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3767_ce = 1'b1;
    end else begin
        grp_fu_3767_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3776_ce = 1'b1;
    end else begin
        grp_fu_3776_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3785_ce = 1'b1;
    end else begin
        grp_fu_3785_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3794_ce = 1'b1;
    end else begin
        grp_fu_3794_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3803_ce = 1'b1;
    end else begin
        grp_fu_3803_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3812_ce = 1'b1;
    end else begin
        grp_fu_3812_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3821_ce = 1'b1;
    end else begin
        grp_fu_3821_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3830_ce = 1'b1;
    end else begin
        grp_fu_3830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3839_ce = 1'b1;
    end else begin
        grp_fu_3839_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3848_ce = 1'b1;
    end else begin
        grp_fu_3848_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3857_ce = 1'b1;
    end else begin
        grp_fu_3857_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3866_ce = 1'b1;
    end else begin
        grp_fu_3866_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3875_ce = 1'b1;
    end else begin
        grp_fu_3875_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3884_ce = 1'b1;
    end else begin
        grp_fu_3884_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3893_ce = 1'b1;
    end else begin
        grp_fu_3893_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3902_ce = 1'b1;
    end else begin
        grp_fu_3902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3910_ce = 1'b1;
    end else begin
        grp_fu_3910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3918_ce = 1'b1;
    end else begin
        grp_fu_3918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3927_ce = 1'b1;
    end else begin
        grp_fu_3927_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3936_ce = 1'b1;
    end else begin
        grp_fu_3936_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_3945_ce = 1'b1;
    end else begin
        grp_fu_3945_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln44_fu_1098_p2 = (n_fu_140 + 31'd1);

assign add_ln66_1_fu_2427_p2 = ($signed(sext_ln66_4_fu_2370_p1) + $signed(sext_ln66_5_fu_2423_p1));

assign add_ln66_24_fu_2269_p2 = ($signed(sext_ln66_fu_2254_p1) + $signed(sext_ln66_1_fu_2265_p1));

assign add_ln66_25_fu_2417_p2 = ($signed(sext_ln66_10_fu_2402_p1) + $signed(sext_ln66_16_fu_2413_p1));

assign add_ln66_26_fu_2861_p2 = ($signed(sext_ln66_53_fu_2846_p1) + $signed(sext_ln66_54_fu_2857_p1));

assign add_ln66_2_fu_2531_p2 = ($signed(and_ln66_2_fu_2443_p3) + $signed(sext_ln66_7_fu_2527_p1));

assign add_ln66_4_fu_2679_p2 = ($signed(and_ln66_4_fu_2622_p3) + $signed(sext_ln66_11_fu_2675_p1));

assign add_ln66_7_fu_2871_p2 = ($signed(and_ln66_7_fu_2814_p3) + $signed(sext_ln66_17_fu_2867_p1));

assign add_ln67_1_fu_2483_p2 = ($signed(sext_ln67_10_fu_2391_p1) + $signed(sext_ln67_5_fu_2479_p1));

assign add_ln67_24_fu_2319_p2 = ($signed(sext_ln67_1_fu_2304_p1) + $signed(sext_ln67_3_fu_2315_p1));

assign add_ln67_25_fu_2473_p2 = ($signed(sext_ln67_16_fu_2458_p1) + $signed(sext_ln67_50_fu_2469_p1));

assign add_ln67_26_fu_2917_p2 = ($signed(sext_ln67_54_fu_2902_p1) + $signed(sext_ln67_55_fu_2913_p1));

assign add_ln67_2_fu_2571_p2 = ($signed(and_ln67_2_fu_2499_p3) + $signed(sext_ln67_7_fu_2567_p1));

assign add_ln67_4_fu_2735_p2 = ($signed(and_ln67_4_fu_2639_p3) + $signed(sext_ln67_11_fu_2731_p1));

assign add_ln67_7_fu_2927_p2 = ($signed(and_ln67_7_fu_2831_p3) + $signed(sext_ln67_17_fu_2923_p1));

assign and_ln66_2_fu_2443_p3 = {{tmp_7_fu_2433_p4}, {4'd0}};

assign and_ln66_4_fu_2622_p3 = {{tmp_10_fu_2613_p4}, {4'd0}};

assign and_ln66_7_fu_2814_p3 = {{tmp_16_fu_2805_p4}, {4'd0}};

assign and_ln67_2_fu_2499_p3 = {{tmp_8_fu_2489_p4}, {4'd0}};

assign and_ln67_4_fu_2639_p3 = {{tmp_11_fu_2630_p4}, {4'd0}};

assign and_ln67_7_fu_2831_p3 = {{tmp_17_fu_2822_p4}, {4'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26_grp1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp0_stage0_iter26_grp1 = ((icmp_ln73_reg_4682_pp0_iter25_reg == 1'd1) & (data_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_grp1 = ((icmp_ln44_reg_4678 == 1'd1) & (data_in_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2974 = ((icmp_ln73_fu_1104_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln44_fu_1093_p2 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign data_out_din = {{trunc_ln2_fu_3560_p4}, {trunc_ln1_fu_3551_p4}};

assign grp_fu_3578_p1 = 21'd2097139;

assign grp_fu_3587_p1 = 21'd2097139;

assign grp_fu_3596_p1 = 23'd43;

assign grp_fu_3596_p2 = {{tmp_9_reg_4976}, {4'd0}};

assign grp_fu_3605_p1 = 23'd43;

assign grp_fu_3605_p2 = {{tmp_s_reg_4981}, {4'd0}};

assign grp_fu_3614_p1 = 24'd79;

assign grp_fu_3614_p2 = {{tmp_12_fu_2685_p4}, {4'd0}};

assign grp_fu_3623_p1 = 24'd79;

assign grp_fu_3623_p2 = {{tmp_13_fu_2741_p4}, {4'd0}};

assign grp_fu_3632_p1 = 24'd16777112;

assign grp_fu_3632_p2 = {{tmp_14_fu_2765_p4}, {4'd0}};

assign grp_fu_3641_p1 = 24'd16777112;

assign grp_fu_3641_p2 = {{tmp_15_fu_2782_p4}, {4'd0}};

assign grp_fu_3650_p1 = 25'd33554270;

assign grp_fu_3650_p2 = {{tmp_18_fu_2877_p4}, {4'd0}};

assign grp_fu_3659_p1 = 25'd33554270;

assign grp_fu_3659_p2 = {{tmp_19_fu_2933_p4}, {4'd0}};

assign grp_fu_3668_p1 = 25'd196;

assign grp_fu_3668_p2 = {{tmp_20_fu_2957_p4}, {4'd0}};

assign grp_fu_3677_p1 = 25'd196;

assign grp_fu_3677_p2 = {{tmp_21_fu_2974_p4}, {4'd0}};

assign grp_fu_3686_p1 = 25'd33554197;

assign grp_fu_3686_p2 = {{tmp_22_fu_2997_p4}, {4'd0}};

assign grp_fu_3695_p1 = 25'd33554197;

assign grp_fu_3695_p2 = {{tmp_23_fu_3014_p4}, {4'd0}};

assign grp_fu_3704_p1 = 26'd275;

assign grp_fu_3704_p2 = {{tmp_24_fu_3037_p4}, {4'd0}};

assign grp_fu_3713_p1 = 26'd275;

assign grp_fu_3713_p2 = {{tmp_25_fu_3054_p4}, {4'd0}};

assign grp_fu_3722_p1 = 26'd67108545;

assign grp_fu_3722_p2 = {{tmp_26_fu_3077_p4}, {4'd0}};

assign grp_fu_3731_p1 = 26'd67108545;

assign grp_fu_3731_p2 = {{tmp_27_fu_3094_p4}, {4'd0}};

assign grp_fu_3740_p1 = 26'd363;

assign grp_fu_3740_p2 = {{tmp_28_fu_3117_p4}, {4'd0}};

assign grp_fu_3749_p1 = 26'd363;

assign grp_fu_3749_p2 = {{tmp_29_fu_3134_p4}, {4'd0}};

assign grp_fu_3758_p1 = 26'd67108455;

assign grp_fu_3758_p2 = {{tmp_30_fu_3157_p4}, {4'd0}};

assign grp_fu_3767_p1 = 26'd67108455;

assign grp_fu_3767_p2 = {{tmp_31_fu_3174_p4}, {4'd0}};

assign grp_fu_3776_p1 = 26'd454;

assign grp_fu_3776_p2 = {{tmp_32_fu_3197_p4}, {4'd0}};

assign grp_fu_3785_p1 = 26'd454;

assign grp_fu_3785_p2 = {{tmp_33_fu_3214_p4}, {4'd0}};

assign grp_fu_3794_p1 = 26'd67108365;

assign grp_fu_3794_p2 = {{tmp_34_fu_3237_p4}, {4'd0}};

assign grp_fu_3803_p1 = 26'd67108365;

assign grp_fu_3803_p2 = {{tmp_35_fu_3254_p4}, {4'd0}};

assign grp_fu_3812_p1 = 27'd541;

assign grp_fu_3812_p2 = {{tmp_36_fu_3277_p4}, {4'd0}};

assign grp_fu_3821_p1 = 27'd541;

assign grp_fu_3821_p2 = {{tmp_37_fu_3294_p4}, {4'd0}};

assign grp_fu_3830_p1 = 27'd134217147;

assign grp_fu_3830_p2 = {{tmp_38_fu_3317_p4}, {4'd0}};

assign grp_fu_3839_p1 = 27'd134217147;

assign grp_fu_3839_p2 = {{tmp_39_fu_3334_p4}, {4'd0}};

assign grp_fu_3848_p1 = 27'd615;

assign grp_fu_3848_p2 = {{tmp_40_fu_3357_p4}, {4'd0}};

assign grp_fu_3857_p1 = 27'd615;

assign grp_fu_3857_p2 = {{tmp_41_fu_3374_p4}, {4'd0}};

assign grp_fu_3866_p1 = 27'd134217082;

assign grp_fu_3866_p2 = {{tmp_42_fu_3397_p4}, {4'd0}};

assign grp_fu_3875_p1 = 27'd134217082;

assign grp_fu_3875_p2 = {{tmp_43_fu_3414_p4}, {4'd0}};

assign grp_fu_3884_p1 = 27'd669;

assign grp_fu_3884_p2 = {{tmp_44_fu_3437_p4}, {4'd0}};

assign grp_fu_3893_p1 = 27'd669;

assign grp_fu_3893_p2 = {{tmp_45_fu_3454_p4}, {4'd0}};

assign grp_fu_3902_p1 = 27'd134217040;

assign grp_fu_3902_p2 = {{tmp_46_fu_3477_p4}, {4'd0}};

assign grp_fu_3910_p1 = 27'd134217040;

assign grp_fu_3910_p2 = {{tmp_47_fu_3494_p4}, {4'd0}};

assign grp_fu_3918_p1 = 27'd698;

assign grp_fu_3927_p1 = 27'd698;

assign grp_fu_3936_p1 = 30'd15681;

assign grp_fu_3936_p2 = {{tmp_48_fu_3517_p4}, {4'd0}};

assign grp_fu_3945_p1 = 30'd15681;

assign grp_fu_3945_p2 = {{tmp_49_fu_3534_p4}, {4'd0}};

assign icmp_ln44_fu_1093_p2 = (($signed(n_cast_fu_1089_p1) < $signed(num_samples)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1104_p2 = (($signed(out_count_fu_152) < $signed(filteredLen)) ? 1'b1 : 1'b0);

assign n_cast_fu_1089_p1 = n_fu_140;

assign out_count_2_fu_1109_p2 = (out_count_fu_152 + 32'd1);

assign sample_im_fu_1429_p4 = {{data_in_dout[31:16]}};

assign sample_re_fu_1425_p1 = data_in_dout[15:0];

assign sext_ln66_10_fu_2402_p1 = $signed(tmp_57_fu_2395_p3);

assign sext_ln66_11_fu_2675_p1 = $signed(sub_ln66_1_fu_2669_p2);

assign sext_ln66_16_fu_2413_p1 = $signed(tmp_58_fu_2406_p3);

assign sext_ln66_17_fu_2867_p1 = $signed(add_ln66_26_fu_2861_p2);

assign sext_ln66_1_fu_2265_p1 = $signed(tmp_6_fu_2258_p3);

assign sext_ln66_4_fu_2370_p1 = $signed(tmp_54_fu_2362_p3);

assign sext_ln66_50_fu_2517_p1 = $signed(tmp_61_fu_2510_p3);

assign sext_ln66_51_fu_2654_p1 = $signed(tmp_63_fu_2647_p3);

assign sext_ln66_52_fu_2665_p1 = $signed(tmp_64_fu_2658_p3);

assign sext_ln66_53_fu_2846_p1 = $signed(tmp_67_fu_2839_p3);

assign sext_ln66_54_fu_2857_p1 = $signed(tmp_68_fu_2850_p3);

assign sext_ln66_5_fu_2423_p1 = $signed(add_ln66_25_fu_2417_p2);

assign sext_ln66_6_fu_2507_p1 = sum_re_3_reg_4730_pp0_iter4_reg;

assign sext_ln66_7_fu_2527_p1 = $signed(sub_ln66_fu_2521_p2);

assign sext_ln66_fu_2254_p1 = $signed(tmp_5_fu_2247_p3);

assign sext_ln67_10_fu_2391_p1 = $signed(tmp_56_fu_2383_p3);

assign sext_ln67_11_fu_2731_p1 = $signed(sub_ln67_1_fu_2725_p2);

assign sext_ln67_16_fu_2458_p1 = $signed(tmp_59_fu_2451_p3);

assign sext_ln67_17_fu_2923_p1 = $signed(add_ln67_26_fu_2917_p2);

assign sext_ln67_1_fu_2304_p1 = $signed(tmp_51_fu_2297_p3);

assign sext_ln67_3_fu_2315_p1 = $signed(tmp_52_fu_2308_p3);

assign sext_ln67_50_fu_2469_p1 = $signed(tmp_60_fu_2462_p3);

assign sext_ln67_51_fu_2557_p1 = $signed(tmp_62_fu_2550_p3);

assign sext_ln67_52_fu_2710_p1 = $signed(tmp_65_fu_2703_p3);

assign sext_ln67_53_fu_2721_p1 = $signed(tmp_66_fu_2714_p3);

assign sext_ln67_54_fu_2902_p1 = $signed(tmp_69_fu_2895_p3);

assign sext_ln67_55_fu_2913_p1 = $signed(tmp_70_fu_2906_p3);

assign sext_ln67_5_fu_2479_p1 = $signed(add_ln67_25_fu_2473_p2);

assign sext_ln67_6_fu_2547_p1 = sum_im_3_reg_4736_pp0_iter4_reg;

assign sext_ln67_7_fu_2567_p1 = $signed(sub_ln67_fu_2561_p2);

assign sub_ln66_1_fu_2669_p2 = ($signed(sext_ln66_52_fu_2665_p1) - $signed(sext_ln66_51_fu_2654_p1));

assign sub_ln66_fu_2521_p2 = ($signed(sext_ln66_6_fu_2507_p1) - $signed(sext_ln66_50_fu_2517_p1));

assign sub_ln67_1_fu_2725_p2 = ($signed(sext_ln67_53_fu_2721_p1) - $signed(sext_ln67_52_fu_2710_p1));

assign sub_ln67_fu_2561_p2 = ($signed(sext_ln67_6_fu_2547_p1) - $signed(sext_ln67_51_fu_2557_p1));

assign sum_im_10_fu_1573_p2 = (p_0_0_0599_1131_fu_232 + p_0_0_0599_4191_fu_472);

assign sum_im_11_fu_1585_p2 = (p_0_0_0599_1233_fu_240 + p_0_0_0599_4089_fu_464);

assign sum_im_12_fu_1597_p2 = (p_0_0_0599_1335_fu_248 + p_0_0_0599_3987_fu_456);

assign sum_im_13_fu_1609_p2 = (p_0_0_0599_1437_fu_256 + p_0_0_0599_3885_fu_448);

assign sum_im_14_fu_1621_p2 = (p_0_0_0599_1539_fu_264 + p_0_0_0599_3783_fu_440);

assign sum_im_15_fu_1633_p2 = (p_0_0_0599_1641_fu_272 + p_0_0_0599_3681_fu_432);

assign sum_im_16_fu_1645_p2 = (p_0_0_0599_1743_fu_280 + p_0_0_0599_3579_fu_424);

assign sum_im_17_fu_1657_p2 = (p_0_0_0599_1845_fu_288 + p_0_0_0599_3477_fu_416);

assign sum_im_18_fu_1669_p2 = (p_0_0_0599_1947_fu_296 + p_0_0_0599_3375_fu_408);

assign sum_im_19_fu_1681_p2 = (p_0_0_0599_2049_fu_304 + p_0_0_0599_3273_fu_400);

assign sum_im_1_fu_1457_p2 = (p_0_0_0599_213_fu_160 + p_0_0_0599_49109_fu_544);

assign sum_im_20_fu_1693_p2 = (p_0_0_0599_2151_fu_312 + p_0_0_0599_3171_fu_392);

assign sum_im_21_fu_1705_p2 = (p_0_0_0599_2253_fu_320 + p_0_0_0599_3069_fu_384);

assign sum_im_22_fu_1717_p2 = (p_0_0_0599_2355_fu_328 + p_0_0_0599_2967_fu_376);

assign sum_im_23_fu_1729_p2 = (p_0_0_0599_2457_fu_336 + p_0_0_0599_2865_fu_368);

assign sum_im_24_fu_1741_p2 = (p_0_0_0599_2559_fu_344 + p_0_0_0599_2763_fu_360);

assign sum_im_2_fu_1477_p2 = (p_0_0_0599_315_fu_168 + p_0_0_0599_49107_fu_536);

assign sum_im_3_fu_1489_p2 = (p_0_0_0599_417_fu_176 + p_0_0_0599_48105_fu_528);

assign sum_im_4_fu_1501_p2 = (p_0_0_0599_519_fu_184 + p_0_0_0599_47103_fu_520);

assign sum_im_5_fu_1513_p2 = (p_0_0_0599_621_fu_192 + p_0_0_0599_46101_fu_512);

assign sum_im_6_fu_1525_p2 = (p_0_0_0599_723_fu_200 + p_0_0_0599_4599_fu_504);

assign sum_im_7_fu_1537_p2 = (p_0_0_0599_825_fu_208 + p_0_0_0599_4497_fu_496);

assign sum_im_8_fu_1549_p2 = (p_0_0_0599_927_fu_216 + p_0_0_0599_4395_fu_488);

assign sum_im_9_fu_1561_p2 = (p_0_0_0599_1029_fu_224 + p_0_0_0599_4293_fu_480);

assign sum_im_fu_1445_p2 = (sample_im_fu_1429_p4 + p_0_0_0599_111_fu_148);

assign sum_re_10_fu_1567_p2 = (p_0_0_0600_1130_fu_228 + p_0_0_0600_4190_fu_468);

assign sum_re_11_fu_1579_p2 = (p_0_0_0600_1232_fu_236 + p_0_0_0600_4088_fu_460);

assign sum_re_12_fu_1591_p2 = (p_0_0_0600_1334_fu_244 + p_0_0_0600_3986_fu_452);

assign sum_re_13_fu_1603_p2 = (p_0_0_0600_1436_fu_252 + p_0_0_0600_3884_fu_444);

assign sum_re_14_fu_1615_p2 = (p_0_0_0600_1538_fu_260 + p_0_0_0600_3782_fu_436);

assign sum_re_15_fu_1627_p2 = (p_0_0_0600_1640_fu_268 + p_0_0_0600_3680_fu_428);

assign sum_re_16_fu_1639_p2 = (p_0_0_0600_1742_fu_276 + p_0_0_0600_3578_fu_420);

assign sum_re_17_fu_1651_p2 = (p_0_0_0600_1844_fu_284 + p_0_0_0600_3476_fu_412);

assign sum_re_18_fu_1663_p2 = (p_0_0_0600_1946_fu_292 + p_0_0_0600_3374_fu_404);

assign sum_re_19_fu_1675_p2 = (p_0_0_0600_2048_fu_300 + p_0_0_0600_3272_fu_396);

assign sum_re_1_fu_1451_p2 = (p_0_0_0600_212_fu_156 + p_0_0_0600_49108_fu_540);

assign sum_re_20_fu_1687_p2 = (p_0_0_0600_2150_fu_308 + p_0_0_0600_3170_fu_388);

assign sum_re_21_fu_1699_p2 = (p_0_0_0600_2252_fu_316 + p_0_0_0600_3068_fu_380);

assign sum_re_22_fu_1711_p2 = (p_0_0_0600_2354_fu_324 + p_0_0_0600_2966_fu_372);

assign sum_re_23_fu_1723_p2 = (p_0_0_0600_2456_fu_332 + p_0_0_0600_2864_fu_364);

assign sum_re_24_fu_1735_p2 = (p_0_0_0600_2558_fu_340 + p_0_0_0600_2762_fu_356);

assign sum_re_2_fu_1471_p2 = (p_0_0_0600_314_fu_164 + p_0_0_0600_49106_fu_532);

assign sum_re_3_fu_1483_p2 = (p_0_0_0600_416_fu_172 + p_0_0_0600_48104_fu_524);

assign sum_re_4_fu_1495_p2 = (p_0_0_0600_518_fu_180 + p_0_0_0600_47102_fu_516);

assign sum_re_5_fu_1507_p2 = (p_0_0_0600_620_fu_188 + p_0_0_0600_46100_fu_508);

assign sum_re_6_fu_1519_p2 = (p_0_0_0600_722_fu_196 + p_0_0_0600_4598_fu_500);

assign sum_re_7_fu_1531_p2 = (p_0_0_0600_824_fu_204 + p_0_0_0600_4496_fu_492);

assign sum_re_8_fu_1543_p2 = (p_0_0_0600_926_fu_212 + p_0_0_0600_4394_fu_484);

assign sum_re_9_fu_1555_p2 = (p_0_0_0600_1028_fu_220 + p_0_0_0600_4292_fu_476);

assign sum_re_fu_1439_p2 = (sample_re_fu_1425_p1 + p_0_0_0600_110_fu_144);

assign tmp_10_fu_2613_p4 = {{grp_fu_3596_p3[29:4]}};

assign tmp_11_fu_2630_p4 = {{grp_fu_3605_p3[29:4]}};

assign tmp_12_fu_2685_p4 = {{add_ln66_4_fu_2679_p2[29:4]}};

assign tmp_13_fu_2741_p4 = {{add_ln67_4_fu_2735_p2[29:4]}};

assign tmp_14_fu_2765_p4 = {{grp_fu_3614_p3[29:4]}};

assign tmp_15_fu_2782_p4 = {{grp_fu_3623_p3[29:4]}};

assign tmp_16_fu_2805_p4 = {{grp_fu_3632_p3[29:4]}};

assign tmp_17_fu_2822_p4 = {{grp_fu_3641_p3[29:4]}};

assign tmp_18_fu_2877_p4 = {{add_ln66_7_fu_2871_p2[29:4]}};

assign tmp_19_fu_2933_p4 = {{add_ln67_7_fu_2927_p2[29:4]}};

assign tmp_1_fu_2285_p3 = {{tmp_fu_2275_p4}, {4'd0}};

assign tmp_20_fu_2957_p4 = {{grp_fu_3650_p3[29:4]}};

assign tmp_21_fu_2974_p4 = {{grp_fu_3659_p3[29:4]}};

assign tmp_22_fu_2997_p4 = {{grp_fu_3668_p3[29:4]}};

assign tmp_23_fu_3014_p4 = {{grp_fu_3677_p3[29:4]}};

assign tmp_24_fu_3037_p4 = {{grp_fu_3686_p3[29:4]}};

assign tmp_25_fu_3054_p4 = {{grp_fu_3695_p3[29:4]}};

assign tmp_26_fu_3077_p4 = {{grp_fu_3704_p3[29:4]}};

assign tmp_27_fu_3094_p4 = {{grp_fu_3713_p3[29:4]}};

assign tmp_28_fu_3117_p4 = {{grp_fu_3722_p3[29:4]}};

assign tmp_29_fu_3134_p4 = {{grp_fu_3731_p3[29:4]}};

assign tmp_2_fu_2325_p4 = {{add_ln67_24_fu_2319_p2[20:4]}};

assign tmp_30_fu_3157_p4 = {{grp_fu_3740_p3[29:4]}};

assign tmp_31_fu_3174_p4 = {{grp_fu_3749_p3[29:4]}};

assign tmp_32_fu_3197_p4 = {{grp_fu_3758_p3[29:4]}};

assign tmp_33_fu_3214_p4 = {{grp_fu_3767_p3[29:4]}};

assign tmp_34_fu_3237_p4 = {{grp_fu_3776_p3[29:4]}};

assign tmp_35_fu_3254_p4 = {{grp_fu_3785_p3[29:4]}};

assign tmp_36_fu_3277_p4 = {{grp_fu_3794_p3[29:4]}};

assign tmp_37_fu_3294_p4 = {{grp_fu_3803_p3[29:4]}};

assign tmp_38_fu_3317_p4 = {{grp_fu_3812_p3[29:4]}};

assign tmp_39_fu_3334_p4 = {{grp_fu_3821_p3[29:4]}};

assign tmp_3_fu_2335_p3 = {{tmp_2_fu_2325_p4}, {4'd0}};

assign tmp_40_fu_3357_p4 = {{grp_fu_3830_p3[29:4]}};

assign tmp_41_fu_3374_p4 = {{grp_fu_3839_p3[29:4]}};

assign tmp_42_fu_3397_p4 = {{grp_fu_3848_p3[29:4]}};

assign tmp_43_fu_3414_p4 = {{grp_fu_3857_p3[29:4]}};

assign tmp_44_fu_3437_p4 = {{grp_fu_3866_p3[29:4]}};

assign tmp_45_fu_3454_p4 = {{grp_fu_3875_p3[29:4]}};

assign tmp_46_fu_3477_p4 = {{grp_fu_3884_p3[29:4]}};

assign tmp_47_fu_3494_p4 = {{grp_fu_3893_p3[29:4]}};

assign tmp_48_fu_3517_p4 = {{grp_fu_3918_p3[29:4]}};

assign tmp_49_fu_3534_p4 = {{grp_fu_3927_p3[29:4]}};

assign tmp_51_fu_2297_p3 = {{sum_im_reg_4702_pp0_iter3_reg}, {3'd0}};

assign tmp_52_fu_2308_p3 = {{sum_im_reg_4702_pp0_iter3_reg}, {1'd0}};

assign tmp_53_fu_2353_p4 = {{grp_fu_3578_p3[21:4]}};

assign tmp_54_fu_2362_p3 = {{tmp_53_fu_2353_p4}, {4'd0}};

assign tmp_55_fu_2374_p4 = {{grp_fu_3587_p3[21:4]}};

assign tmp_56_fu_2383_p3 = {{tmp_55_fu_2374_p4}, {4'd0}};

assign tmp_57_fu_2395_p3 = {{sum_re_2_reg_4718_pp0_iter4_reg}, {4'd0}};

assign tmp_58_fu_2406_p3 = {{sum_re_2_reg_4718_pp0_iter4_reg}, {2'd0}};

assign tmp_59_fu_2451_p3 = {{sum_im_2_reg_4724_pp0_iter4_reg}, {4'd0}};

assign tmp_5_fu_2247_p3 = {{sum_re_reg_4696_pp0_iter3_reg}, {3'd0}};

assign tmp_60_fu_2462_p3 = {{sum_im_2_reg_4724_pp0_iter4_reg}, {2'd0}};

assign tmp_61_fu_2510_p3 = {{sum_re_3_reg_4730_pp0_iter4_reg}, {5'd0}};

assign tmp_62_fu_2550_p3 = {{sum_im_3_reg_4736_pp0_iter4_reg}, {5'd0}};

assign tmp_63_fu_2647_p3 = {{sum_re_5_reg_4752_pp0_iter6_reg}, {6'd0}};

assign tmp_64_fu_2658_p3 = {{sum_re_5_reg_4752_pp0_iter6_reg}, {2'd0}};

assign tmp_65_fu_2703_p3 = {{sum_im_5_reg_4758_pp0_iter6_reg}, {6'd0}};

assign tmp_66_fu_2714_p3 = {{sum_im_5_reg_4758_pp0_iter6_reg}, {2'd0}};

assign tmp_67_fu_2839_p3 = {{sum_re_8_reg_4784_pp0_iter8_reg}, {7'd0}};

assign tmp_68_fu_2850_p3 = {{sum_re_8_reg_4784_pp0_iter8_reg}, {1'd0}};

assign tmp_69_fu_2895_p3 = {{sum_im_8_reg_4790_pp0_iter8_reg}, {7'd0}};

assign tmp_6_fu_2258_p3 = {{sum_re_reg_4696_pp0_iter3_reg}, {1'd0}};

assign tmp_70_fu_2906_p3 = {{sum_im_8_reg_4790_pp0_iter8_reg}, {1'd0}};

assign tmp_7_fu_2433_p4 = {{add_ln66_1_fu_2427_p2[29:4]}};

assign tmp_8_fu_2489_p4 = {{add_ln67_1_fu_2483_p2[29:4]}};

assign tmp_fu_2275_p4 = {{add_ln66_24_fu_2269_p2[20:4]}};

assign trunc_ln1_fu_3551_p1 = grp_fu_3936_p3;

assign trunc_ln1_fu_3551_p4 = {{trunc_ln1_fu_3551_p1[29:14]}};

assign trunc_ln2_fu_3560_p1 = grp_fu_3945_p3;

assign trunc_ln2_fu_3560_p4 = {{trunc_ln2_fu_3560_p1[29:14]}};

endmodule //module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP
