#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-357-g734f2a076)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555563a8d40 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale 0 0;
v0x5555563cdda0_0 .var "CiN", 7 0;
v0x5555563cde80_0 .var "address_data_in", 31 0;
v0x5555563cdf70_0 .net "address_data_out", 31 0, L_0x5555563e3d80;  1 drivers
v0x5555563ce060_0 .net "begin_transaction_out", 0 0, L_0x5555563e2d40;  1 drivers
v0x5555563ce150_0 .net "burst_size_out", 7 0, L_0x5555563e4ed0;  1 drivers
v0x5555563ce2b0_0 .net "busRequest", 0 0, L_0x5555563e2440;  1 drivers
o0x7fb6c845c368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563ce3a0_0 .net "busy_in", 0 0, o0x7fb6c845c368;  0 drivers
o0x7fb6c845c398 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5555563ce490_0 .net "byte_enables_out", 3 0, o0x7fb6c845c398;  0 drivers
v0x5555563ce5a0_0 .var "clock", 0 0;
v0x5555563ce640_0 .var "data_valid_in", 0 0;
v0x5555563ce6e0_0 .net "data_valid_out", 0 0, L_0x5555563e57f0;  1 drivers
v0x5555563ce7d0_0 .net "done", 0 0, L_0x5555563dfe10;  1 drivers
v0x5555563ce870_0 .var "end_transaction_in", 0 0;
v0x5555563ce960_0 .net "end_transaction_out", 0 0, L_0x5555563e5e00;  1 drivers
o0x7fb6c845c518 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563cea50_0 .net "error_in", 0 0, o0x7fb6c845c518;  0 drivers
v0x5555563ceb40_0 .var "grantRequest", 0 0;
v0x5555563cec30_0 .net "read_n_write_out", 0 0, L_0x5555563e36c0;  1 drivers
v0x5555563ced20_0 .var "reset", 0 0;
v0x5555563cee10_0 .net "result", 31 0, L_0x5555563dff70;  1 drivers
v0x5555563ceeb0_0 .var "start", 0 0;
v0x5555563cef50_0 .var "valueA", 31 0;
v0x5555563ceff0_0 .var "valueB", 31 0;
E_0x5555563549a0 .event negedge, v0x5555563c78d0_0;
S_0x55555637abe0 .scope module, "dut" "ramDmaCi" 2 24, 3 1 0, S_0x5555563a8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 32 "address_data_in";
    .port_info 9 /OUTPUT 32 "address_data_out";
    .port_info 10 /OUTPUT 4 "byte_enables_out";
    .port_info 11 /OUTPUT 8 "burst_size_out";
    .port_info 12 /OUTPUT 1 "read_n_write_out";
    .port_info 13 /OUTPUT 1 "begin_transaction_out";
    .port_info 14 /OUTPUT 1 "end_transaction_out";
    .port_info 15 /OUTPUT 1 "data_valid_out";
    .port_info 16 /INPUT 1 "end_transaction_in";
    .port_info 17 /INPUT 1 "data_valid_in";
    .port_info 18 /INPUT 1 "busy_in";
    .port_info 19 /INPUT 1 "error_in";
    .port_info 20 /INPUT 1 "grantRequest";
    .port_info 21 /OUTPUT 1 "busRequest";
P_0x55555637ae80 .param/l "customId" 0 3 2, C4<00011011>;
L_0x7fb6c8412018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555563a85d0 .functor XNOR 1, L_0x5555563e03d0, L_0x7fb6c8412018, C4<0>, C4<0>;
L_0x5555563a1e70 .functor NOT 1, L_0x5555563e0600, C4<0>, C4<0>, C4<0>;
L_0x55555637b510 .functor AND 1, L_0x5555563a85d0, L_0x5555563a1e70, C4<1>, C4<1>;
L_0x7fb6c84120f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556398760 .functor XNOR 1, L_0x5555563e03d0, L_0x7fb6c84120f0, C4<0>, C4<0>;
L_0x5555563995c0 .functor AND 1, L_0x555556398760, L_0x5555563e0600, C4<1>, C4<1>;
L_0x7fb6c8412180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55555639a4e0 .functor XNOR 1, L_0x5555563cf590, L_0x7fb6c8412180, C4<0>, C4<0>;
L_0x55555639c2f0 .functor OR 1, L_0x5555563cf4a0, L_0x55555639a4e0, C4<0>, C4<0>;
L_0x5555563cf800 .functor AND 1, L_0x5555563995c0, L_0x55555639c2f0, C4<1>, C4<1>;
L_0x7fb6c8412258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555563cfaf0 .functor XNOR 1, L_0x5555563e03d0, L_0x7fb6c8412258, C4<0>, C4<0>;
L_0x5555563cfbf0 .functor AND 1, L_0x5555563cfaf0, L_0x5555563e0600, C4<1>, C4<1>;
L_0x5555563dfe10 .functor OR 1, L_0x5555563cf1d0, L_0x5555563cf960, C4<0>, C4<0>;
L_0x5555563dff70 .functor OR 32, L_0x5555563dfcd0, L_0x5555563e20b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6c8412330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555563e02c0 .functor XNOR 1, v0x5555563ceeb0_0, L_0x7fb6c8412330, C4<0>, C4<0>;
L_0x5555563e03d0 .functor AND 1, L_0x5555563e0140, L_0x5555563e02c0, C4<1>, C4<1>;
L_0x5555563e00d0 .functor NOT 1, v0x5555563ce5a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555563e0990 .functor AND 1, L_0x5555563e03d0, L_0x5555563e0860, C4<1>, C4<1>;
L_0x5555563e0a90 .functor AND 1, L_0x5555563e0990, L_0x5555563e0600, C4<1>, C4<1>;
v0x5555563ca6c0_0 .net/2u *"_ivl_0", 0 0, L_0x7fb6c8412018;  1 drivers
L_0x7fb6c84120a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563ca7c0_0 .net/2u *"_ivl_10", 0 0, L_0x7fb6c84120a8;  1 drivers
v0x5555563ca8a0_0 .net/2u *"_ivl_14", 0 0, L_0x7fb6c84120f0;  1 drivers
v0x5555563ca990_0 .net *"_ivl_16", 0 0, L_0x555556398760;  1 drivers
v0x5555563caa50_0 .net *"_ivl_19", 0 0, L_0x5555563995c0;  1 drivers
v0x5555563cab10_0 .net *"_ivl_2", 0 0, L_0x5555563a85d0;  1 drivers
L_0x7fb6c8412138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555563cabd0_0 .net/2u *"_ivl_20", 1 0, L_0x7fb6c8412138;  1 drivers
v0x5555563cacb0_0 .net *"_ivl_22", 0 0, L_0x5555563cf4a0;  1 drivers
v0x5555563cad70_0 .net *"_ivl_25", 0 0, L_0x5555563cf590;  1 drivers
v0x5555563caee0_0 .net/2u *"_ivl_26", 0 0, L_0x7fb6c8412180;  1 drivers
v0x5555563cafc0_0 .net *"_ivl_28", 0 0, L_0x55555639a4e0;  1 drivers
v0x5555563cb080_0 .net *"_ivl_31", 0 0, L_0x55555639c2f0;  1 drivers
v0x5555563cb140_0 .net *"_ivl_33", 0 0, L_0x5555563cf800;  1 drivers
L_0x7fb6c84121c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563cb200_0 .net/2u *"_ivl_34", 0 0, L_0x7fb6c84121c8;  1 drivers
L_0x7fb6c8412210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563cb2e0_0 .net/2u *"_ivl_36", 0 0, L_0x7fb6c8412210;  1 drivers
v0x5555563cb3c0_0 .net *"_ivl_4", 0 0, L_0x5555563a1e70;  1 drivers
v0x5555563cb4a0_0 .net/2u *"_ivl_40", 0 0, L_0x7fb6c8412258;  1 drivers
v0x5555563cb580_0 .net *"_ivl_42", 0 0, L_0x5555563cfaf0;  1 drivers
v0x5555563cb640_0 .net *"_ivl_45", 0 0, L_0x5555563cfbf0;  1 drivers
L_0x7fb6c84122a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563cb700_0 .net/2u *"_ivl_46", 31 0, L_0x7fb6c84122a0;  1 drivers
L_0x7fb6c84122e8 .functor BUFT 1, C4<00011011>, C4<0>, C4<0>, C4<0>;
v0x5555563cb7e0_0 .net/2u *"_ivl_54", 7 0, L_0x7fb6c84122e8;  1 drivers
v0x5555563cb8c0_0 .net *"_ivl_56", 0 0, L_0x5555563e0140;  1 drivers
v0x5555563cb980_0 .net/2u *"_ivl_58", 0 0, L_0x7fb6c8412330;  1 drivers
v0x5555563cba60_0 .net *"_ivl_60", 0 0, L_0x5555563e02c0;  1 drivers
v0x5555563cbb20_0 .net *"_ivl_65", 2 0, L_0x5555563e0560;  1 drivers
L_0x7fb6c8412378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555563cbc00_0 .net/2u *"_ivl_66", 2 0, L_0x7fb6c8412378;  1 drivers
v0x5555563cbce0_0 .net *"_ivl_7", 0 0, L_0x55555637b510;  1 drivers
v0x5555563cbda0_0 .net *"_ivl_73", 0 0, L_0x5555563e0860;  1 drivers
v0x5555563cbe80_0 .net *"_ivl_75", 0 0, L_0x5555563e0990;  1 drivers
L_0x7fb6c8412060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563cbf40_0 .net/2u *"_ivl_8", 0 0, L_0x7fb6c8412060;  1 drivers
v0x5555563cc020_0 .net "address_data_in", 31 0, v0x5555563cde80_0;  1 drivers
v0x5555563cc0e0_0 .net "address_data_out", 31 0, L_0x5555563e3d80;  alias, 1 drivers
v0x5555563cc1b0_0 .net "begin_transaction_out", 0 0, L_0x5555563e2d40;  alias, 1 drivers
v0x5555563cc280_0 .net "burst_size_out", 7 0, L_0x5555563e4ed0;  alias, 1 drivers
v0x5555563cc350_0 .net "busRequest", 0 0, L_0x5555563e2440;  alias, 1 drivers
v0x5555563cc420_0 .net "busy_in", 0 0, o0x7fb6c845c368;  alias, 0 drivers
v0x5555563cc4f0_0 .net "byte_enables_out", 3 0, o0x7fb6c845c398;  alias, 0 drivers
v0x5555563cc5c0_0 .net "ciN", 7 0, v0x5555563cdda0_0;  1 drivers
v0x5555563cc660_0 .net "clock", 0 0, v0x5555563ce5a0_0;  1 drivers
v0x5555563cc700_0 .var "counter", 1 0;
v0x5555563cc7a0_0 .net "dataOutA", 31 0, v0x5555563ca180_0;  1 drivers
v0x5555563cc860_0 .net "data_valid_in", 0 0, v0x5555563ce640_0;  1 drivers
v0x5555563cc930_0 .net "data_valid_out", 0 0, L_0x5555563e57f0;  alias, 1 drivers
v0x5555563cca00_0 .net "done", 0 0, L_0x5555563dfe10;  alias, 1 drivers
v0x5555563ccaa0_0 .net "doneDMA", 0 0, L_0x5555563cf1d0;  1 drivers
v0x5555563ccb40_0 .net "doneMem", 0 0, L_0x5555563cf960;  1 drivers
v0x5555563ccbe0_0 .net "end_transaction_in", 0 0, v0x5555563ce870_0;  1 drivers
v0x5555563cccb0_0 .net "end_transaction_out", 0 0, L_0x5555563e5e00;  alias, 1 drivers
v0x5555563ccd80_0 .net "error_in", 0 0, o0x7fb6c845c518;  alias, 0 drivers
v0x5555563cce50_0 .net "grantRequest", 0 0, v0x5555563ceb40_0;  1 drivers
v0x5555563ccf20_0 .net "is_memory", 0 0, L_0x5555563e0600;  1 drivers
v0x5555563ccfc0_0 .net "is_valid", 0 0, L_0x5555563e03d0;  1 drivers
v0x5555563cd090_0 .net "memAddress", 8 0, L_0x5555563e22e0;  1 drivers
v0x5555563cd180_0 .net "memDataIn", 31 0, v0x5555563ca220_0;  1 drivers
v0x5555563cd270_0 .net "memDataOut", 31 0, L_0x5555563e2840;  1 drivers
v0x5555563cd360_0 .net "memWriteEnable", 0 0, L_0x5555563e26b0;  1 drivers
v0x5555563cd450_0 .net "read_n_write_out", 0 0, L_0x5555563e36c0;  alias, 1 drivers
v0x5555563cd4f0_0 .net "reset", 0 0, v0x5555563ced20_0;  1 drivers
v0x5555563cd590_0 .net "result", 31 0, L_0x5555563dff70;  alias, 1 drivers
v0x5555563cd630_0 .net "resultDMA", 31 0, L_0x5555563e20b0;  1 drivers
v0x5555563cd6d0_0 .net "resultMem", 31 0, L_0x5555563dfcd0;  1 drivers
v0x5555563cd790_0 .net "start", 0 0, v0x5555563ceeb0_0;  1 drivers
v0x5555563cd850_0 .net "status", 1 0, L_0x5555563e1820;  1 drivers
v0x5555563cd910_0 .net "valueA", 31 0, v0x5555563cef50_0;  1 drivers
v0x5555563cd9d0_0 .net "valueB", 31 0, v0x5555563ceff0_0;  1 drivers
L_0x5555563cf1d0 .functor MUXZ 1, L_0x7fb6c84120a8, L_0x7fb6c8412060, L_0x55555637b510, C4<>;
L_0x5555563cf4a0 .cmp/eq 2, v0x5555563cc700_0, L_0x7fb6c8412138;
L_0x5555563cf590 .part v0x5555563cef50_0, 9, 1;
L_0x5555563cf960 .functor MUXZ 1, L_0x7fb6c8412210, L_0x7fb6c84121c8, L_0x5555563cf800, C4<>;
L_0x5555563dfcd0 .functor MUXZ 32, L_0x7fb6c84122a0, v0x5555563ca180_0, L_0x5555563cfbf0, C4<>;
L_0x5555563e0140 .cmp/eq 8, v0x5555563cdda0_0, L_0x7fb6c84122e8;
L_0x5555563e0560 .part v0x5555563cef50_0, 10, 3;
L_0x5555563e0600 .cmp/eq 3, L_0x5555563e0560, L_0x7fb6c8412378;
L_0x5555563e0860 .part v0x5555563cef50_0, 9, 1;
L_0x5555563e0b00 .part v0x5555563cef50_0, 0, 9;
L_0x5555563e6130 .part v0x5555563cef50_0, 9, 1;
L_0x5555563e61d0 .part v0x5555563cef50_0, 10, 3;
S_0x555556331b50 .scope module, "dmaController" "DMAController" 3 69, 4 1 0, S_0x55555637abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "validInstruction";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 3 "configurationBits";
    .port_info 5 /OUTPUT 32 "readSettings";
    .port_info 6 /INPUT 32 "writeSettings";
    .port_info 7 /OUTPUT 2 "status";
    .port_info 8 /OUTPUT 9 "memAddress";
    .port_info 9 /INPUT 32 "memDataIn";
    .port_info 10 /OUTPUT 32 "memDataOut";
    .port_info 11 /OUTPUT 1 "memWriteEnable";
    .port_info 12 /INPUT 32 "address_data_in";
    .port_info 13 /OUTPUT 32 "address_data_out";
    .port_info 14 /OUTPUT 4 "byte_enables_out";
    .port_info 15 /OUTPUT 8 "burst_size_out";
    .port_info 16 /OUTPUT 1 "read_n_write_out";
    .port_info 17 /OUTPUT 1 "begin_transaction_out";
    .port_info 18 /OUTPUT 1 "end_transaction_out";
    .port_info 19 /OUTPUT 1 "data_valid_out";
    .port_info 20 /INPUT 1 "end_transaction_in";
    .port_info 21 /INPUT 1 "data_valid_in";
    .port_info 22 /INPUT 1 "busy_in";
    .port_info 23 /INPUT 1 "error_in";
    .port_info 24 /INPUT 1 "grantRequest";
    .port_info 25 /OUTPUT 1 "busRequest";
P_0x55555633eba0 .param/l "C2R" 0 4 32, C4<110>;
P_0x55555633ebe0 .param/l "CLOSE" 0 4 30, C4<100>;
P_0x55555633ec20 .param/l "IDLE" 1 4 26, C4<000>;
P_0x55555633ec60 .param/l "INIT" 1 4 28, C4<010>;
P_0x55555633eca0 .param/l "READ" 0 4 29, C4<011>;
P_0x55555633ece0 .param/l "REQUEST" 0 4 27, C4<001>;
P_0x55555633ed20 .param/l "WRITE" 0 4 31, C4<101>;
L_0x5555563e1820 .functor BUFZ 2, v0x5555563c89f0_0, C4<00>, C4<00>, C4<00>;
L_0x5555563e22e0 .functor BUFZ 9, v0x5555563c80b0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fb6c84127b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555563e24e0 .functor XNOR 1, v0x5555563ce640_0, L_0x7fb6c84127b0, C4<0>, C4<0>;
L_0x5555563e25a0 .functor AND 1, L_0x5555563e2350, L_0x5555563e24e0, C4<1>, C4<1>;
L_0x5555563e2840 .functor BUFZ 32, v0x5555563cde80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb6c8412e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555563e4170 .functor XNOR 1, L_0x5555563e5220, L_0x7fb6c8412e28, C4<0>, C4<0>;
L_0x5555563e5360 .functor AND 1, L_0x5555563e4fc0, L_0x5555563e4170, C4<1>, C4<1>;
L_0x5555563e5690 .functor AND 1, L_0x5555563e5360, L_0x5555563e5470, C4<1>, C4<1>;
L_0x5555563e5cf0 .functor OR 1, L_0x5555563e5980, L_0x5555563e5c00, C4<0>, C4<0>;
v0x5555563a86e0_0 .net *"_ivl_0", 31 0, L_0x5555563e0c00;  1 drivers
L_0x7fb6c8412498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555563a1fc0_0 .net/2u *"_ivl_10", 2 0, L_0x7fb6c8412498;  1 drivers
L_0x7fb6c8412a38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555637b620_0 .net/2u *"_ivl_102", 2 0, L_0x7fb6c8412a38;  1 drivers
v0x555556398830_0 .net *"_ivl_104", 0 0, L_0x5555563e2ed0;  1 drivers
v0x5555563996d0_0 .net *"_ivl_107", 0 0, L_0x5555563e3040;  1 drivers
v0x55555639a5f0_0 .net *"_ivl_108", 31 0, L_0x5555563e30e0;  1 drivers
L_0x7fb6c8412a80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555639c400_0 .net *"_ivl_111", 30 0, L_0x7fb6c8412a80;  1 drivers
L_0x7fb6c8412ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555563c2670_0 .net/2u *"_ivl_112", 31 0, L_0x7fb6c8412ac8;  1 drivers
v0x5555563c2750_0 .net *"_ivl_114", 0 0, L_0x5555563e3300;  1 drivers
L_0x7fb6c8412b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c2810_0 .net/2u *"_ivl_116", 0 0, L_0x7fb6c8412b10;  1 drivers
L_0x7fb6c8412b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c28f0_0 .net/2u *"_ivl_118", 0 0, L_0x7fb6c8412b58;  1 drivers
v0x5555563c29d0_0 .net *"_ivl_12", 0 0, L_0x5555563e0de0;  1 drivers
v0x5555563c2a90_0 .net *"_ivl_120", 0 0, L_0x5555563e3440;  1 drivers
L_0x7fb6c8412ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c2b70_0 .net/2u *"_ivl_122", 0 0, L_0x7fb6c8412ba0;  1 drivers
L_0x7fb6c8412be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555563c2c50_0 .net/2u *"_ivl_126", 2 0, L_0x7fb6c8412be8;  1 drivers
v0x5555563c2d30_0 .net *"_ivl_128", 0 0, L_0x5555563e3850;  1 drivers
L_0x7fb6c8412c30 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555563c2df0_0 .net/2u *"_ivl_130", 2 0, L_0x7fb6c8412c30;  1 drivers
v0x5555563c2ed0_0 .net *"_ivl_132", 0 0, L_0x5555563e3a40;  1 drivers
L_0x7fb6c8412c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c2f90_0 .net/2u *"_ivl_134", 31 0, L_0x7fb6c8412c78;  1 drivers
v0x5555563c3070_0 .net *"_ivl_136", 31 0, L_0x5555563e3b30;  1 drivers
L_0x7fb6c84124e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555563c3150_0 .net/2u *"_ivl_14", 2 0, L_0x7fb6c84124e0;  1 drivers
L_0x7fb6c8412cc0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555563c3230_0 .net/2u *"_ivl_140", 2 0, L_0x7fb6c8412cc0;  1 drivers
v0x5555563c3310_0 .net *"_ivl_142", 0 0, L_0x5555563e3ec0;  1 drivers
v0x5555563c33d0_0 .net *"_ivl_144", 9 0, L_0x5555563e40d0;  1 drivers
v0x5555563c34b0_0 .net *"_ivl_146", 9 0, L_0x5555563e4230;  1 drivers
L_0x7fb6c8412d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c3590_0 .net *"_ivl_149", 0 0, L_0x7fb6c8412d08;  1 drivers
v0x5555563c3670_0 .net *"_ivl_150", 0 0, L_0x5555563e44a0;  1 drivers
v0x5555563c3730_0 .net *"_ivl_152", 9 0, L_0x5555563e45e0;  1 drivers
v0x5555563c3810_0 .net *"_ivl_155", 7 0, L_0x5555563e4320;  1 drivers
v0x5555563c38f0_0 .net *"_ivl_156", 9 0, L_0x5555563e4810;  1 drivers
L_0x7fb6c8412d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555563c39d0_0 .net *"_ivl_159", 1 0, L_0x7fb6c8412d50;  1 drivers
v0x5555563c3ab0_0 .net *"_ivl_16", 0 0, L_0x5555563e0ed0;  1 drivers
v0x5555563c3b70_0 .net *"_ivl_160", 9 0, L_0x5555563e4a50;  1 drivers
L_0x7fb6c8412d98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c3c50_0 .net/2u *"_ivl_162", 9 0, L_0x7fb6c8412d98;  1 drivers
v0x5555563c3d30_0 .net *"_ivl_164", 9 0, L_0x5555563e4be0;  1 drivers
L_0x7fb6c8412de0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555563c3e10_0 .net/2u *"_ivl_168", 2 0, L_0x7fb6c8412de0;  1 drivers
v0x5555563c3ef0_0 .net *"_ivl_170", 0 0, L_0x5555563e4fc0;  1 drivers
v0x5555563c3fb0_0 .net *"_ivl_173", 0 0, L_0x5555563e5220;  1 drivers
v0x5555563c4090_0 .net/2u *"_ivl_174", 0 0, L_0x7fb6c8412e28;  1 drivers
v0x5555563c4170_0 .net *"_ivl_176", 0 0, L_0x5555563e4170;  1 drivers
v0x5555563c4230_0 .net *"_ivl_179", 0 0, L_0x5555563e5360;  1 drivers
v0x5555563c42f0_0 .net *"_ivl_18", 31 0, L_0x5555563e1010;  1 drivers
v0x5555563c43d0_0 .net *"_ivl_181", 0 0, L_0x5555563e5470;  1 drivers
v0x5555563c4490_0 .net *"_ivl_183", 0 0, L_0x5555563e5690;  1 drivers
L_0x7fb6c8412e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c4550_0 .net/2u *"_ivl_184", 0 0, L_0x7fb6c8412e70;  1 drivers
L_0x7fb6c8412eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c4630_0 .net/2u *"_ivl_186", 0 0, L_0x7fb6c8412eb8;  1 drivers
L_0x7fb6c8412f00 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555563c4710_0 .net/2u *"_ivl_190", 2 0, L_0x7fb6c8412f00;  1 drivers
v0x5555563c47f0_0 .net *"_ivl_192", 0 0, L_0x5555563e5980;  1 drivers
L_0x7fb6c8412f48 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555563c48b0_0 .net/2u *"_ivl_194", 2 0, L_0x7fb6c8412f48;  1 drivers
v0x5555563c4990_0 .net *"_ivl_196", 0 0, L_0x5555563e5c00;  1 drivers
v0x5555563c4a50_0 .net *"_ivl_199", 0 0, L_0x5555563e5cf0;  1 drivers
L_0x7fb6c8412f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c4b10_0 .net/2u *"_ivl_200", 0 0, L_0x7fb6c8412f90;  1 drivers
L_0x7fb6c8412fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c4bf0_0 .net/2u *"_ivl_202", 0 0, L_0x7fb6c8412fd8;  1 drivers
L_0x7fb6c8412528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c4cd0_0 .net *"_ivl_21", 22 0, L_0x7fb6c8412528;  1 drivers
L_0x7fb6c8412570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555563c4db0_0 .net/2u *"_ivl_22", 2 0, L_0x7fb6c8412570;  1 drivers
v0x5555563c4e90_0 .net *"_ivl_24", 0 0, L_0x5555563e1100;  1 drivers
v0x5555563c4f50_0 .net *"_ivl_26", 31 0, L_0x5555563e1230;  1 drivers
L_0x7fb6c84125b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c5030_0 .net *"_ivl_29", 21 0, L_0x7fb6c84125b8;  1 drivers
L_0x7fb6c84123c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c5110_0 .net *"_ivl_3", 30 0, L_0x7fb6c84123c0;  1 drivers
L_0x7fb6c8412600 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555563c51f0_0 .net/2u *"_ivl_30", 2 0, L_0x7fb6c8412600;  1 drivers
v0x5555563c52d0_0 .net *"_ivl_32", 0 0, L_0x5555563e1320;  1 drivers
v0x5555563c5390_0 .net *"_ivl_34", 31 0, L_0x5555563e1410;  1 drivers
L_0x7fb6c8412648 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c5470_0 .net *"_ivl_37", 22 0, L_0x7fb6c8412648;  1 drivers
L_0x7fb6c8412690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555563c5550_0 .net/2u *"_ivl_38", 2 0, L_0x7fb6c8412690;  1 drivers
L_0x7fb6c8412408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c5630_0 .net/2u *"_ivl_4", 31 0, L_0x7fb6c8412408;  1 drivers
v0x5555563c5710_0 .net *"_ivl_40", 0 0, L_0x5555563e1500;  1 drivers
v0x5555563c57d0_0 .net *"_ivl_42", 31 0, L_0x5555563e1680;  1 drivers
L_0x7fb6c84126d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c58b0_0 .net *"_ivl_45", 29 0, L_0x7fb6c84126d8;  1 drivers
L_0x7fb6c8412720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c5990_0 .net/2u *"_ivl_46", 31 0, L_0x7fb6c8412720;  1 drivers
v0x5555563c5a70_0 .net *"_ivl_48", 31 0, L_0x5555563e1780;  1 drivers
v0x5555563c5b50_0 .net *"_ivl_50", 31 0, L_0x5555563e19b0;  1 drivers
v0x5555563c5c30_0 .net *"_ivl_52", 31 0, L_0x5555563e1b40;  1 drivers
v0x5555563c5d10_0 .net *"_ivl_54", 31 0, L_0x5555563e1d50;  1 drivers
v0x5555563c5df0_0 .net *"_ivl_56", 31 0, L_0x5555563e1ee0;  1 drivers
v0x5555563c5ed0_0 .net *"_ivl_6", 0 0, L_0x5555563e0ca0;  1 drivers
L_0x7fb6c8412768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555563c5f90_0 .net/2u *"_ivl_64", 2 0, L_0x7fb6c8412768;  1 drivers
v0x5555563c6070_0 .net *"_ivl_66", 0 0, L_0x5555563e2350;  1 drivers
v0x5555563c6130_0 .net/2u *"_ivl_68", 0 0, L_0x7fb6c84127b0;  1 drivers
v0x5555563c6210_0 .net *"_ivl_70", 0 0, L_0x5555563e24e0;  1 drivers
v0x5555563c62d0_0 .net *"_ivl_73", 0 0, L_0x5555563e25a0;  1 drivers
L_0x7fb6c84127f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c6390_0 .net/2u *"_ivl_74", 0 0, L_0x7fb6c84127f8;  1 drivers
L_0x7fb6c8412840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c6470_0 .net/2u *"_ivl_76", 0 0, L_0x7fb6c8412840;  1 drivers
L_0x7fb6c8412450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555563c6550_0 .net/2u *"_ivl_8", 31 0, L_0x7fb6c8412450;  1 drivers
L_0x7fb6c8412888 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555563c6630_0 .net/2u *"_ivl_82", 2 0, L_0x7fb6c8412888;  1 drivers
v0x5555563c6710_0 .net *"_ivl_84", 0 0, L_0x5555563e28b0;  1 drivers
L_0x7fb6c84128d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c67d0_0 .net/2u *"_ivl_86", 0 0, L_0x7fb6c84128d0;  1 drivers
L_0x7fb6c8412918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c68b0_0 .net/2u *"_ivl_88", 0 0, L_0x7fb6c8412918;  1 drivers
L_0x7fb6c8412960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555563c6990_0 .net/2u *"_ivl_92", 2 0, L_0x7fb6c8412960;  1 drivers
v0x5555563c6a70_0 .net *"_ivl_94", 0 0, L_0x5555563e2b90;  1 drivers
L_0x7fb6c84129a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555563c6b30_0 .net/2u *"_ivl_96", 0 0, L_0x7fb6c84129a8;  1 drivers
L_0x7fb6c84129f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c6c10_0 .net/2u *"_ivl_98", 0 0, L_0x7fb6c84129f0;  1 drivers
v0x5555563c6cf0_0 .net "address_data_in", 31 0, v0x5555563cde80_0;  alias, 1 drivers
v0x5555563c6dd0_0 .net "address_data_out", 31 0, L_0x5555563e3d80;  alias, 1 drivers
v0x5555563c6eb0_0 .net "begin_transaction_out", 0 0, L_0x5555563e2d40;  alias, 1 drivers
v0x5555563c6f70_0 .var "blockCounter", 9 0;
v0x5555563c7050_0 .var "blockCounterCurr", 9 0;
v0x5555563c7130_0 .var "blockSize", 9 0;
v0x5555563c7210_0 .var "burstCounter", 8 0;
v0x5555563c72f0_0 .var "burstSize", 8 0;
v0x5555563c73d0_0 .net "burst_size_out", 7 0, L_0x5555563e4ed0;  alias, 1 drivers
v0x5555563c74b0_0 .var "busAddress", 31 0;
v0x5555563c7590_0 .net "busRequest", 0 0, L_0x5555563e2440;  alias, 1 drivers
v0x5555563c7650_0 .var "busStart", 31 0;
v0x5555563c7730_0 .net "busy_in", 0 0, o0x7fb6c845c368;  alias, 0 drivers
v0x5555563c77f0_0 .net "byte_enables_out", 3 0, o0x7fb6c845c398;  alias, 0 drivers
v0x5555563c78d0_0 .net "clock", 0 0, v0x5555563ce5a0_0;  alias, 1 drivers
v0x5555563c7990_0 .net "configurationBits", 2 0, L_0x5555563e61d0;  1 drivers
v0x5555563c7a70_0 .var "controlRegister", 1 0;
v0x5555563c7b50_0 .net "data_valid_in", 0 0, v0x5555563ce640_0;  alias, 1 drivers
v0x5555563c7c10_0 .net "data_valid_out", 0 0, L_0x5555563e57f0;  alias, 1 drivers
v0x5555563c7cd0_0 .net "end_transaction_in", 0 0, v0x5555563ce870_0;  alias, 1 drivers
v0x5555563c7d90_0 .net "end_transaction_out", 0 0, L_0x5555563e5e00;  alias, 1 drivers
v0x5555563c7e50_0 .net "error_in", 0 0, o0x7fb6c845c518;  alias, 0 drivers
v0x5555563c7f10_0 .net "grantRequest", 0 0, v0x5555563ceb40_0;  alias, 1 drivers
v0x5555563c7fd0_0 .net "memAddress", 8 0, L_0x5555563e22e0;  alias, 1 drivers
v0x5555563c80b0_0 .var "memAddress_r", 8 0;
v0x5555563c8190_0 .var "memCounter", 0 2;
v0x5555563c8270_0 .net "memDataIn", 31 0, v0x5555563ca220_0;  alias, 1 drivers
v0x5555563c8350_0 .net "memDataOut", 31 0, L_0x5555563e2840;  alias, 1 drivers
v0x5555563c8430_0 .net "memWriteEnable", 0 0, L_0x5555563e26b0;  alias, 1 drivers
v0x5555563c84f0_0 .var "memoryStart", 8 0;
v0x5555563c85d0_0 .net "readSettings", 31 0, L_0x5555563e20b0;  alias, 1 drivers
v0x5555563c86b0_0 .net "read_n_write_out", 0 0, L_0x5555563e36c0;  alias, 1 drivers
v0x5555563c8770_0 .net "reset", 0 0, v0x5555563ced20_0;  alias, 1 drivers
v0x5555563c8830_0 .var "state", 2 0;
v0x5555563c8910_0 .net "status", 1 0, L_0x5555563e1820;  alias, 1 drivers
v0x5555563c89f0_0 .var "statusRegister", 1 0;
v0x5555563c8ad0_0 .net "validInstruction", 0 0, L_0x5555563e03d0;  alias, 1 drivers
v0x5555563c8b90_0 .net "writeEnable", 0 0, L_0x5555563e6130;  1 drivers
v0x5555563c9460_0 .net "writeSettings", 31 0, v0x5555563ceff0_0;  alias, 1 drivers
E_0x55555634d900 .event posedge, v0x5555563c78d0_0;
L_0x5555563e0c00 .concat [ 1 31 0 0], L_0x5555563e03d0, L_0x7fb6c84123c0;
L_0x5555563e0ca0 .cmp/eq 32, L_0x5555563e0c00, L_0x7fb6c8412408;
L_0x5555563e0de0 .cmp/eq 3, L_0x5555563e61d0, L_0x7fb6c8412498;
L_0x5555563e0ed0 .cmp/eq 3, L_0x5555563e61d0, L_0x7fb6c84124e0;
L_0x5555563e1010 .concat [ 9 23 0 0], v0x5555563c84f0_0, L_0x7fb6c8412528;
L_0x5555563e1100 .cmp/eq 3, L_0x5555563e61d0, L_0x7fb6c8412570;
L_0x5555563e1230 .concat [ 10 22 0 0], v0x5555563c7130_0, L_0x7fb6c84125b8;
L_0x5555563e1320 .cmp/eq 3, L_0x5555563e61d0, L_0x7fb6c8412600;
L_0x5555563e1410 .concat [ 9 23 0 0], v0x5555563c72f0_0, L_0x7fb6c8412648;
L_0x5555563e1500 .cmp/eq 3, L_0x5555563e61d0, L_0x7fb6c8412690;
L_0x5555563e1680 .concat [ 2 30 0 0], v0x5555563c89f0_0, L_0x7fb6c84126d8;
L_0x5555563e1780 .functor MUXZ 32, L_0x7fb6c8412720, L_0x5555563e1680, L_0x5555563e1500, C4<>;
L_0x5555563e19b0 .functor MUXZ 32, L_0x5555563e1780, L_0x5555563e1410, L_0x5555563e1320, C4<>;
L_0x5555563e1b40 .functor MUXZ 32, L_0x5555563e19b0, L_0x5555563e1230, L_0x5555563e1100, C4<>;
L_0x5555563e1d50 .functor MUXZ 32, L_0x5555563e1b40, L_0x5555563e1010, L_0x5555563e0ed0, C4<>;
L_0x5555563e1ee0 .functor MUXZ 32, L_0x5555563e1d50, v0x5555563c7650_0, L_0x5555563e0de0, C4<>;
L_0x5555563e20b0 .functor MUXZ 32, L_0x5555563e1ee0, L_0x7fb6c8412450, L_0x5555563e0ca0, C4<>;
L_0x5555563e2350 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412768;
L_0x5555563e26b0 .functor MUXZ 1, L_0x7fb6c8412840, L_0x7fb6c84127f8, L_0x5555563e25a0, C4<>;
L_0x5555563e28b0 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412888;
L_0x5555563e2440 .functor MUXZ 1, L_0x7fb6c8412918, L_0x7fb6c84128d0, L_0x5555563e28b0, C4<>;
L_0x5555563e2b90 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412960;
L_0x5555563e2d40 .functor MUXZ 1, L_0x7fb6c84129f0, L_0x7fb6c84129a8, L_0x5555563e2b90, C4<>;
L_0x5555563e2ed0 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412a38;
L_0x5555563e3040 .part v0x5555563c7a70_0, 0, 1;
L_0x5555563e30e0 .concat [ 1 31 0 0], L_0x5555563e3040, L_0x7fb6c8412a80;
L_0x5555563e3300 .cmp/eq 32, L_0x5555563e30e0, L_0x7fb6c8412ac8;
L_0x5555563e3440 .functor MUXZ 1, L_0x7fb6c8412b58, L_0x7fb6c8412b10, L_0x5555563e3300, C4<>;
L_0x5555563e36c0 .functor MUXZ 1, L_0x7fb6c8412ba0, L_0x5555563e3440, L_0x5555563e2ed0, C4<>;
L_0x5555563e3850 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412be8;
L_0x5555563e3a40 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412c30;
L_0x5555563e3b30 .functor MUXZ 32, L_0x7fb6c8412c78, v0x5555563ca220_0, L_0x5555563e3a40, C4<>;
L_0x5555563e3d80 .functor MUXZ 32, L_0x5555563e3b30, v0x5555563c74b0_0, L_0x5555563e3850, C4<>;
L_0x5555563e3ec0 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412cc0;
L_0x5555563e40d0 .arith/sub 10, v0x5555563c7130_0, v0x5555563c7050_0;
L_0x5555563e4230 .concat [ 9 1 0 0], v0x5555563c72f0_0, L_0x7fb6c8412d08;
L_0x5555563e44a0 .cmp/gt 10, L_0x5555563e4230, L_0x5555563e40d0;
L_0x5555563e45e0 .arith/sub 10, v0x5555563c7130_0, v0x5555563c7050_0;
L_0x5555563e4320 .part v0x5555563c72f0_0, 0, 8;
L_0x5555563e4810 .concat [ 8 2 0 0], L_0x5555563e4320, L_0x7fb6c8412d50;
L_0x5555563e4a50 .functor MUXZ 10, L_0x5555563e4810, L_0x5555563e45e0, L_0x5555563e44a0, C4<>;
L_0x5555563e4be0 .functor MUXZ 10, L_0x7fb6c8412d98, L_0x5555563e4a50, L_0x5555563e3ec0, C4<>;
L_0x5555563e4ed0 .part L_0x5555563e4be0, 0, 8;
L_0x5555563e4fc0 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412de0;
L_0x5555563e5220 .part v0x5555563c8190_0, 0, 1;
L_0x5555563e5470 .reduce/nor o0x7fb6c845c368;
L_0x5555563e57f0 .functor MUXZ 1, L_0x7fb6c8412eb8, L_0x7fb6c8412e70, L_0x5555563e5690, C4<>;
L_0x5555563e5980 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412f00;
L_0x5555563e5c00 .cmp/eq 3, v0x5555563c8830_0, L_0x7fb6c8412f48;
L_0x5555563e5e00 .functor MUXZ 1, L_0x7fb6c8412fd8, L_0x7fb6c8412f90, L_0x5555563e5cf0, C4<>;
S_0x5555563c9880 .scope module, "memory" "dualPortSSRAM" 3 56, 5 1 0, S_0x55555637abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x5555562fa9f0 .param/l "bitwidth" 0 5 1, +C4<00000000000000000000000000100000>;
P_0x5555562faa30 .param/l "nrOfEntries" 0 5 1, +C4<00000000000000000000001000000000>;
P_0x5555562faa70 .param/l "readAfterWrite" 0 5 1, +C4<00000000000000000000000000000000>;
v0x5555563c9c90_0 .net "addressA", 8 0, L_0x5555563e0b00;  1 drivers
v0x5555563c9d90_0 .net "addressB", 8 0, L_0x5555563e22e0;  alias, 1 drivers
v0x5555563c9e50_0 .net "clockA", 0 0, v0x5555563ce5a0_0;  alias, 1 drivers
v0x5555563c9f20_0 .net "clockB", 0 0, L_0x5555563e00d0;  1 drivers
v0x5555563c9fc0_0 .net "dataInA", 31 0, v0x5555563ceff0_0;  alias, 1 drivers
v0x5555563ca0b0_0 .net "dataInB", 31 0, L_0x5555563e2840;  alias, 1 drivers
v0x5555563ca180_0 .var "dataOutA", 31 0;
v0x5555563ca220_0 .var "dataOutB", 31 0;
v0x5555563ca310 .array "memoryContent", 0 511, 31 0;
v0x5555563ca3b0_0 .net "writeEnableA", 0 0, L_0x5555563e0a90;  1 drivers
v0x5555563ca470_0 .net "writeEnableB", 0 0, L_0x5555563e26b0;  alias, 1 drivers
E_0x55555634db30 .event posedge, v0x5555563c9f20_0;
    .scope S_0x5555563c9880;
T_0 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563ca3b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5555563c9fc0_0;
    %load/vec4 v0x5555563c9c90_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555563ca310, 4, 0;
T_0.0 ;
    %load/vec4 v0x5555563c9c90_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555563ca310, 4;
    %store/vec4 v0x5555563ca180_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555563c9880;
T_1 ;
    %wait E_0x55555634db30;
    %load/vec4 v0x5555563ca470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555563ca0b0_0;
    %load/vec4 v0x5555563c9d90_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555563ca310, 4, 0;
T_1.0 ;
    %load/vec4 v0x5555563c9d90_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555563ca310, 4;
    %store/vec4 v0x5555563ca220_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556331b50;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555563c8190_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x555556331b50;
T_3 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563c8770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555563c7650_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555563c84f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555563c7130_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555563c72f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555563c89f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555563c7a70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555563c8ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x5555563c8b90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5555563c7990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5555563c9460_0;
    %assign/vec4 v0x5555563c7650_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5555563c9460_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555563c84f0_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5555563c9460_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555563c7130_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5555563c9460_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x5555563c72f0_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5555563c9460_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555563c7a70_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555556331b50;
T_4 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563c8770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555563c80b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 3, 0, 3;
    %jmp/1 T_4.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_4.5;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x5555563c7b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5555563c80b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5555563c80b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5555563c84f0_0;
    %assign/vec4 v0x5555563c80b0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5555563c80b0_0;
    %assign/vec4 v0x5555563c80b0_0, 0;
T_4.7 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556331b50;
T_5 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563c8770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8190_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x5555563c7730_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5555563c8190_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %load/vec4 v0x5555563c8190_0;
    %addi 1, 0, 3;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v0x5555563c8190_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8190_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5555563c8190_0;
    %assign/vec4 v0x5555563c8190_0, 0;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556331b50;
T_6 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563c8770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555563c7210_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555563c6f70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555563c7050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555563c74b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 3, 0, 3;
    %jmp/1 T_6.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_6.5;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x5555563c7b50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5555563c7210_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5555563c7210_0, 0;
    %load/vec4 v0x5555563c6f70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555563c6f70_0, 0;
    %load/vec4 v0x5555563c7050_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555563c7050_0, 0;
    %load/vec4 v0x5555563c74b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555563c74b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5555563c8830_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555563c7210_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555563c6f70_0, 0;
    %load/vec4 v0x5555563c7650_0;
    %assign/vec4 v0x5555563c74b0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5555563c7050_0;
    %assign/vec4 v0x5555563c7050_0, 0;
    %load/vec4 v0x5555563c7210_0;
    %assign/vec4 v0x5555563c7210_0, 0;
    %load/vec4 v0x5555563c6f70_0;
    %assign/vec4 v0x5555563c6f70_0, 0;
    %load/vec4 v0x5555563c74b0_0;
    %assign/vec4 v0x5555563c74b0_0, 0;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555556331b50;
T_7 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563c8770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555563c8830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x5555563c7a70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555563c7a70_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555563c89f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
T_7.12 ;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x5555563c7f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
T_7.14 ;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555563c7a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x5555563c7e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x5555563c7cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x5555563c6f70_0;
    %load/vec4 v0x5555563c7130_0;
    %cmp/e;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
T_7.20 ;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
T_7.18 ;
T_7.16 ;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x5555563c7e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x5555563c6f70_0;
    %load/vec4 v0x5555563c7130_0;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x5555563c7210_0;
    %load/vec4 v0x5555563c72f0_0;
    %cmp/e;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
T_7.26 ;
T_7.24 ;
T_7.22 ;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555563c89f0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555563c8830_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555637abe0;
T_8 ;
    %wait E_0x55555634d900;
    %load/vec4 v0x5555563cd4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555563cc700_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555563cc700_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_8.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555563ccfc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_8.5;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5555563cd910_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
T_8.4;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x5555563cc700_0;
    %addi 1, 0, 2;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x5555563cc700_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555563a8d40;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ced20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce5a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x5555563ce5a0_0;
    %inv;
    %store/vec4 v0x5555563ce5a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ced20_0, 0, 1;
T_9.2 ;
    %delay 5, 0;
    %load/vec4 v0x5555563ce5a0_0;
    %inv;
    %store/vec4 v0x5555563ce5a0_0, 0, 1;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_0x5555563a8d40;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ceeb0_0, 0, 1;
    %pushi/vec4 27, 0, 8;
    %store/vec4 v0x5555563cdda0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ceb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 1;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 3;
    %pushi/vec4 5, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563ceff0_0, 4, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 3;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563ceff0_0, 4, 8;
    %pushi/vec4 3, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 3;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563ceff0_0, 4, 9;
    %pushi/vec4 3, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555563ceff0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563cef50_0, 4, 3;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555563ceff0_0, 4, 2;
    %pushi/vec4 3, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555563cef50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555563ceff0_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %wait E_0x55555634d900;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %wait E_0x55555634d900;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5555563cde80_0, 0, 32;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %wait E_0x55555634d900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ce870_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.11, 5;
    %jmp/1 T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.10;
T_10.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563ceeb0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.13, 5;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5555563549a0;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %vpi_call 2 139 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5555563a8d40;
T_11 ;
    %vpi_call 2 145 "$dumpfile", "ramDmaCi.vcd" {0 0 0};
    %vpi_call 2 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555637abe0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
