SBY 19:40:39 [./simple_immediate_assert_statement_pass] Removing directory '/home/dhk/projects/verilog-1800-2003-tests/sby/slang/simple_immediate_assert_statement_pass'.
SBY 19:40:39 [./simple_immediate_assert_statement_pass] Copy '/home/dhk/projects/verilog-1800-2003-tests/sby/slang/../../tests/simple_immediate_assert_statement_pass.sv' to '/home/dhk/projects/verilog-1800-2003-tests/sby/slang/simple_immediate_assert_statement_pass/src/simple_immediate_assert_statement_pass.sv'.
SBY 19:40:39 [./simple_immediate_assert_statement_pass] engine_0: smtbmc
SBY 19:40:39 [./simple_immediate_assert_statement_pass] base: starting process "cd ./simple_immediate_assert_statement_pass/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 19:40:39 [./simple_immediate_assert_statement_pass] base: Top level design units:
SBY 19:40:39 [./simple_immediate_assert_statement_pass] base: simple_immediate_assert_statement
SBY 19:40:39 [./simple_immediate_assert_statement_pass] base: Build succeeded: 0 errors, 0 warnings
SBY 19:40:39 [./simple_immediate_assert_statement_pass] base: finished (returncode=0)
SBY 19:40:39 [./simple_immediate_assert_statement_pass] prep: starting process "cd ./simple_immediate_assert_statement_pass/model; yosys -ql design_prep.log design_prep.ys"
SBY 19:40:39 [./simple_immediate_assert_statement_pass] prep: Warning: Wire simple_immediate_assert_statement.$1 is used but has no driver.
SBY 19:40:39 [./simple_immediate_assert_statement_pass] prep: finished (returncode=0)
SBY 19:40:39 [./simple_immediate_assert_statement_pass] smt2: starting process "cd ./simple_immediate_assert_statement_pass/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 19:40:39 [./simple_immediate_assert_statement_pass] smt2: finished (returncode=0)
SBY 19:40:39 [./simple_immediate_assert_statement_pass] engine_0.basecase: starting process "cd ./simple_immediate_assert_statement_pass; yosys-smtbmc --presat --unroll --noprogress -t 5  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 19:40:39 [./simple_immediate_assert_statement_pass] engine_0.induction: starting process "cd ./simple_immediate_assert_statement_pass; yosys-smtbmc --presat --unroll -i --noprogress -t 5  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2"
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: ##   0:00:00  Solver: yices
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: ##   0:00:00  Trying induction in step 5..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: ##   0:00:00  Status: passed
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Solver: yices
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: finished (returncode=0)
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.induction: Status returned by engine for induction: pass
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assumptions in step 4..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Checking assertions in step 4..
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: ##   0:00:00  Status: passed
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: finished (returncode=0)
SBY 19:40:40 [./simple_immediate_assert_statement_pass] engine_0.basecase: Status returned by engine for basecase: pass
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: engine_0 (smtbmc) returned pass for basecase
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: engine_0 (smtbmc) returned pass for induction
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: engine_0 did not produce any traces
SBY 19:40:40 [./simple_immediate_assert_statement_pass] summary: successful proof by k-induction.
SBY 19:40:40 [./simple_immediate_assert_statement_pass] DONE (PASS, rc=0)
