{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1747684922687 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SVI328_MiST EP3C25E144C8 " "Selected device EP3C25E144C8 for design \"SVI328_MiST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747684922749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747684922780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747684922780 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 79 50 0 0 " "Implementing clock multiplication of 79, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3201 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1747684922843 ""}  } { { "db/pll_altpll.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3201 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747684922843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747684923155 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747684923155 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747684923437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747684923437 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747684923437 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747684923437 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 11443 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747684923468 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747684923468 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747684923468 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747684923468 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747684923468 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747684923468 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747684923499 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 70 " "No exact pin location assignment(s) for 1 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SS4 " "Pin SPI_SS4 not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 40 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747684923952 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1747684923952 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 Pin_54 " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_54\"" {  } { { "db/pll_altpll.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/db/pll_altpll.v" 80 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3201 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1747684923984 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1747684924796 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1747684924796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SVI328_MiST.sdc " "Synopsys Design Constraints File file not found: 'SVI328_MiST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747684924827 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747684924827 "|SVI328|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747684924843 "|SVI328|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cv_console:console\|cv_clock:clock_b\|clk_cnt_q\[0\] " "Node: cv_console:console\|cv_clock:clock_b\|clk_cnt_q\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747684924843 "|SVI328|cv_console:console|cv_clock:clock_b|clk_cnt_q[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924874 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1747684924874 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1747684924874 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1747684924874 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1747684924874 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747684924874 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1747684924874 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747684924874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "db/pll_altpll.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/db/pll_altpll.v" 80 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SCK~input (placed in PIN 126 (CLK8, DIFFCLK_5n)) " "Automatically promoted node SPI_SCK~input (placed in PIN 126 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 27 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 11426 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 11053 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cv_console:console\|cv_clock:clock_b\|clk_en_3m58_p_o  " "Automatically promoted node cv_console:console\|cv_clock:clock_b\|clk_en_3m58_p_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|CEN " "Destination node cv_console:console\|T80pa:t80a_b\|CEN" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 107 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|CEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsH\[2\]\[0\]~6 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsH\[2\]\[0\]~6" {  } { { "common/T80/T80_Reg.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80_Reg.vhd" 108 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|T80_Reg:Regs|RegsH[2][0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5196 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|MREQ_n~0 " "Destination node cv_console:console\|T80pa:t80a_b\|MREQ_n~0" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 77 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|MREQ_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5891 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|WR_n~1 " "Destination node cv_console:console\|T80pa:t80a_b\|WR_n~1" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 80 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|WR_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5908 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|I\[0\]~1 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|I\[0\]~1" {  } { { "common/T80/T80.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80.vhd" 398 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|I[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 6300 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsL\[5\]\[7\]~14 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsL\[5\]\[7\]~14" {  } { { "common/T80/T80_Reg.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80_Reg.vhd" 108 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|T80_Reg:Regs|RegsL[5][7]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsL\[1\]\[7\]~16 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|T80_Reg:Regs\|RegsL\[1\]\[7\]~16" {  } { { "common/T80/T80_Reg.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80_Reg.vhd" 108 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|T80_Reg:Regs|RegsL[1][7]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9525 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|Pre_XY_F_M\[2\]~7 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|Pre_XY_F_M\[2\]~7" {  } { { "common/T80/T80.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80.vhd" 1224 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|Pre_XY_F_M[2]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9526 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|Alternate~8 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|Alternate~8" {  } { { "common/T80/T80.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80.vhd" 152 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|Alternate~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9536 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|T80:u0\|ACC\[0\]~36 " "Destination node cv_console:console\|T80pa:t80a_b\|T80:u0\|ACC\[0\]~36" {  } { { "common/T80/T80.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80.vhd" 398 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|T80:u0|ACC[0]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9557 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "SVI328-SiDi/rtl/cv_clock.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/cv_clock.vhd" 57 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|cv_clock:clock_b|clk_en_3m58_p_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2519 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SS3~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node SPI_SS3~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|cmd\[7\]~0 " "Destination node mist_video:mist_video\|osd:osd\|cmd\[7\]~0" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|cmd[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 8943 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[5\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[5\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[6\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[6\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[4\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[4\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[3\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[3\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|comb~0 " "Destination node mist_video:mist_video\|osd:osd\|comb~0" {  } { { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9010 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[1\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[1\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[0\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[0\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|sbuf\[2\] " "Destination node mist_video:mist_video\|osd:osd\|sbuf\[2\]" {  } { { "common/mist-modules/osd.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/osd.v" 66 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mist_video:mist_video|osd:osd|sbuf[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 475 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 31 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS3~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 11430 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SS2~input (placed in PIN 127 (CLK9, DIFFCLK_5p)) " "Automatically promoted node SPI_SS2~input (placed in PIN 127 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[4\] " "Destination node data_io:data_io\|sbuf\[4\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2925 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|rclk~0 " "Destination node data_io:data_io\|rclk~0" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 88 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|rclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 4263 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[3\] " "Destination node data_io:data_io\|sbuf\[3\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2926 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[2\] " "Destination node data_io:data_io\|sbuf\[2\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2927 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[1\] " "Destination node data_io:data_io\|sbuf\[1\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2928 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[0\] " "Destination node data_io:data_io\|sbuf\[0\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2929 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|cmd\[7\]~0 " "Destination node data_io:data_io\|cmd\[7\]~0" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|cmd[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5833 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[5\] " "Destination node data_io:data_io\|sbuf\[5\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2924 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io:data_io\|sbuf\[6\] " "Destination node data_io:data_io\|sbuf\[6\]" {  } { { "common/mist-modules/data_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/data_io.v" 157 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io:data_io|sbuf[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2923 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 30 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 11428 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cv_console:console\|reset_n_s~1  " "Automatically promoted node cv_console:console\|reset_n_s~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|CEN_pol " "Destination node cv_console:console\|T80pa:t80a_b\|CEN_pol" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 106 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|CEN_pol } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2513 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|MREQ_n " "Destination node cv_console:console\|T80pa:t80a_b\|MREQ_n" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 77 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|MREQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2510 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|WR_n " "Destination node cv_console:console\|T80pa:t80a_b\|WR_n" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 80 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 2512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|jt49_bus:inst_psg\|cs_n " "Destination node cv_console:console\|jt49_bus:inst_psg\|cs_n" {  } { { "SVI328-SiDi/rtl/Jt49/jt49_bus.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/Jt49/jt49_bus.v" 52 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|jt49_bus:inst_psg|cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 1795 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|jt49_bus:inst_psg\|wr_n " "Destination node cv_console:console\|jt49_bus:inst_psg\|wr_n" {  } { { "SVI328-SiDi/rtl/Jt49/jt49_bus.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/Jt49/jt49_bus.v" 52 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|jt49_bus:inst_psg|wr_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 1792 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|jt49_bus:inst_psg\|addr_ok " "Destination node cv_console:console\|jt49_bus:inst_psg\|addr_ok" {  } { { "SVI328-SiDi/rtl/Jt49/jt49_bus.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/Jt49/jt49_bus.v" 54 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|jt49_bus:inst_psg|addr_ok } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 1794 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|DI_Reg~0 " "Destination node cv_console:console\|T80pa:t80a_b\|DI_Reg~0" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 103 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|DI_Reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5613 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|Wait_s~0 " "Destination node cv_console:console\|T80pa:t80a_b\|Wait_s~0" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 108 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|Wait_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5764 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|RD_n~7 " "Destination node cv_console:console\|T80pa:t80a_b\|RD_n~7" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 79 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|RD_n~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5887 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|IORQ_n~5 " "Destination node cv_console:console\|T80pa:t80a_b\|IORQ_n~5" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 78 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|IORQ_n~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5889 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "cv_console.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/cv_console.vhd" 185 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|reset_n_s~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 4135 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|T80pa:t80a_b\|DI_Reg\[3\]~1 " "Destination node cv_console:console\|T80pa:t80a_b\|DI_Reg\[3\]~1" {  } { { "common/T80/T80pa.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/T80/T80pa.vhd" 150 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|T80pa:t80a_b|DI_Reg[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5616 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|jt49_bus:inst_psg\|din_latch\[3\]~0 " "Destination node cv_console:console\|jt49_bus:inst_psg\|din_latch\[3\]~0" {  } { { "SVI328-SiDi/rtl/Jt49/jt49_bus.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/Jt49/jt49_bus.v" 57 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|jt49_bus:inst_psg|din_latch[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 7541 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|jt49_bus:inst_psg\|addr\[2\]~1 " "Destination node cv_console:console\|jt49_bus:inst_psg\|addr\[2\]~1" {  } { { "SVI328-SiDi/rtl/Jt49/jt49_bus.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328-SiDi/rtl/Jt49/jt49_bus.v" 57 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|jt49_bus:inst_psg|addr[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 7543 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 225 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3286 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|status\[0\]  " "Automatically promoted node user_io:user_io\|status\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cv_console:console\|reset_n_s~0 " "Destination node cv_console:console\|reset_n_s~0" {  } { { "cv_console.vhd" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/cv_console.vhd" 185 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cv_console:console|reset_n_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 4134 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|status\[0\]~8 " "Destination node user_io:user_io\|status\[0\]~8" {  } { { "common/mist-modules/user_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/user_io.v" 395 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|status[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 5759 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset~2 " "Destination node reset~2" {  } { { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 225 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 9539 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1747684925280 ""}  } { { "common/mist-modules/user_io.v" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/common/mist-modules/user_io.v" 395 -1 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|status[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 3097 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747684925280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747684926186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747684926186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747684926186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747684926202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747684926968 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747684926983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747684927843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier output " "Packed 18 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1747684927858 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1747684927858 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1747684927858 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "9 " "Created 9 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1747684927858 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747684927858 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1747684927889 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1747684927889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747684927889 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 2 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747684927889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1747684927889 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747684927889 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_L " "Node \"AUDIO_L\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1747684928249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_R " "Node \"AUDIO_R\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1747684928249 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1747684928249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747684928249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747684930139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747684932905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747684932967 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747684934764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747684934764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747684935873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1747684939045 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747684939045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747684939623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1747684939623 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1747684939623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747684939623 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.16 " "Total time spent on timing analysis during the Fitter is 1.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1747684939795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747684939842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747684940920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747684940951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747684942373 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747684943638 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747684944263 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone III " "24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL 55 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at 55" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 40 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL 105 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at 105" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 28 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL 83 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL 79 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 79" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL 77 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL 76 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL 72 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL 71 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL 69 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL 68 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL 86 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL 87 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL 98 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL 99 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL 100 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL 101 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL 103 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL 104 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at 104" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 44 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL 31 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at 31" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 80 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL 54 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at 54" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 2 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL 126 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at 126" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 27 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL 127 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at 127" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 30 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL 88 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 29 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL 91 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 31 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747684944295 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL 13 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "SVI328.sv" "" { Text "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/SVI328.sv" 32 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1747684944295 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1747684944295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/output_files/SVI328_MiST.fit.smsg " "Generated suppressed messages file H:/Arcade-TaitoF2_MiSTer/SVI328_MiST/output_files/SVI328_MiST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747684944748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747684946201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 19 22:02:26 2025 " "Processing ended: Mon May 19 22:02:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747684946201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747684946201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747684946201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747684946201 ""}
