{
  "module_name": "dce_calcs.h",
  "hash_id": "6d64081eb4624a4e05e041581ed6bc3517fc1b30926fae0f357b7dd8ae8e756c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/dce_calcs.h",
  "human_readable_source": " \n\n \n#ifndef __DCE_CALCS_H__\n#define __DCE_CALCS_H__\n\n#include \"bw_fixed.h\"\n\nstruct pipe_ctx;\nstruct dc;\nstruct dc_state;\nstruct dce_bw_output;\n\nenum bw_calcs_version {\n\tBW_CALCS_VERSION_INVALID,\n\tBW_CALCS_VERSION_CARRIZO,\n\tBW_CALCS_VERSION_POLARIS10,\n\tBW_CALCS_VERSION_POLARIS11,\n\tBW_CALCS_VERSION_POLARIS12,\n\tBW_CALCS_VERSION_VEGAM,\n\tBW_CALCS_VERSION_STONEY,\n\tBW_CALCS_VERSION_VEGA10\n};\n\n \n\nenum bw_defines {\n\t\n\tbw_def_no = 0,\n\tbw_def_none = 0,\n\tbw_def_yes = 1,\n\tbw_def_ok = 1,\n\tbw_def_high = 2,\n\tbw_def_mid = 1,\n\tbw_def_low = 0,\n\n\t\n\tbw_defs_start = 255,\n\tbw_def_underlay422,\n\tbw_def_underlay420_luma,\n\tbw_def_underlay420_chroma,\n\tbw_def_underlay444,\n\tbw_def_graphics,\n\tbw_def_display_write_back420_luma,\n\tbw_def_display_write_back420_chroma,\n\tbw_def_portrait,\n\tbw_def_hsr_mtn_4,\n\tbw_def_hsr_mtn_h_taps,\n\tbw_def_ceiling__h_taps_div_4___meq_hsr,\n\tbw_def_invalid_linear_or_stereo_mode,\n\tbw_def_invalid_rotation_or_bpp_or_stereo,\n\tbw_def_vsr_mtn_v_taps,\n\tbw_def_vsr_mtn_4,\n\tbw_def_auto,\n\tbw_def_manual,\n\tbw_def_exceeded_allowed_maximum_sclk,\n\tbw_def_exceeded_allowed_page_close_open,\n\tbw_def_exceeded_allowed_outstanding_pte_req_queue_size,\n\tbw_def_exceeded_allowed_maximum_bw,\n\tbw_def_landscape,\n\n\t\n\tbw_def_any_lines,\n\n\t\n\tbw_def_underlay_only,\n\tbw_def_blended,\n\tbw_def_blend,\n\n\t\n\tbw_def_mono,\n\tbw_def_side_by_side,\n\tbw_def_top_bottom,\n\n\t\n\tbw_def_420,\n\tbw_def_422,\n\tbw_def_444,\n\n\t\n\tbw_def_linear,\n\tbw_def_tiled,\n\tbw_def_array_linear_general,\n\tbw_def_array_linear_aligned,\n\tbw_def_rotated_micro_tiling,\n\tbw_def_display_micro_tiling,\n\n\t\n\tbw_def_gddr5,\n\tbw_def_hbm,\n\n\t\n\tbw_def_high_no_nbp_state_change,\n\tbw_def_0_72,\n\tbw_def_0_8,\n\tbw_def_0_9,\n\n\tbw_def_notok = -1,\n\tbw_def_na = -1\n};\n\nstruct bw_calcs_dceip {\n\tenum bw_calcs_version version;\n\tuint32_t percent_of_ideal_port_bw_received_after_urgent_latency;\n\tuint32_t max_average_percent_of_ideal_port_bw_display_can_use_in_normal_system_operation;\n\tuint32_t max_average_percent_of_ideal_drambw_display_can_use_in_normal_system_operation;\n\tbool large_cursor;\n\tuint32_t cursor_max_outstanding_group_num;\n\tbool dmif_pipe_en_fbc_chunk_tracker;\n\tstruct bw_fixed dmif_request_buffer_size;\n\tuint32_t lines_interleaved_into_lb;\n\tuint32_t low_power_tiling_mode;\n\tuint32_t chunk_width;\n\tuint32_t number_of_graphics_pipes;\n\tuint32_t number_of_underlay_pipes;\n\tbool display_write_back_supported;\n\tbool argb_compression_support;\n\tstruct bw_fixed underlay_vscaler_efficiency6_bit_per_component;\n\tstruct bw_fixed underlay_vscaler_efficiency8_bit_per_component;\n\tstruct bw_fixed underlay_vscaler_efficiency10_bit_per_component;\n\tstruct bw_fixed underlay_vscaler_efficiency12_bit_per_component;\n\tstruct bw_fixed graphics_vscaler_efficiency6_bit_per_component;\n\tstruct bw_fixed graphics_vscaler_efficiency8_bit_per_component;\n\tstruct bw_fixed graphics_vscaler_efficiency10_bit_per_component;\n\tstruct bw_fixed graphics_vscaler_efficiency12_bit_per_component;\n\tstruct bw_fixed alpha_vscaler_efficiency;\n\tuint32_t max_dmif_buffer_allocated;\n\tuint32_t graphics_dmif_size;\n\tuint32_t underlay_luma_dmif_size;\n\tuint32_t underlay_chroma_dmif_size;\n\tbool pre_downscaler_enabled;\n\tbool underlay_downscale_prefetch_enabled;\n\tstruct bw_fixed lb_write_pixels_per_dispclk;\n\tstruct bw_fixed lb_size_per_component444;\n\tbool graphics_lb_nodownscaling_multi_line_prefetching;\n\tstruct bw_fixed stutter_and_dram_clock_state_change_gated_before_cursor;\n\tstruct bw_fixed underlay420_luma_lb_size_per_component;\n\tstruct bw_fixed underlay420_chroma_lb_size_per_component;\n\tstruct bw_fixed underlay422_lb_size_per_component;\n\tstruct bw_fixed cursor_chunk_width;\n\tstruct bw_fixed cursor_dcp_buffer_lines;\n\tstruct bw_fixed underlay_maximum_width_efficient_for_tiling;\n\tstruct bw_fixed underlay_maximum_height_efficient_for_tiling;\n\tstruct bw_fixed peak_pte_request_to_eviction_ratio_limiting_multiple_displays_or_single_rotated_display;\n\tstruct bw_fixed peak_pte_request_to_eviction_ratio_limiting_single_display_no_rotation;\n\tstruct bw_fixed minimum_outstanding_pte_request_limit;\n\tstruct bw_fixed maximum_total_outstanding_pte_requests_allowed_by_saw;\n\tbool limit_excessive_outstanding_dmif_requests;\n\tstruct bw_fixed linear_mode_line_request_alternation_slice;\n\tuint32_t scatter_gather_lines_of_pte_prefetching_in_linear_mode;\n\tuint32_t display_write_back420_luma_mcifwr_buffer_size;\n\tuint32_t display_write_back420_chroma_mcifwr_buffer_size;\n\tstruct bw_fixed request_efficiency;\n\tstruct bw_fixed dispclk_per_request;\n\tstruct bw_fixed dispclk_ramping_factor;\n\tstruct bw_fixed display_pipe_throughput_factor;\n\tuint32_t scatter_gather_pte_request_rows_in_tiling_mode;\n\tstruct bw_fixed mcifwr_all_surfaces_burst_time;\n};\n\nstruct bw_calcs_vbios {\n\tenum bw_defines memory_type;\n\tuint32_t dram_channel_width_in_bits;\n\tuint32_t number_of_dram_channels;\n\tuint32_t number_of_dram_banks;\n\tstruct bw_fixed low_yclk;  \n\tstruct bw_fixed mid_yclk;  \n\tstruct bw_fixed high_yclk;  \n\tstruct bw_fixed low_sclk;  \n\tstruct bw_fixed mid1_sclk;  \n\tstruct bw_fixed mid2_sclk;  \n\tstruct bw_fixed mid3_sclk;  \n\tstruct bw_fixed mid4_sclk;  \n\tstruct bw_fixed mid5_sclk;  \n\tstruct bw_fixed mid6_sclk;  \n\tstruct bw_fixed high_sclk;  \n\tstruct bw_fixed low_voltage_max_dispclk;  \n\tstruct bw_fixed mid_voltage_max_dispclk;  \n\tstruct bw_fixed high_voltage_max_dispclk;  \n\tstruct bw_fixed low_voltage_max_phyclk;\n\tstruct bw_fixed mid_voltage_max_phyclk;\n\tstruct bw_fixed high_voltage_max_phyclk;\n\tstruct bw_fixed data_return_bus_width;\n\tstruct bw_fixed trc;\n\tstruct bw_fixed dmifmc_urgent_latency;\n\tstruct bw_fixed stutter_self_refresh_exit_latency;\n\tstruct bw_fixed stutter_self_refresh_entry_latency;\n\tstruct bw_fixed nbp_state_change_latency;\n\tstruct bw_fixed mcifwrmc_urgent_latency;\n\tbool scatter_gather_enable;\n\tstruct bw_fixed down_spread_percentage;\n\tuint32_t cursor_width;\n\tuint32_t average_compression_rate;\n\tuint32_t number_of_request_slots_gmc_reserves_for_dmif_per_channel;\n\tstruct bw_fixed blackout_duration;\n\tstruct bw_fixed maximum_blackout_recovery_time;\n};\n\n \n#define maximum_number_of_surfaces 12\n \n\nstruct bw_calcs_data {\n\t \n\tbool display_synchronization_enabled;\n\tuint32_t number_of_displays;\n\tenum bw_defines underlay_surface_type;\n\tenum bw_defines panning_and_bezel_adjustment;\n\tenum bw_defines graphics_tiling_mode;\n\tuint32_t graphics_lb_bpc;\n\tuint32_t underlay_lb_bpc;\n\tenum bw_defines underlay_tiling_mode;\n\tenum bw_defines d0_underlay_mode;\n\tbool d1_display_write_back_dwb_enable;\n\tenum bw_defines d1_underlay_mode;\n\n\tbool increase_voltage_to_support_mclk_switch;\n\tbool cpup_state_change_enable;\n\tbool cpuc_state_change_enable;\n\tbool nbp_state_change_enable;\n\tbool stutter_mode_enable;\n\tuint32_t y_clk_level;\n\tuint32_t sclk_level;\n\tuint32_t number_of_underlay_surfaces;\n\tuint32_t number_of_dram_wrchannels;\n\tuint32_t chunk_request_delay;\n\tuint32_t number_of_dram_channels;\n\tenum bw_defines underlay_micro_tile_mode;\n\tenum bw_defines graphics_micro_tile_mode;\n\tstruct bw_fixed max_phyclk;\n\tstruct bw_fixed dram_efficiency;\n\tstruct bw_fixed src_width_after_surface_type;\n\tstruct bw_fixed src_height_after_surface_type;\n\tstruct bw_fixed hsr_after_surface_type;\n\tstruct bw_fixed vsr_after_surface_type;\n\tstruct bw_fixed src_width_after_rotation;\n\tstruct bw_fixed src_height_after_rotation;\n\tstruct bw_fixed hsr_after_rotation;\n\tstruct bw_fixed vsr_after_rotation;\n\tstruct bw_fixed source_height_pixels;\n\tstruct bw_fixed hsr_after_stereo;\n\tstruct bw_fixed vsr_after_stereo;\n\tstruct bw_fixed source_width_in_lb;\n\tstruct bw_fixed lb_line_pitch;\n\tstruct bw_fixed underlay_maximum_source_efficient_for_tiling;\n\tstruct bw_fixed num_lines_at_frame_start;\n\tstruct bw_fixed min_dmif_size_in_time;\n\tstruct bw_fixed min_mcifwr_size_in_time;\n\tstruct bw_fixed total_requests_for_dmif_size;\n\tstruct bw_fixed peak_pte_request_to_eviction_ratio_limiting;\n\tstruct bw_fixed useful_pte_per_pte_request;\n\tstruct bw_fixed scatter_gather_pte_request_rows;\n\tstruct bw_fixed scatter_gather_row_height;\n\tstruct bw_fixed scatter_gather_pte_requests_in_vblank;\n\tstruct bw_fixed inefficient_linear_pitch_in_bytes;\n\tstruct bw_fixed cursor_total_data;\n\tstruct bw_fixed cursor_total_request_groups;\n\tstruct bw_fixed scatter_gather_total_pte_requests;\n\tstruct bw_fixed scatter_gather_total_pte_request_groups;\n\tstruct bw_fixed tile_width_in_pixels;\n\tstruct bw_fixed dmif_total_number_of_data_request_page_close_open;\n\tstruct bw_fixed mcifwr_total_number_of_data_request_page_close_open;\n\tstruct bw_fixed bytes_per_page_close_open;\n\tstruct bw_fixed mcifwr_total_page_close_open_time;\n\tstruct bw_fixed total_requests_for_adjusted_dmif_size;\n\tstruct bw_fixed total_dmifmc_urgent_trips;\n\tstruct bw_fixed total_dmifmc_urgent_latency;\n\tstruct bw_fixed total_display_reads_required_data;\n\tstruct bw_fixed total_display_reads_required_dram_access_data;\n\tstruct bw_fixed total_display_writes_required_data;\n\tstruct bw_fixed total_display_writes_required_dram_access_data;\n\tstruct bw_fixed display_reads_required_data;\n\tstruct bw_fixed display_reads_required_dram_access_data;\n\tstruct bw_fixed dmif_total_page_close_open_time;\n\tstruct bw_fixed min_cursor_memory_interface_buffer_size_in_time;\n\tstruct bw_fixed min_read_buffer_size_in_time;\n\tstruct bw_fixed display_reads_time_for_data_transfer;\n\tstruct bw_fixed display_writes_time_for_data_transfer;\n\tstruct bw_fixed dmif_required_dram_bandwidth;\n\tstruct bw_fixed mcifwr_required_dram_bandwidth;\n\tstruct bw_fixed required_dmifmc_urgent_latency_for_page_close_open;\n\tstruct bw_fixed required_mcifmcwr_urgent_latency;\n\tstruct bw_fixed required_dram_bandwidth_gbyte_per_second;\n\tstruct bw_fixed dram_bandwidth;\n\tstruct bw_fixed dmif_required_sclk;\n\tstruct bw_fixed mcifwr_required_sclk;\n\tstruct bw_fixed required_sclk;\n\tstruct bw_fixed downspread_factor;\n\tstruct bw_fixed v_scaler_efficiency;\n\tstruct bw_fixed scaler_limits_factor;\n\tstruct bw_fixed display_pipe_pixel_throughput;\n\tstruct bw_fixed total_dispclk_required_with_ramping;\n\tstruct bw_fixed total_dispclk_required_without_ramping;\n\tstruct bw_fixed total_read_request_bandwidth;\n\tstruct bw_fixed total_write_request_bandwidth;\n\tstruct bw_fixed dispclk_required_for_total_read_request_bandwidth;\n\tstruct bw_fixed total_dispclk_required_with_ramping_with_request_bandwidth;\n\tstruct bw_fixed total_dispclk_required_without_ramping_with_request_bandwidth;\n\tstruct bw_fixed dispclk;\n\tstruct bw_fixed blackout_recovery_time;\n\tstruct bw_fixed min_pixels_per_data_fifo_entry;\n\tstruct bw_fixed sclk_deep_sleep;\n\tstruct bw_fixed chunk_request_time;\n\tstruct bw_fixed cursor_request_time;\n\tstruct bw_fixed line_source_pixels_transfer_time;\n\tstruct bw_fixed dmifdram_access_efficiency;\n\tstruct bw_fixed mcifwrdram_access_efficiency;\n\tstruct bw_fixed total_average_bandwidth_no_compression;\n\tstruct bw_fixed total_average_bandwidth;\n\tstruct bw_fixed total_stutter_cycle_duration;\n\tstruct bw_fixed stutter_burst_time;\n\tstruct bw_fixed time_in_self_refresh;\n\tstruct bw_fixed stutter_efficiency;\n\tstruct bw_fixed worst_number_of_trips_to_memory;\n\tstruct bw_fixed immediate_flip_time;\n\tstruct bw_fixed latency_for_non_dmif_clients;\n\tstruct bw_fixed latency_for_non_mcifwr_clients;\n\tstruct bw_fixed dmifmc_urgent_latency_supported_in_high_sclk_and_yclk;\n\tstruct bw_fixed nbp_state_dram_speed_change_margin;\n\tstruct bw_fixed display_reads_time_for_data_transfer_and_urgent_latency;\n\tstruct bw_fixed dram_speed_change_margin;\n\tstruct bw_fixed min_vblank_dram_speed_change_margin;\n\tstruct bw_fixed min_stutter_refresh_duration;\n\tuint32_t total_stutter_dmif_buffer_size;\n\tuint32_t total_bytes_requested;\n\tuint32_t min_stutter_dmif_buffer_size;\n\tuint32_t num_stutter_bursts;\n\tstruct bw_fixed v_blank_nbp_state_dram_speed_change_latency_supported;\n\tstruct bw_fixed nbp_state_dram_speed_change_latency_supported;\n\tbool fbc_en[maximum_number_of_surfaces];\n\tbool lpt_en[maximum_number_of_surfaces];\n\tbool displays_match_flag[maximum_number_of_surfaces];\n\tbool use_alpha[maximum_number_of_surfaces];\n\tbool orthogonal_rotation[maximum_number_of_surfaces];\n\tbool enable[maximum_number_of_surfaces];\n\tbool access_one_channel_only[maximum_number_of_surfaces];\n\tbool scatter_gather_enable_for_pipe[maximum_number_of_surfaces];\n\tbool interlace_mode[maximum_number_of_surfaces];\n\tbool display_pstate_change_enable[maximum_number_of_surfaces];\n\tbool line_buffer_prefetch[maximum_number_of_surfaces];\n\tuint32_t bytes_per_pixel[maximum_number_of_surfaces];\n\tuint32_t max_chunks_non_fbc_mode[maximum_number_of_surfaces];\n\tuint32_t lb_bpc[maximum_number_of_surfaces];\n\tuint32_t output_bpphdmi[maximum_number_of_surfaces];\n\tuint32_t output_bppdp4_lane_hbr[maximum_number_of_surfaces];\n\tuint32_t output_bppdp4_lane_hbr2[maximum_number_of_surfaces];\n\tuint32_t output_bppdp4_lane_hbr3[maximum_number_of_surfaces];\n\tenum bw_defines stereo_mode[maximum_number_of_surfaces];\n\tstruct bw_fixed dmif_buffer_transfer_time[maximum_number_of_surfaces];\n\tstruct bw_fixed displays_with_same_mode[maximum_number_of_surfaces];\n\tstruct bw_fixed stutter_dmif_buffer_size[maximum_number_of_surfaces];\n\tstruct bw_fixed stutter_refresh_duration[maximum_number_of_surfaces];\n\tstruct bw_fixed stutter_exit_watermark[maximum_number_of_surfaces];\n\tstruct bw_fixed stutter_entry_watermark[maximum_number_of_surfaces];\n\tstruct bw_fixed h_total[maximum_number_of_surfaces];\n\tstruct bw_fixed v_total[maximum_number_of_surfaces];\n\tstruct bw_fixed pixel_rate[maximum_number_of_surfaces];\n\tstruct bw_fixed src_width[maximum_number_of_surfaces];\n\tstruct bw_fixed pitch_in_pixels[maximum_number_of_surfaces];\n\tstruct bw_fixed pitch_in_pixels_after_surface_type[maximum_number_of_surfaces];\n\tstruct bw_fixed src_height[maximum_number_of_surfaces];\n\tstruct bw_fixed scale_ratio[maximum_number_of_surfaces];\n\tstruct bw_fixed h_taps[maximum_number_of_surfaces];\n\tstruct bw_fixed v_taps[maximum_number_of_surfaces];\n\tstruct bw_fixed h_scale_ratio[maximum_number_of_surfaces];\n\tstruct bw_fixed v_scale_ratio[maximum_number_of_surfaces];\n\tstruct bw_fixed rotation_angle[maximum_number_of_surfaces];\n\tstruct bw_fixed compression_rate[maximum_number_of_surfaces];\n\tstruct bw_fixed hsr[maximum_number_of_surfaces];\n\tstruct bw_fixed vsr[maximum_number_of_surfaces];\n\tstruct bw_fixed source_width_rounded_up_to_chunks[maximum_number_of_surfaces];\n\tstruct bw_fixed source_width_pixels[maximum_number_of_surfaces];\n\tstruct bw_fixed source_height_rounded_up_to_chunks[maximum_number_of_surfaces];\n\tstruct bw_fixed display_bandwidth[maximum_number_of_surfaces];\n\tstruct bw_fixed request_bandwidth[maximum_number_of_surfaces];\n\tstruct bw_fixed bytes_per_request[maximum_number_of_surfaces];\n\tstruct bw_fixed useful_bytes_per_request[maximum_number_of_surfaces];\n\tstruct bw_fixed lines_interleaved_in_mem_access[maximum_number_of_surfaces];\n\tstruct bw_fixed latency_hiding_lines[maximum_number_of_surfaces];\n\tstruct bw_fixed lb_partitions[maximum_number_of_surfaces];\n\tstruct bw_fixed lb_partitions_max[maximum_number_of_surfaces];\n\tstruct bw_fixed dispclk_required_with_ramping[maximum_number_of_surfaces];\n\tstruct bw_fixed dispclk_required_without_ramping[maximum_number_of_surfaces];\n\tstruct bw_fixed data_buffer_size[maximum_number_of_surfaces];\n\tstruct bw_fixed outstanding_chunk_request_limit[maximum_number_of_surfaces];\n\tstruct bw_fixed urgent_watermark[maximum_number_of_surfaces];\n\tstruct bw_fixed nbp_state_change_watermark[maximum_number_of_surfaces];\n\tstruct bw_fixed v_filter_init[maximum_number_of_surfaces];\n\tstruct bw_fixed stutter_cycle_duration[maximum_number_of_surfaces];\n\tstruct bw_fixed average_bandwidth[maximum_number_of_surfaces];\n\tstruct bw_fixed average_bandwidth_no_compression[maximum_number_of_surfaces];\n\tstruct bw_fixed scatter_gather_pte_request_limit[maximum_number_of_surfaces];\n\tstruct bw_fixed lb_size_per_component[maximum_number_of_surfaces];\n\tstruct bw_fixed memory_chunk_size_in_bytes[maximum_number_of_surfaces];\n\tstruct bw_fixed pipe_chunk_size_in_bytes[maximum_number_of_surfaces];\n\tstruct bw_fixed number_of_trips_to_memory_for_getting_apte_row[maximum_number_of_surfaces];\n\tstruct bw_fixed adjusted_data_buffer_size[maximum_number_of_surfaces];\n\tstruct bw_fixed adjusted_data_buffer_size_in_memory[maximum_number_of_surfaces];\n\tstruct bw_fixed pixels_per_data_fifo_entry[maximum_number_of_surfaces];\n\tstruct bw_fixed scatter_gather_pte_requests_in_row[maximum_number_of_surfaces];\n\tstruct bw_fixed pte_request_per_chunk[maximum_number_of_surfaces];\n\tstruct bw_fixed scatter_gather_page_width[maximum_number_of_surfaces];\n\tstruct bw_fixed scatter_gather_page_height[maximum_number_of_surfaces];\n\tstruct bw_fixed lb_lines_in_per_line_out_in_beginning_of_frame[maximum_number_of_surfaces];\n\tstruct bw_fixed lb_lines_in_per_line_out_in_middle_of_frame[maximum_number_of_surfaces];\n\tstruct bw_fixed cursor_width_pixels[maximum_number_of_surfaces];\n\tstruct bw_fixed minimum_latency_hiding[maximum_number_of_surfaces];\n\tstruct bw_fixed maximum_latency_hiding[maximum_number_of_surfaces];\n\tstruct bw_fixed minimum_latency_hiding_with_cursor[maximum_number_of_surfaces];\n\tstruct bw_fixed maximum_latency_hiding_with_cursor[maximum_number_of_surfaces];\n\tstruct bw_fixed src_pixels_for_first_output_pixel[maximum_number_of_surfaces];\n\tstruct bw_fixed src_pixels_for_last_output_pixel[maximum_number_of_surfaces];\n\tstruct bw_fixed src_data_for_first_output_pixel[maximum_number_of_surfaces];\n\tstruct bw_fixed src_data_for_last_output_pixel[maximum_number_of_surfaces];\n\tstruct bw_fixed active_time[maximum_number_of_surfaces];\n\tstruct bw_fixed horizontal_blank_and_chunk_granularity_factor[maximum_number_of_surfaces];\n\tstruct bw_fixed cursor_latency_hiding[maximum_number_of_surfaces];\n\tstruct bw_fixed v_blank_dram_speed_change_margin[maximum_number_of_surfaces];\n\tuint32_t num_displays_with_margin[3][8];\n\tstruct bw_fixed dmif_burst_time[3][8];\n\tstruct bw_fixed mcifwr_burst_time[3][8];\n\tstruct bw_fixed line_source_transfer_time[maximum_number_of_surfaces][3][8];\n\tstruct bw_fixed dram_speed_change_line_source_transfer_time[maximum_number_of_surfaces][3][8];\n\tstruct bw_fixed min_dram_speed_change_margin[3][8];\n\tstruct bw_fixed dispclk_required_for_dram_speed_change[3][8];\n\tstruct bw_fixed dispclk_required_for_dram_speed_change_pipe[3][8];\n\tstruct bw_fixed blackout_duration_margin[3][8];\n\tstruct bw_fixed dispclk_required_for_blackout_duration[3][8];\n\tstruct bw_fixed dispclk_required_for_blackout_recovery[3][8];\n\tstruct bw_fixed dmif_required_sclk_for_urgent_latency[6];\n};\n\n \nvoid bw_calcs_init(\n\tstruct bw_calcs_dceip *bw_dceip,\n\tstruct bw_calcs_vbios *bw_vbios,\n\tstruct hw_asic_id asic_id);\n\n \nbool bw_calcs(\n\tstruct dc_context *ctx,\n\tconst struct bw_calcs_dceip *dceip,\n\tconst struct bw_calcs_vbios *vbios,\n\tconst struct pipe_ctx *pipe,\n\tint pipe_count,\n\tstruct dce_bw_output *calcs_output);\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}