==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] Analyzing design file 'creat_mec_matrix/creat_mec_matrix.cl' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 233.505 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:12:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:14:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:13:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 21 and bit width 32 in loop 'XCL_WG_DIM_X'(creat_mec_matrix/creat_mec_matrix.cl:3:32) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (creat_mec_matrix/creat_mec_matrix.cl:3:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.739 seconds; current allocated memory: 235.760 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.761 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 237.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 236.369 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Y' in function 'creat_mec_matrix' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Y' in function 'creat_mec_matrix' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' (creat_mec_matrix/creat_mec_matrix.cl:3) in function 'creat_mec_matrix' completely with a factor of 21.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 257.566 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'creat_mec_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 251.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'creat_mec_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'creat_mec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'.
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 177, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 179, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 180, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 181, Depth = 231, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 254.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 258.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'creat_mec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/wa' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/ha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/wb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/hb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'creat_mec_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'A', 'wa', 'ha', 'B', 'wb', 'hb', 's', 'k' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'creat_mec_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 269.134 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.484 seconds; current allocated memory: 280.486 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 286.757 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for creat_mec_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for creat_mec_matrix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 13.49 seconds; current allocated memory: 286.743 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.441 seconds; peak allocated memory: 1.098 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file creat_mec_matrix/creat_mec_matrix.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.18 seconds; current allocated memory: 241.072 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Analyzing design file 'creat_mec_matrix/creat_mec_matrix.cl' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 233.642 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:12:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:14:11)
INFO: [HLS 214-131] Inlining function 'get_global_id(unsigned int)' into 'creat_mec_matrix' (creat_mec_matrix/creat_mec_matrix.cl:13:11)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 21 and bit width 32 in loop 'XCL_WG_DIM_X'(creat_mec_matrix/creat_mec_matrix.cl:3:32) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (creat_mec_matrix/creat_mec_matrix.cl:3:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.407 seconds; current allocated memory: 235.878 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 235.878 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 237.131 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 236.471 MB.
INFO: [XFORM 203-510] Pipelining loop 'XCL_WG_DIM_Y' in function 'creat_mec_matrix' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XCL_WG_DIM_Y' in function 'creat_mec_matrix' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'XCL_WG_DIM_X' (creat_mec_matrix/creat_mec_matrix.cl:3) in function 'creat_mec_matrix' completely with a factor of 21.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 257.684 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XCL_WG_DIM_Z' in function 'creat_mec_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 251.981 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'creat_mec_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'creat_mec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'.
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 177, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 179, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
WARNING: [HLS 200-880] The II Violation in module 'creat_mec_matrix' (loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'): Unable to enforce a carried dependence constraint (II = 180, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15) and bus write operation ('gmem_addr_write_ln15', creat_mec_matrix/creat_mec_matrix.cl:15) on port 'gmem' (creat_mec_matrix/creat_mec_matrix.cl:15).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 181, Depth = 231, loop 'XCL_WG_DIM_Z_XCL_WG_DIM_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 255.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 259.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'creat_mec_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/group_id_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/global_offset_z' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/wa' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/ha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/wb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/hb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'creat_mec_matrix/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'creat_mec_matrix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'group_id_x', 'group_id_y', 'group_id_z', 'global_offset_x', 'global_offset_y', 'global_offset_z', 'A', 'wa', 'ha', 'B', 'wb', 'hb', 's', 'k' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'creat_mec_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 269.285 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.19 seconds; current allocated memory: 280.624 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 287.087 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for creat_mec_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for creat_mec_matrix.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 12.393 seconds; current allocated memory: 287.073 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.058 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_hls_projects/creat_mec_matrix/creat_mec_matrix/creat_mec_matrix.zip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file creat_mec_matrix/creat_mec_matrix.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.551 seconds; current allocated memory: 241.074 MB.
