
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.14

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.86 fmax = 538.82

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.32 source latency bit_counter[0]$_DFFE_PN0P_/CLK ^
  -0.32 target latency state[2]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[2]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.13    0.35    0.32    0.97 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.35    0.00    0.97 ^ state[2]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    0.32 ^ state[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.32   clock reconvergence pessimism
                          0.43    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: bit_counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.09    0.39    0.70 ^ bit_counter[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_counter[3] (net)
                  0.09    0.00    0.70 ^ _091_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.04    0.07    0.78 v _091_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _014_ (net)
                  0.04    0.00    0.78 v bit_counter[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.13    0.35    0.32    0.97 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.35    0.00    0.97 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.32 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.32   clock reconvergence pessimism
                          0.13    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.10    0.39    0.71 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.10    0.00    0.71 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.04    0.06    0.77 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.04    0.00    0.77 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.22    0.98 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.07    0.00    0.98 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.18    0.32    1.31 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.18    0.00    1.31 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.03    0.62    0.55    1.86 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.62    0.00    1.86 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    2.12 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.12 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.12   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    5.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    5.32 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.32   clock reconvergence pessimism
                         -0.05    5.27   library setup time
                                  5.27   data required time
-----------------------------------------------------------------------------
                                  5.27   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input4/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net3 (net)
                  0.04    0.00    0.65 ^ place17/A (sky130_fd_sc_hd__buf_4)
    28    0.13    0.35    0.32    0.97 ^ place17/X (sky130_fd_sc_hd__buf_4)
                                         net16 (net)
                  0.35    0.00    0.97 ^ state[0]$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.04    0.14    0.20    5.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.14    0.00    5.32 ^ state[0]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.32   clock reconvergence pessimism
                          0.13    5.45   library recovery time
                                  5.45   data required time
-----------------------------------------------------------------------------
                                  5.45   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.48   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.32 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.10    0.39    0.71 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_div_counter[0] (net)
                  0.10    0.00    0.71 ^ _075_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.04    0.06    0.77 v _075_/Y (sky130_fd_sc_hd__inv_1)
                                         _005_ (net)
                  0.04    0.00    0.77 v _122_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.22    0.98 v _122_/COUT (sky130_fd_sc_hd__ha_1)
                                         _007_ (net)
                  0.07    0.00    0.98 v _077_/C (sky130_fd_sc_hd__and4b_1)
    12    0.04    0.18    0.32    1.31 v _077_/X (sky130_fd_sc_hd__and4b_1)
                                         _049_ (net)
                  0.18    0.00    1.31 v _080_/A (sky130_fd_sc_hd__nor2b_1)
    10    0.03    0.62    0.55    1.86 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _052_ (net)
                  0.62    0.00    1.86 ^ _082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    2.12 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
                                         _011_ (net)
                  0.05    0.00    2.12 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.12   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    14    0.04    0.13    0.20    5.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    5.32 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.32   clock reconvergence pessimism
                         -0.05    5.27   library setup time
                                  5.27   data required time
-----------------------------------------------------------------------------
                                  5.27   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.8738144636154175

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.49691903591156

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5837

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.04713882878422737

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9360

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.71 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.06    0.77 v _075_/Y (sky130_fd_sc_hd__inv_1)
   0.22    0.98 v _122_/COUT (sky130_fd_sc_hd__ha_1)
   0.32    1.31 v _077_/X (sky130_fd_sc_hd__and4b_1)
   0.55    1.86 ^ _080_/Y (sky130_fd_sc_hd__nor2b_1)
   0.26    2.12 ^ _082_/X (sky130_fd_sc_hd__mux2_2)
   0.00    2.12 ^ bit_counter[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.12   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    5.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.32 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.32   clock reconvergence pessimism
  -0.05    5.27   library setup time
           5.27   data required time
---------------------------------------------------------
           5.27   data required time
          -2.12   data arrival time
---------------------------------------------------------
           3.14   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.70 ^ bit_counter[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.07    0.78 v _091_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.78 v bit_counter[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.20    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.32 ^ bit_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.32   clock reconvergence pessimism
  -0.03    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3206

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3207

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.1238

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.1441

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
148.041247

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.20e-04   7.02e-05   3.64e-10   3.90e-04  55.9%
Combinational          1.37e-04   6.48e-05   2.73e-10   2.02e-04  28.9%
Clock                  4.46e-05   6.14e-05   2.10e-11   1.06e-04  15.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.01e-04   1.96e-04   6.58e-10   6.98e-04 100.0%
                          71.8%      28.2%       0.0%
