-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 23:24:44 EDT 2024                        

Solution Settings: MixColumns.v1
  Current state: schedule
  Project: Catapult_12

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
  ---------------- ----------------------- ------- ---------- ------------ -- --------
  /MixColumns/core                     225       6         10            0  0          
  Design Total:                        225       6         10            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 20.000             20.00    0.000000 /MixColumns/core         
  
I/O Data Ranges
  Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  --------------- ---- -------- --------- --------- ------- -------- --------
  clk             IN   Unsigned         1                                     
  rst_n           IN   Unsigned         1                                     
  state:rsc.zin   IN   Unsigned       128                                     
  state:rsc.zout  OUT  Unsigned       128                                     
  state:rsc.lzout OUT  Unsigned         1                                     
  state.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /MixColumns/state:rsc
    Memory Component: mgc_inout_prereg_en          Size:         1 x 128
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable          Indices Phys Memory Address     
    ----------------- ------- -----------------------
    /MixColumns/state   0:127 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field               Interface Range      Range Expression                       Expression Limits 
  ----------------------- -------------------- -------------------------------------- -----------------
  /MixColumns/state[M][N] state_rsc_zin[127:0] state_rsc_zin[(4*M+N)*8+8-1:(4*M+N)*8] M<4 N<4           
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process          Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ---------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /MixColumns/core core:rlp           Infinite       0           10  200.00 ns                       
  /MixColumns/core  main              Infinite       2           10  200.00 ns                       
  /MixColumns/core   for                     4       2            8  160.00 ns                       
  
Loop Execution Profile
  Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ---------------- ---------------- ------------ -------------------------- ----------------- --------
  /MixColumns/core core:rlp                   0                        0.00               10           
  /MixColumns/core  main                      2                       20.00               10           
  /MixColumns/core   for                      8                       80.00                8           
  
End of Report
