LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY Mux4 IS
    PORT(
        imediato: IN STD_LOGIC_VECTOR (42 DOWNTO 0);
		  saida_Mux2: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
        sel_mux4: IN STD_LOGIC;
        saida: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
    );
END Mux4;

ARCHITECTURE model OF Mux4 IS
BEGIN
    proc: PROCESS(imediato, saida_Mux2, sel_mux4)
    BEGIN
        IF sel_mux4 = '0' THEN
            saida <= imediato;
        ELSE
            saida <= saida_Mux2;
        END IF;
    END PROCESS proc;
END model;
