#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 18:06:21 2023
# Process ID: 19362
# Current directory: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1
# Command line: vivado -log bd_7b93_lut_buffer_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7b93_lut_buffer_0.tcl
# Log file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1/bd_7b93_lut_buffer_0.vds
# Journal file: /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1/vivado.jou
# Running On: wolverine.cs.ucr.edu, OS: Linux, CPU Frequency: 2599.811 MHz, CPU Physical cores: 16, Host memory: 134923 MB
#-----------------------------------------------------------
source bd_7b93_lut_buffer_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.539 ; gain = 24.016 ; free physical = 98470 ; free virtual = 121875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7b93_lut_buffer_0
Command: synth_design -top bd_7b93_lut_buffer_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19890
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3426.324 ; gain = 354.691 ; free physical = 85275 ; free virtual = 108690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4700.629; parent = 3430.293; children = 1270.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_7b93_lut_buffer_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_2/ip/ip_1/synth/bd_7b93_lut_buffer_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'bd_7b93_lut_buffer_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_2/ip/ip_1/synth/bd_7b93_lut_buffer_0.v:53]
WARNING: [Synth 8-7129] Port bscanid_i[31] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[30] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[29] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[28] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[27] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[26] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[25] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[24] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[23] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[22] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[21] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[20] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[19] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[18] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[17] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[16] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[15] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[14] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[13] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[12] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[11] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[10] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[9] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[8] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[7] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[6] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[5] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[4] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[3] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[2] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[1] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[0] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3499.266 ; gain = 427.633 ; free physical = 85570 ; free virtual = 108998
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4769.598; parent = 3499.262; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.074 ; gain = 445.441 ; free physical = 85506 ; free virtual = 108934
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.410; parent = 3517.074; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.074 ; gain = 445.441 ; free physical = 85493 ; free virtual = 108921
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.410; parent = 3517.074; children = 1270.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3523.012 ; gain = 0.000 ; free physical = 85398 ; free virtual = 108826
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.762 ; gain = 0.000 ; free physical = 84807 ; free virtual = 108241
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3560.703 ; gain = 5.941 ; free physical = 84808 ; free virtual = 108243
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.703 ; gain = 489.070 ; free physical = 85285 ; free virtual = 108722
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4831.039; parent = 3560.703; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.703 ; gain = 489.070 ; free physical = 85282 ; free virtual = 108719
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4831.039; parent = 3560.703; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.703 ; gain = 489.070 ; free physical = 85266 ; free virtual = 108703
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4831.039; parent = 3560.703; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.707 ; gain = 489.074 ; free physical = 85233 ; free virtual = 108675
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4831.039; parent = 3560.703; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port bscanid_i[31] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[30] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[29] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[28] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[27] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[26] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[25] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[24] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[23] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[22] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[21] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[20] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[19] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[18] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[17] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[16] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[15] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[14] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[13] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[12] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[11] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[10] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[9] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[8] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[7] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[6] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[5] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[4] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[3] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[2] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[1] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[0] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3560.707 ; gain = 489.074 ; free physical = 85465 ; free virtual = 108910
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.757; parent = 2364.365; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4831.039; parent = 3560.703; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3873.719 ; gain = 802.086 ; free physical = 82799 ; free virtual = 106299
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.083; parent = 2784.691; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5144.055; parent = 3873.719; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3873.719 ; gain = 802.086 ; free physical = 82798 ; free virtual = 106297
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.155; parent = 2784.764; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5144.055; parent = 3873.719; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 3892.746 ; gain = 821.113 ; free physical = 82793 ; free virtual = 106292
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5163.086; parent = 3892.750; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82040 ; free virtual = 105539
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82048 ; free virtual = 105547
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82047 ; free virtual = 105546
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82045 ; free virtual = 105544
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82037 ; free virtual = 105536
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82032 ; free virtual = 105531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.688 ; gain = 827.055 ; free physical = 82032 ; free virtual = 105531
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.375; parent = 2784.983; children = 123.392
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5169.023; parent = 3898.688; children = 1270.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.688 ; gain = 783.426 ; free physical = 82040 ; free virtual = 105539
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 3898.691 ; gain = 827.055 ; free physical = 82037 ; free virtual = 105536
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3898.691 ; gain = 0.000 ; free physical = 82028 ; free virtual = 105527
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3986.227 ; gain = 0.000 ; free physical = 82119 ; free virtual = 105618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f11557b
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 3986.227 ; gain = 2032.090 ; free physical = 82280 ; free virtual = 105779
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1/bd_7b93_lut_buffer_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_7b93_lut_buffer_0, cache-ID = 013baa008fa600ea
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_7b93_lut_buffer_0_synth_1/bd_7b93_lut_buffer_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_7b93_lut_buffer_0_utilization_synth.rpt -pb bd_7b93_lut_buffer_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:07:42 2023...
