INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:15:45 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.59 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling myIP.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted myIP.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "myIP.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp" 
INFO-FLOW: exec /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E myIP.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot -I /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp
Command       clang done; 3.37 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp"  -o "/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot -I /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp -o /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/useless.bc
Command       clang done; 4.1 sec.
INFO-FLOW: Done: GCC PP time: 9.1 seconds per iteration
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 -directive=/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.37 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 -directive=/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.37 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /media/manolis/90GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.diag.yml /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.out.log 2> /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.err.log 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:16:05 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.61 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.03 sec.
Execute   csim_design -argv 0 11 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.41 sec.
Command ap_source done; 3.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:17:42 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.59 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.98 sec.
Execute   csim_design -argv 0 10 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.44 sec.
Command ap_source done; 3.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:19:31 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.58 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.98 sec.
Execute   csim_design -argv 0 10 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.42 sec.
Command ap_source done; 3.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:19:48 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.57 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.01 sec.
Execute   csim_design -argv 0 11 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:20:00 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.59 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.98 sec.
Execute   csim_design -argv 0 1001 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:20:15 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.58 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.73 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.99 sec.
Execute   csim_design -argv 0 1000 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:26:36 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.6 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.76 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1 sec.
Execute   csim_design -argv 0 1000 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.49 sec.
Command ap_source done; 3.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:26:50 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.61 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.03 sec.
Execute   csim_design -argv 0 1001 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.11 sec.
Command ap_source done; 1.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:28:59 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.62 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.04 sec.
Execute   csim_design -argv 0 1 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:30:12 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.59 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1 sec.
Execute   csim_design -argv 0 11 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.42 sec.
Command ap_source done; 3.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/accel4_uint/solution1 opened at Sun Dec 15 16:30:31 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /media/manolis/90GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.64 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.81 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.06 sec.
Execute   csim_design -argv 0 10 4 80 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/main.cpp 
Execute     is_encrypted /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     is_xip /home/manolis/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel4/myIP.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.17 sec.
Execute cleanup_all 
