#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x64ce4b143550 .scope module, "CPU_tb" "CPU_tb" 2 3;
 .timescale -9 -12;
v0x64ce4b1a4250_0 .var "clk", 0 0;
v0x64ce4b1a42f0_0 .var "rst", 0 0;
S_0x64ce4b162e20 .scope module, "CPU_u" "CPU" 2 8, 3 9 0, S_0x64ce4b143550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x64ce4b1a44a0 .functor AND 1, v0x64ce4b1a2df0_0, L_0x64ce4b1a4be0, C4<1>, C4<1>;
v0x64ce4b1a2fb0_0 .net "ACCdata", 7 0, v0x64ce4b19e3f0_0;  1 drivers
v0x64ce4b1a3090_0 .net "ACCwrite", 0 0, v0x64ce4b1a2710_0;  1 drivers
v0x64ce4b1a3150_0 .net "ALU_OP", 1 0, v0x64ce4b1a27d0_0;  1 drivers
v0x64ce4b1a31f0_0 .net "ALUtoACC", 0 0, v0x64ce4b1a28a0_0;  1 drivers
v0x64ce4b1a32e0_0 .net "Halt", 0 0, v0x64ce4b1a29a0_0;  1 drivers
v0x64ce4b1a3420_0 .net "MemoryData", 7 0, v0x64ce4b19fae0_0;  1 drivers
v0x64ce4b1a34c0_0 .net *"_ivl_5", 0 0, L_0x64ce4b1a4be0;  1 drivers
v0x64ce4b1a3580_0 .net "address", 4 0, L_0x64ce4b1a4ab0;  1 drivers
v0x64ce4b1a3690_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  1 drivers
v0x64ce4b1a3730_0 .net "data_out", 7 0, L_0x64ce4b1a48c0;  1 drivers
v0x64ce4b1a37f0_0 .net "instruction", 7 0, v0x64ce4b1a05d0_0;  1 drivers
v0x64ce4b1a38b0_0 .net "isZero", 0 0, v0x64ce4b19ea50_0;  1 drivers
v0x64ce4b1a3950_0 .net "jump", 0 0, v0x64ce4b1a2b10_0;  1 drivers
v0x64ce4b1a3a40_0 .net "load_address", 4 0, L_0x64ce4b1a4790;  1 drivers
v0x64ce4b1a3b30_0 .net "memRead", 0 0, v0x64ce4b1a2bb0_0;  1 drivers
v0x64ce4b1a3c20_0 .net "memWrite", 0 0, v0x64ce4b1a2c80_0;  1 drivers
v0x64ce4b1a3d10_0 .net "nextAddress", 4 0, L_0x64ce4b1a4600;  1 drivers
v0x64ce4b1a3e00_0 .net "opcode", 2 0, L_0x64ce4b1a49f0;  1 drivers
v0x64ce4b1a3ec0_0 .net "out", 7 0, v0x64ce4b19eaf0_0;  1 drivers
v0x64ce4b1a3fb0_0 .net "out_address", 4 0, v0x64ce4b1a0a60_0;  1 drivers
v0x64ce4b1a4070_0 .net "rst", 0 0, v0x64ce4b1a42f0_0;  1 drivers
v0x64ce4b1a4110_0 .net "skip", 0 0, v0x64ce4b1a2df0_0;  1 drivers
v0x64ce4b1a41b0_0 .net "skipSignal", 0 0, L_0x64ce4b1a44a0;  1 drivers
L_0x64ce4b1a49f0 .part v0x64ce4b1a05d0_0, 5, 3;
L_0x64ce4b1a4ab0 .part v0x64ce4b1a05d0_0, 0, 5;
L_0x64ce4b1a4be0 .reduce/nor v0x64ce4b19e3f0_0;
S_0x64ce4b162fb0 .scope module, "ACC_u" "ACC" 3 99, 4 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ACCwrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x64ce4b14cea0_0 .net "ACCwrite", 0 0, v0x64ce4b1a2710_0;  alias, 1 drivers
v0x64ce4b14d550_0 .var "ACCwriteTEMP", 0 0;
v0x64ce4b182340_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  alias, 1 drivers
v0x64ce4b180c70_0 .net "in", 7 0, L_0x64ce4b1a48c0;  alias, 1 drivers
v0x64ce4b19e3f0_0 .var "out", 7 0;
E_0x64ce4b118f90 .event posedge, v0x64ce4b182340_0;
S_0x64ce4b19e5a0 .scope module, "ALU_u" "ALU" 3 84, 5 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x64ce4b19e7d0_0 .net "ALU_Op", 1 0, v0x64ce4b1a27d0_0;  alias, 1 drivers
v0x64ce4b19e8d0_0 .net "inA", 7 0, v0x64ce4b19fae0_0;  alias, 1 drivers
v0x64ce4b19e9b0_0 .net "inB", 7 0, v0x64ce4b19e3f0_0;  alias, 1 drivers
v0x64ce4b19ea50_0 .var "isZero", 0 0;
v0x64ce4b19eaf0_0 .var "out", 7 0;
E_0x64ce4b151530 .event anyedge, v0x64ce4b19e7d0_0, v0x64ce4b19eaf0_0, v0x64ce4b19e8d0_0, v0x64ce4b19e3f0_0;
S_0x64ce4b19ecc0 .scope module, "ALUmux" "ALUmux" 3 92, 6 18 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALUtoACC";
    .port_info 1 /INPUT 8 "ALUdata";
    .port_info 2 /INPUT 8 "MemoryData";
    .port_info 3 /OUTPUT 8 "data_out";
v0x64ce4b19eea0_0 .net "ALUdata", 7 0, v0x64ce4b19eaf0_0;  alias, 1 drivers
v0x64ce4b19ef90_0 .net "ALUtoACC", 0 0, v0x64ce4b1a28a0_0;  alias, 1 drivers
v0x64ce4b19f030_0 .net "MemoryData", 7 0, v0x64ce4b19fae0_0;  alias, 1 drivers
v0x64ce4b19f130_0 .net "data_out", 7 0, L_0x64ce4b1a48c0;  alias, 1 drivers
L_0x64ce4b1a48c0 .functor MUXZ 8, v0x64ce4b19fae0_0, v0x64ce4b19eaf0_0, v0x64ce4b1a28a0_0, C4<>;
S_0x64ce4b19f290 .scope module, "DM_u" "DM" 3 106, 7 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x64ce4b19f470 .param/l "ADDRESS_WIDTH" 0 7 11, +C4<00000000000000000000000000000101>;
P_0x64ce4b19f4b0 .param/l "DATA_WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
P_0x64ce4b19f4f0 .param/l "MEMORY_DEPTH" 0 7 12, +C4<00000000000000000000000000100000>;
v0x64ce4b19f730_0 .net "address", 4 0, L_0x64ce4b1a4ab0;  alias, 1 drivers
v0x64ce4b19f830_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  alias, 1 drivers
v0x64ce4b19f920 .array "data", 0 31, 7 0;
v0x64ce4b19f9f0_0 .net "data_in", 7 0, v0x64ce4b19e3f0_0;  alias, 1 drivers
v0x64ce4b19fae0_0 .var "data_out", 7 0;
v0x64ce4b19fc20_0 .net "memRead", 0 0, v0x64ce4b1a2bb0_0;  alias, 1 drivers
v0x64ce4b19fce0_0 .net "memWrite", 0 0, v0x64ce4b1a2c80_0;  alias, 1 drivers
S_0x64ce4b19fe60 .scope module, "IM_u" "IM" 3 64, 8 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Halt";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /OUTPUT 8 "instruction_out";
P_0x64ce4b1a0090 .param/l "ADDRESS_WIDTH" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x64ce4b1a00d0 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x64ce4b1a0110 .param/l "MEMORY_DEPTH" 0 8 9, +C4<00000000000000000000000000100000>;
v0x64ce4b1a0250_0 .net "Halt", 0 0, v0x64ce4b1a29a0_0;  alias, 1 drivers
v0x64ce4b1a0330_0 .net "address", 4 0, v0x64ce4b1a0a60_0;  alias, 1 drivers
v0x64ce4b1a0410_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  alias, 1 drivers
v0x64ce4b1a0530_0 .var "hltSignal", 0 0;
v0x64ce4b1a05d0_0 .var "instruction_out", 7 0;
v0x64ce4b1a0700 .array "instructions", 0 31, 7 0;
S_0x64ce4b1a0840 .scope module, "PC_u" "PC" 3 43, 9 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "loaded_address";
    .port_info 3 /OUTPUT 5 "address";
v0x64ce4b1a0a60_0 .var "address", 4 0;
v0x64ce4b1a0b40_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  alias, 1 drivers
v0x64ce4b1a0be0_0 .var "counter", 0 0;
v0x64ce4b1a0cb0_0 .net "loaded_address", 4 0, L_0x64ce4b1a4790;  alias, 1 drivers
v0x64ce4b1a0d70_0 .net "rst", 0 0, v0x64ce4b1a42f0_0;  alias, 1 drivers
E_0x64ce4b13c530 .event posedge, v0x64ce4b1a0d70_0, v0x64ce4b182340_0;
S_0x64ce4b1a0f00 .scope module, "addressADD_u" "addressADD" 3 50, 6 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "skipSignal";
    .port_info 1 /INPUT 5 "address_in";
    .port_info 2 /OUTPUT 5 "address_out";
L_0x72c78df57018 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x64ce4b1a1150_0 .net/2u *"_ivl_0", 4 0, L_0x72c78df57018;  1 drivers
v0x64ce4b1a1250_0 .net *"_ivl_2", 4 0, L_0x64ce4b1a4400;  1 drivers
L_0x72c78df57060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x64ce4b1a1330_0 .net/2u *"_ivl_4", 4 0, L_0x72c78df57060;  1 drivers
v0x64ce4b1a13f0_0 .net *"_ivl_6", 4 0, L_0x64ce4b1a4510;  1 drivers
v0x64ce4b1a14d0_0 .net "address_in", 4 0, v0x64ce4b1a0a60_0;  alias, 1 drivers
v0x64ce4b1a1630_0 .net "address_out", 4 0, L_0x64ce4b1a4600;  alias, 1 drivers
v0x64ce4b1a1710_0 .net "skipSignal", 0 0, L_0x64ce4b1a44a0;  alias, 1 drivers
L_0x64ce4b1a4400 .arith/sum 5, v0x64ce4b1a0a60_0, L_0x72c78df57018;
L_0x64ce4b1a4510 .arith/sum 5, v0x64ce4b1a0a60_0, L_0x72c78df57060;
L_0x64ce4b1a4600 .functor MUXZ 5, L_0x64ce4b1a4510, L_0x64ce4b1a4400, L_0x64ce4b1a44a0, C4<>;
S_0x64ce4b1a1850 .scope module, "addressMUX_u" "addressMUX" 3 56, 6 9 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 5 "nextAddress";
    .port_info 2 /INPUT 5 "jumpAddress";
    .port_info 3 /OUTPUT 5 "address_out";
v0x64ce4b1a1aa0_0 .net "address_out", 4 0, L_0x64ce4b1a4790;  alias, 1 drivers
v0x64ce4b1a1b60_0 .net "jump", 0 0, v0x64ce4b1a2b10_0;  alias, 1 drivers
v0x64ce4b1a1c00_0 .net "jumpAddress", 4 0, L_0x64ce4b1a4ab0;  alias, 1 drivers
v0x64ce4b1a1d00_0 .net "nextAddress", 4 0, L_0x64ce4b1a4600;  alias, 1 drivers
L_0x64ce4b1a4790 .functor MUXZ 5, L_0x64ce4b1a4600, L_0x64ce4b1a4ab0, v0x64ce4b1a2b10_0, C4<>;
S_0x64ce4b1a1e60 .scope module, "controller_u" "controller" 3 71, 10 1 0, S_0x64ce4b162e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "skip";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "ACCwrite";
    .port_info 7 /OUTPUT 1 "ALUtoACC";
    .port_info 8 /OUTPUT 2 "ALU_OP";
    .port_info 9 /OUTPUT 1 "Halt";
P_0x64ce4b1a2040 .param/l "ADD" 1 10 16, C4<010>;
P_0x64ce4b1a2080 .param/l "AND" 1 10 17, C4<011>;
P_0x64ce4b1a20c0 .param/l "HLT" 1 10 14, C4<000>;
P_0x64ce4b1a2100 .param/l "JMP" 1 10 21, C4<111>;
P_0x64ce4b1a2140 .param/l "LDA" 1 10 19, C4<101>;
P_0x64ce4b1a2180 .param/l "SKZ" 1 10 15, C4<001>;
P_0x64ce4b1a21c0 .param/l "STO" 1 10 20, C4<110>;
P_0x64ce4b1a2200 .param/l "XOR" 1 10 18, C4<100>;
v0x64ce4b1a2710_0 .var "ACCwrite", 0 0;
v0x64ce4b1a27d0_0 .var "ALU_OP", 1 0;
v0x64ce4b1a28a0_0 .var "ALUtoACC", 0 0;
v0x64ce4b1a29a0_0 .var "Halt", 0 0;
v0x64ce4b1a2a70_0 .net "clk", 0 0, v0x64ce4b1a4250_0;  alias, 1 drivers
v0x64ce4b1a2b10_0 .var "jump", 0 0;
v0x64ce4b1a2bb0_0 .var "memRead", 0 0;
v0x64ce4b1a2c80_0 .var "memWrite", 0 0;
v0x64ce4b1a2d50_0 .net "opcode", 2 0, L_0x64ce4b1a49f0;  alias, 1 drivers
v0x64ce4b1a2df0_0 .var "skip", 0 0;
E_0x64ce4b183ca0 .event negedge, v0x64ce4b182340_0;
    .scope S_0x64ce4b1a0840;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a0be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x64ce4b1a0a60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x64ce4b1a0840;
T_1 ;
    %wait E_0x64ce4b13c530;
    %load/vec4 v0x64ce4b1a0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x64ce4b1a0a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x64ce4b1a0be0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x64ce4b1a0cb0_0;
    %assign/vec4 v0x64ce4b1a0a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a0be0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x64ce4b1a0be0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x64ce4b1a0be0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x64ce4b19fe60;
T_2 ;
    %vpi_call 8 19 "$readmemb", "./instruction.mem", v0x64ce4b1a0700, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x64ce4b19fe60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64ce4b1a0530_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x64ce4b19fe60;
T_4 ;
    %wait E_0x64ce4b118f90;
    %load/vec4 v0x64ce4b1a0250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64ce4b1a0530_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x64ce4b19fe60;
T_5 ;
    %wait E_0x64ce4b118f90;
    %load/vec4 v0x64ce4b1a0530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x64ce4b1a0330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x64ce4b1a0700, 4;
    %store/vec4 v0x64ce4b1a05d0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x64ce4b1a05d0_0;
    %store/vec4 v0x64ce4b1a05d0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x64ce4b1a1e60;
T_6 ;
    %wait E_0x64ce4b183ca0;
    %load/vec4 v0x64ce4b1a2d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64ce4b1a2b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a28a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64ce4b1a27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64ce4b1a29a0_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x64ce4b19e5a0;
T_7 ;
    %wait E_0x64ce4b151530;
    %load/vec4 v0x64ce4b19e7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x64ce4b19eaf0_0;
    %store/vec4 v0x64ce4b19eaf0_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x64ce4b19e8d0_0;
    %load/vec4 v0x64ce4b19e9b0_0;
    %add;
    %store/vec4 v0x64ce4b19eaf0_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x64ce4b19e8d0_0;
    %load/vec4 v0x64ce4b19e9b0_0;
    %and;
    %store/vec4 v0x64ce4b19eaf0_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x64ce4b19e8d0_0;
    %load/vec4 v0x64ce4b19e9b0_0;
    %xor;
    %store/vec4 v0x64ce4b19eaf0_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %load/vec4 v0x64ce4b19eaf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %pad/s 1;
    %store/vec4 v0x64ce4b19ea50_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x64ce4b162fb0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64ce4b19e3f0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x64ce4b162fb0;
T_9 ;
    %wait E_0x64ce4b118f90;
    %load/vec4 v0x64ce4b14cea0_0;
    %store/vec4 v0x64ce4b14d550_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x64ce4b162fb0;
T_10 ;
    %wait E_0x64ce4b118f90;
    %load/vec4 v0x64ce4b14d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x64ce4b180c70_0;
    %assign/vec4 v0x64ce4b19e3f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x64ce4b19e3f0_0;
    %assign/vec4 v0x64ce4b19e3f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x64ce4b19f290;
T_11 ;
    %vpi_call 7 22 "$readmemb", "./data.mem", v0x64ce4b19f920, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x64ce4b19f290;
T_12 ;
    %wait E_0x64ce4b118f90;
    %load/vec4 v0x64ce4b19fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x64ce4b19f9f0_0;
    %load/vec4 v0x64ce4b19f730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x64ce4b19f920, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x64ce4b19fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x64ce4b19f730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x64ce4b19f920, 4;
    %assign/vec4 v0x64ce4b19fae0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x64ce4b143550;
T_13 ;
    %vpi_call 2 14 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x64ce4b143550 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x64ce4b143550;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64ce4b1a4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64ce4b1a42f0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x64ce4b143550;
T_15 ;
    %delay 25000, 0;
    %load/vec4 v0x64ce4b1a4250_0;
    %inv;
    %store/vec4 v0x64ce4b1a4250_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./multiplexer.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./controller.v";
