@inproceedings{Diablo,
 author = {Tan, Zhangxi and others},
 title = {DIABLO: A Warehouse-Scale Computer Network Simulator Using FPGAs},
 booktitle = {ASPLOS '15},
 year = {2015},
 isbn = {978-1-4503-2835-7},
 location = {Istanbul, Turkey},
 pages = {207--221},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2694344.2694362},
 doi = {10.1145/2694344.2694362},
 acmid = {2694362},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, evaluation, performance, warehouse-scale computing},
}

@misc{amazonf1,
   author = "Amazon",
   title = "Amazon EC2 F1 Instances (Preview)",
   year = "2016",
   howpublished = "\url{https://aws.amazon.com/ec2/instance-types/f1/}",
}


@inproceedings{fabscalarfpga,
 author = {Dwiel, Brandon H. and others},
 title = {FPGA Modeling of Diverse Superscalar Processors},
 booktitle = {Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems \& Software},
 series = {ISPASS '12},
 year = {2012},
 isbn = {978-1-4673-1143-4},
 pages = {188--199},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/ISPASS.2012.6189225},
 doi = {10.1109/ISPASS.2012.6189225},
 acmid = {2311007},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{fabscalar,
title={Fabscalar: Composing synthesizable rtl designs of arbitrary cores within a canonical superscalar template},
author={Choudhary, Niket K and Wadhavkar, Salil V and Shah, Tanmay A and Mayukh, Hiran and Gandhi, Jayneel and Dwiel, Brandon H and Navada, Sandeep and Najaf-abadi, Hashem H and Rotenberg, Eric},
booktitle={ACM SIGARCH Computer Architecture News},
volume={39},
number={3},
pages={11--22},
year={2011},
organization={ACM}
}

@inproceedings{strober,
 author = {Kim, Donggyu and others},
 title = {Strober: Fast and Accurate Sample-based Energy Simulation for Arbitrary RTL},
 booktitle = {Proceedings of the 43rd International Symposium on Computer Architecture},
 series = {ISCA '16},
 year = {2016},
 isbn = {978-1-4673-8947-1},
 location = {Seoul, Republic of Korea},
 pages = {128--139},
 numpages = {12},
 url = {https://doi.org/10.1109/ISCA.2016.21},
 doi = {10.1109/ISCA.2016.21},
 acmid = {3001151},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {FPGA, energy, hardware, modeling, power estimation, statistical sampling},
}

@inproceedings{midas,
 author = {Kim, Donggyu and others},
 title = {{Evaluation of RISC-V RTL with FPGA-Acclerated Simulation}},
 booktitle = {CARRV '17},
 year = {2017}
}

@inproceedings{firesim,
 author = {Karandikar, Sagar and others},
 title = {Firesim: FPGA-accelerated Cycle-exact Scale-out System Simulation in the Public Cloud},
 booktitle = {Proceedings of the 45th Annual International Symposium on Computer Architecture},
 series = {ISCA '18},
 year = {2018},
 isbn = {978-1-5386-5984-7},
 location = {Los Angeles, California},
 pages = {29--42},
 numpages = {14},
 url = {https://doi.org/10.1109/ISCA.2018.00014},
 doi = {10.1109/ISCA.2018.00014},
 acmid = {3276543},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {computer architecture, computer networks, computer simulation, data centers, distributed computing, field programmable gate arrays, performance analysis, scalability},
}

@article{smarts,
author = {Wunderlich, Roland E. and others},
title = {SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling},
journal = {SIGARCH Comput. Archit. News},
issue_date = {May 2003},
volume = {31},
number = {2},
month = may,
year = {2003},
issn = {0163-5964},
pages = {84--97},
numpages = {14},
url = {http://doi.acm.org/10.1145/871656.859629},
doi = {10.1145/871656.859629},
acmid = {859629},
publisher = {ACM},
address = {New York, NY, USA},
} 

@article{spec,
author = {Henning, John L.},
title = {SPEC CPU2006 Benchmark Descriptions},
journal = {SIGARCH Comput. Archit. News},
issue_date = {September 2006},
volume = {34},
number = {4},
month = sep,
year = {2006},
issn = {0163-5964},
pages = {1--17},
numpages = {17},
url = {http://doi.acm.org/10.1145/1186736.1186737},
doi = {10.1145/1186736.1186737},
acmid = {1186737},
publisher = {ACM},
address = {New York, NY, USA},
} 

@inproceedings{FAME,
author = {Tan, Zhangxi and others},
booktitle = {ISCA},
title = {{A Case for FAME: FPGA Architecture Model Execution}},
year = {2010}
}

@inproceedings{FAST,
 author = {Chiou, Derek and others},
 title = {FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {249--261},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/MICRO.2007.36},
 doi = {10.1109/MICRO.2007.36},
 acmid = {1331723},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{sosphistory,
    author = {David Patterson},
    booktitle = {SOSP'15 History Day},
    title = {Past and Future Trends in Architecture and Hardware},
    year = {2015},
    howpublished = "\url{https://sigops.org/sosp/sosp15/history/07-patterson-slides.pdf}"
}

@misc{hifive1,
   author = {SiFive},
   title = "HiFive1 - A RISC-V-based, Open-Source, Arduino-Compatible Development Kit",
   year = "2016",
   howpublished = "\url{https://www.sifive.com/products/hifive1/}",
 }

@inproceedings{firrtl,
 author = {Izraelevitz, Adam and others},
 title = {Reusability is FIRRTL Ground: Hardware Construction Languages, Compiler Frameworks, and Transformations},
 booktitle = {Proceedings of the 36th International Conference on Computer-Aided Design},
 series = {ICCAD '17},
 year = {2017},
 location = {Irvine, California},
 pages = {209--216},
 numpages = {8},
 acmid = {3199728},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {ASIC, FIRRTL, FPGA, RTL, chisel, compiler, hardware, hardware construction language, hardware design language, intermediate representation, modeling, reusability, transformations},
}

@inproceedings{Chisel,
 author = {Bachrach, Jonathan and others},
 title = {Chisel: Constructing Hardware in a Scala Embedded Language},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {1216--1225},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2228360.2228584},
 doi = {10.1145/2228360.2228584},
 acmid = {2228584},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CAD},
}

@misc{UltraScale,
   author = {Xilinx},
   title = "UltraScale Architecture and Product Data Sheet: Overview",
   year = "2017",
   month = "February",
   howpublished = "\url{https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf}",
}

@misc{stratix10mx,
   author = {Intel},
   title = "Stratix 10 MX: 1 TBps Memory Bandwith in a Single FPGA",
   year = "2017",
   month = "February",
   howpublished = "\url{https://www.altera.com/products/sip/memory/stratix-10-mx/overview.html}"
}

@ARTICLE{FPGAGap,
author={I. Kuon and J. Rose}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={{Measuring the Gap Between FPGAs and ASICs}}, 
year={2007}, 
volume={26}, 
number={2}, 
pages={203-215}, 
keywords={CMOS logic circuits;application specific integrated circuits;delays;field programmable gate arrays;table lookup;90 nm;CMOS ASIC;CMOS FPGA;application-specific integrated circuits;area gap;block memory;circuit speed;core logic;critical-path delay;delay comparison;field programmable gate array;flip-flops;hard blocks;hard multipliers;logic density;look-up table-based logic;power comparison;power consumption;Application specific integrated circuits;Area measurement;CMOS logic circuits;Density measurement;Energy consumption;Field programmable gate arrays;Integrated circuit measurements;Power measurement;Programmable logic arrays;Velocity measurement;Application-specific integrated circuits (ASIC);area comparison;delay comparison;field programmable gate array (FPGA);power comparison}, 
doi={10.1109/TCAD.2006.884574}, 
ISSN={0278-0070}, 
month={Feb},}

@ARTICLE{FPGAGap2, 
author={Wong, Henry and others},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={{Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design}}, 
year={2014}, 
volume={22}, 
number={10}, 
pages={2067-2080}, 
keywords={CMOS integrated circuits;SRAM chips;adders;content-addressable storage;field programmable gate arrays;integrated circuit design;microprocessor chips;multiplexing equipment;CAM;FPGA;SRAM;adders;content addressable memories;custom CMOS;field programmable gate arrays;hard processors;microarchitectural design;multiplexers;multipliers;processor building block circuits;processor cores;soft processor microarchitectures;CMOS integrated circuits;Delays;Field programmable gate arrays;Microarchitecture;Random access memory;Registers;Substrates}, 
doi={10.1109/TVLSI.2013.2284281}, 
ISSN={1063-8210}, 
month={Oct},}

@ARTICLE{BEE2, 
author={C. Chang and J. Wawrzynek and R. W. Brodersen}, 
journal={IEEE Design Test of Computers}, 
title={{BEE2: a high-end reconfigurable computing system}}, 
year={2005}, 
volume={22}, 
number={2}, 
pages={114-125}, 
keywords={digital signal processing chips;microprocessor chips;performance evaluation;real-time systems;reconfigurable architectures;Berkeley Emulation Engine 2;DSP-based system;high-end reconfigurable computing system;microprocessor-based system;processing-module building block;Application software;Computational modeling;Digital signal processing;Digital signal processing chips;Emulation;Energy consumption;Field programmable gate arrays;Hardware;Radio astronomy;Throughput}, 
doi={10.1109/MDT.2005.30}, 
ISSN={0740-7475}, 
month={March},}

@article{RAMP,
title={RAMP: Research Accelerator for Multiple Processors},
author={Wawrzynek, John and others},
journal={IEEE Micro},
volume={27},
number={2},
pages = {46-57},
year={2007},
publisher={IEEE}
}

@inproceedings{RAMPGold,
 author = {Tan, Zhangxi and others},
 title = {RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors},
 booktitle = {Proceedings of the 47th Design Automation Conference},
 series = {DAC '10},
 year = {2010},
 isbn = {978-1-4503-0002-5},
 location = {Anaheim, California},
 pages = {463--468},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1837274.1837390},
 doi = {10.1145/1837274.1837390},
 acmid = {1837390},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, multiprocessors, simulation},
}


@INPROCEEDINGS{RAMPBlue, 
    author={A. Krasnov and A. Schultz and J. Wawrzynek and G. Gibeling and P. Y. Droz}, 
    booktitle={2007 International Conference on Field Programmable Logic and Applications}, 
    title={RAMP Blue: A Message-Passing Manycore System in FPGAs}, 
    year={2007}, 
    pages={54-61}, 
    keywords={Linux;distributed memory systems;field programmable gate arrays;message passing;FPGA;MicroBlaze core;RAMP Blue project;distributed-memory architecture;field programmable gate array;message-passing manycore system;research accelerator for multiple processor;software infrastructure;tree topology;uClinux;Application software;Computer architecture;Debugging;Emulation;Field programmable gate arrays;Hardware;Network topology;Prototypes;Routing;Switches}, 
    doi={10.1109/FPL.2007.4380625}, 
    ISSN={1946-147X}, 
    month={Aug},}

@ARTICLE{MicroSimPanel, 
author={J. C. Hoe and D. Burger and J. Emer and D. Chiou and R. Sendag and J. Yi}, 
journal={IEEE Micro}, 
title={The Future of Architectural Simulation}, 
year={2010}, 
volume={30}, 
number={3}, 
pages={8-18}, 
keywords={Analytical models;Computational modeling;Computer architecture;Computer errors;Computer simulation;Hardware;Impedance;Multicore processing;Process design;Research and development;benchmarks;computer architecture;hardware;infrastructure;microarchitecture;simulation;simulation speed}, 
doi={10.1109/MM.2010.56}, 
ISSN={0272-1732}, 
month={May},}

@inproceedings{gem5error,
title={Sources of error in full-system simulation},
author={Gutierrez, Anthony and Pusdesris, Joseph and Dreslinski, Ronald G and Mudge, Trevor and Sudanthi, Chander and Emmons, Christopher D and Hayenga, Mitchell and Paver, Nigel},
booktitle={Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on},
pages={13--22},
year={2014},
organization={IEEE}
}


@article{APortNetworks,
 author = {Pellauer, Michael and others},
 title= {{A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs}},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {September 2009},
 volume = {2},
 number = {3},
 month = sep,
 year = {2009},
 issn = {1936-7406},
 pages = {16:1--16:26},
 articleno = {16},
 numpages = {26},
 url = {http://doi.acm.org/10.1145/1575774.1575775},
 doi = {10.1145/1575774.1575775},
 acmid = {1575775},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, emulation, performance models, simulation},
}

@inproceedings{LIBDN,
 author = {Vijayaraghavan, Muralidaran and others},
 title = {Bounded Dataflow Networks and Latency-insensitive Circuits},
 booktitle = {Proceedings of the 7th IEEE/ACM International Conference on Formal Methods and Models for Codesign},
 series = {MEMOCODE'09},
 year = {2009},
 isbn = {978-1-4244-4806-7},
 location = {Cambridge, Massachusetts},
 pages = {171--180},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=1715759.1715781},
 acmid = {1715781},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@ARTICLE{SDF, 
    author={E. A. Lee and others},
    journal={Proceedings of the IEEE}, 
    title={Synchronous data flow}, 
    year={1987}, 
    volume={75}, 
    number={9}, 
    pages={1235-1245}, 
    keywords={Assembly systems;Digital signal processing;Flow graphs;Hardware;Microcomputers;Processor scheduling;Runtime;Scheduling algorithm;Signal processing;Software systems}, 
    doi={10.1109/PROC.1987.13876}, 
    ISSN={0018-9219}, 
    month={Sept},}

@inproceedings{LIFPGADesign,
 author = {Fleming, Kermin Elliott and others},
 title = {Leveraging Latency-insensitivity to Ease Multiple FPGA Design},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '12},
 year = {2012},
 isbn = {978-1-4503-1155-7},
 location = {Monterey, California, USA},
 pages = {175--184},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2145694.2145725},
 doi = {10.1145/2145694.2145725},
 acmid = {2145725},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DSP, FPGA, compiler, design automation, high-level synthesis, programming languages, switch architecture},
}
@inproceedings{HASim,
 author = {Pellauer, Michael and others},
 title = {HAsim: FPGA-based High-detail Multicore Simulation Using Time-division Multiplexing},
 booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 series = {HPCA '11},
 year = {2011},
 isbn = {978-1-4244-9432-3},
 pages = {406--417},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2014698.2014876},
 acmid = {2014876},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{ProtoFlex,
 author = {Chung, Eric S. and others},
 title = {A Complexity-effective Architecture for Accelerating Full-system Multiprocessor Simulations Using FPGAs},
 booktitle = {Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays},
 series = {FPGA '08},
 year = {2008},
 isbn = {978-1-59593-934-0},
 location = {Monterey, California, USA},
 pages = {77--86},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1344671.1344684},
 doi = {10.1145/1344671.1344684},
 acmid = {1344684},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, emulator, multicore, multiprocessor, prototype, simulator},
}


%%%%%%%%%%%%%%%%%%%%%%%%
%%% DRAM Papers
%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{frfcfs,
 author = {Rixner, Scott and others},
 title = {Memory Access Scheduling},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
 series = {ISCA '00},
 year = {2000},
 isbn = {1-58113-232-8},
 location = {Vancouver, British Columbia, Canada},
 pages = {128--138},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/339647.339668},
 doi = {10.1145/339647.339668},
 acmid = {339668},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{dramsim, 
    author={Rosenfeld, Paul and others},
    journal={IEEE Computer Architecture Letters}, 
    title={{DRAMSim2: A Cycle Accurate Memory System Simulator}}, 
    year={2011}, 
    volume={10}, 
    number={1}, 
    pages={16-19}, 
    keywords={DRAM chips;memory architecture;memory cards;DDR2/3 memory system model;DRAMSim2 simulation;DRAMSim2 timing;Verilog model;cycle accurate memory system simulator;trace-based simulation;visualization tool;Computational modeling;Driver circuits;Hardware design languages;Load modeling;Object oriented modeling;Random access memory;Timing;DRAM;Primary memory;Simulation}, 
    doi={10.1109/L-CA.2011.4}, 
    ISSN={1556-6056}, 
    month={Jan},} 

@ARTICLE{ramulator, 
    author={Kim, Yoongyu and others}, 
    journal={IEEE Computer Architecture Letters}, 
    title={Ramulator: A Fast and Extensible DRAM Simulator}, 
    year={2016}, 
    volume={15}, 
    number={1}, 
    pages={45-49}, 
    keywords={DRAM chips;circuit simulation;digital simulation;standards;DRAM simulator;DRAM standard;Ramulator;software tool;Hardware design languages;Nonvolatile memory;Proposals;Random access memory;Runtime;Standards;Timing;DRAM;Main memory;performance evaluation, experimental methods, emerging technologies, memory systems, memory scaling;simulation}, 
    doi={10.1109/LCA.2015.2414456}, 
    ISSN={1556-6056}, 
    month={Jan},}

@MISC{usimm,
    author = {Niladrish Chatterjee and others},
    title = {{USIMM: the Utah SImulated Memory Module A Simulation Infrastructure for the JWAC Memory Scheduling Championship}},
    year = {2012},
}

%%%%%%%%%%%%%%%%%%%%%%%%
%%% Target Designs
%%%%%%%%%%%%%%%%%%%%%%%%
@techreport{rocketchip,
    Author = { Asanovi\'{c}, Krste and others},
    Title = {{The Rocket Chip Generator}},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
    Month = {Apr},
    Number = {UCB/EECS-2016-17},
    Abstract = {Rocket Chip is an open-source Sysem-on-Chip design generator that emits synthesizable RTL. It leverages the Chisel hardware construction language to compose a library of sophisticated generators for cores, caches, and interconnects into an integrated SoC. Rocket Chip generates general-purpose processor cores that use the open RISC-V ISA, and provides both an in-order core generator (Rocket) and an out-of-order core generator (BOOM). For SoC designers interested in utilizing heterogeneous specialization for added efficiency gains, Rocket Chip supports the integration of custom accelerators in the form of instruction set extensions, coprocessors, or fully independent novel cores. Rocket Chip has been taped out (manufactured) eleven times, and yielded functional silicon prototypes capable of booting Linux.}
}
@techreport{boom,
    Author = {Celio, Christopher and Patterson, David A. and Asanovi\'{c}, Krste},
    Title = {{The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor}},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2015},
    Month = {June},
    Number = {UCB/EECS-2015-167},
    Abstract = {BOOM is a synthesizable, parameterized, superscalar out-of-order RISC-V core designed to serve as the prototypical baseline processor for future micro-architectural studies of out-of-order processors. Our goal is to provide a readable, open-source implementation for use in education, research, and industry.

BOOM is written in roughly 9,000 lines of the hardware construction language Chisel. We leveraged Berkeleyâ€™s open-source Rocket-chip SoC generator, allowing us to quickly bring up an entire multi-core processor system (including caches and uncore) by replacing the in-order Rocket core with an out-of-order BOOM core. BOOM supports atomics, IEEE 754-2008 floating-point, and page-based virtual memory. We have demonstrated BOOM running Linux, SPEC CINT2006, and CoreMark.}
}

%%%%%%%%%%%%%%%%%%%%%%%%
%%% Benchmarks
%%%%%%%%%%%%%%%%%%%%%%%%
@article{spec_cpu_2006,
author = {John L. Henning},
doi = {10.1145/1186736.1186737},
journal = {ACM SIGARCH Computer Architecture News},
month = {sep},
number = {4},
pages = {1--17},
publisher = {ACM},
title = {{SPEC CPU2006 benchmark descriptions}},
volume = {34},
year = {2006}
}

@MastersThesis{khanms,
  author =       {Asif I. Khan},
  title =        {Emulation of Microprocessor Memory Systems Using the {RAMP} Design Framework},
  school =       {Massachusetts Institute of Technology},
  year =         2008,
  month =     {February}}

@misc{riscv,
   author = "RISC-V Foundation",
   title = "About the RISC-V Foundation",
   year = "2017",
   howpublished = "\url{https://riscv.org/risc-v-foundation/}",
 }
