$date
	Mon Dec 15 15:27:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sin $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ sin $end
$var wire 1 ! sout $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
1#
0"
x!
$end
#5
0#
#10
bx0 %
1"
#15
1$
#20
0"
#30
bx01 %
1"
#35
0$
#40
0"
#50
bx010 %
1"
#55
1$
#60
0"
#70
0!
b101 %
1"
#80
0"
#90
1!
b1011 %
1"
#95
