# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ddr3_dll_test.srcs/sim_1/imports/DDR-main" \
"../../../../ddr3_dll_test.srcs/sources_1/new/clkgen.sv" \
"../../../../ddr3_dll_test.srcs/sim_1/new/ddr3.sv" \
"../../../../ddr3_dll_test.srcs/sources_1/new/top.sv" \
"../../../../ddr3_dll_test.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
