<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_Z7_ProcHDMI</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_TMDS_Clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_TMDS_Clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_TMDS_Clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_TMDS_Clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">2097152</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_Z7_ProcHDMI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>410b24a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_Z7_ProcHDMI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>410b24a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda073aa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e9f180c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>btn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_display</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_hdmi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_TMDS_Clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_TMDS_Clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_TMDS_Data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_TMDS_Data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">21</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/io_video/axi_Z7_ProcHDMI_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>io_video</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/io_video/axi_Z7_ProcHDMI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mem2p_240_8/mem2p_240_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_Z7_ProcHDMI_L8_S00_AXI_inst/capture.vlign/mem2p_240_8</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mem2p_76800_8/mem2p_76800_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_Z7_ProcHDMI_L8_S00_AXI_inst/capture.img_in/mem2p_76800_8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/io_video/axi_Z7_ProcHDMI_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>io_video</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/io_video/axi_Z7_ProcHDMI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mem2p_240_8/mem2p_240_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_Z7_ProcHDMI_L8_S00_AXI_inst/capture.vlign/mem2p_240_8</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mem2p_76800_8/mem2p_76800_8.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_Z7_ProcHDMI_L8_S00_AXI_inst/capture.img_in/mem2p_76800_8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_Z7_ProcHDMI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda073aa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ImgProcParamTest.edf</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HDMI_RAM_syn.edf</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi_Z7_ProcHDMI_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">21</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_Z7_ProcHDMI_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_Z7_ProcHDMI_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>34</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-12-20T17:15:08Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:axi_Z7_ProcHDMI:1.0_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324879ae_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fee1bba_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42994787_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d02b09_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434cad12_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c59be9_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9084a9b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af47237_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afe99b7_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3795d98e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c171260_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651dad54_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4246f5fd_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d7f981_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23526e4a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230fc9e8_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578b06ed_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a231a27_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d817509_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab49ef1_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101955c7_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163b42ec_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334eeff2_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5575b64f_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874f900_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3fb0da_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad7416_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48da6f9b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a129fd_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e79557a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adbc46a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc81c9d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5667446c_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edaecbf_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5eb63b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428fc703_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f26b27_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408565c5_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31373d9b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ebb968_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7265be1b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d72c51e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5494f206_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bd6f11_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3498ddf4_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6008c1e7_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0e917e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44371b52_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75da4100_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7805bc65_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec60da5_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313cdcd1_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2880ae18_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538383a6_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7eb6f9_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d8bc34_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17084035_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180211b6_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7424b6ed_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512eba21_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1658ce63_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371335be_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31723f07_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251520ad_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c1d7ea_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7842ae71_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e36136a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c99a6a8_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43777319_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8de3eb_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d552415_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8793b9_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff4fde6_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7431d313_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da65f2e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e107074_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bda94f_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50177d61_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e653709_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea7af_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae65a00_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f8ce34_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250ca523_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f10e502_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c484b4d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14feeff8_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537cd459_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c534ed2_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3d8971_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19afee09_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e77fb86_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e2d052_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d20b7ee_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1800d1cd_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cf5278_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b09e666_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4c54d5_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d428c6a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d45d1be_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55948d57_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75241226_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4689a86d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e2280f_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e098e55_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453207af_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4672e8fe_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db3b95b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf9207c_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e18b64_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a198425_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496da671_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd74a8d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b20621d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a10ee7c_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfd9a24_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7425fd_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371dd56d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adcf48f_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c40b4b4_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef939de_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8e680b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d29cd61_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc0eb08_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52446d06_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62357191_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5a3fab_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3193769b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaf9559_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689f6285_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2c979c_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5efb21_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183114aa_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f3474c_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671a70ab_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73800756_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ee9e7e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abe5702_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3129b56b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506ed939_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b31b1d6_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6696ac3a_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3def93e7_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374d7a30_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7190ca_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bf93da_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67019514_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8128a3_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ad4849_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54216418_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1edd04_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19951d9f_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4b354d_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c6ad34_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c44729b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51676a39_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4019685b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0f4105_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f5487b_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a564670_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbc2913_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60490c0e_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7027dc14_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19baee95_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1447a884_ARCHIVE_LOCATION">/tima/smancini/Zynq/Z7/Z7_Demo_Cam/ip_repo/axi_Z7_ProcHDMI</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9d516980"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ac2f522d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c552df8f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="39cf4111"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="71ac7c40"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d455aa0c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
