
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  00001bd4  00001c68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bd4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800120  00800120  00001c88  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001c88  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001ce4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000060  00000000  00000000  00001d24  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000129b  00000000  00000000  00001d84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a32  00000000  00000000  0000301f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ab8  00000000  00000000  00003a51  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000254  00000000  00000000  0000450c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000058c  00000000  00000000  00004760  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000469  00000000  00000000  00004cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00005155  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 69 08 	jmp	0x10d2	; 0x10d2 <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e4 ed       	ldi	r30, 0xD4	; 212
      7c:	fb e1       	ldi	r31, 0x1B	; 27
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a0 32       	cpi	r26, 0x20	; 32
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	a0 e2       	ldi	r26, 0x20	; 32
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a8 32       	cpi	r26, 0x28	; 40
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 b6 08 	call	0x116c	; 0x116c <main>
      9e:	0c 94 e8 0d 	jmp	0x1bd0	; 0x1bd0 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <hd44780_outnibble>:
/*
 * Send one nibble out to the LCD controller.
 */
static void
hd44780_outnibble(uint8_t n, uint8_t rs)
{
      a6:	cf 93       	push	r28
      a8:	df 93       	push	r29
      aa:	cd b7       	in	r28, 0x3d	; 61
      ac:	de b7       	in	r29, 0x3e	; 62
      ae:	a4 97       	sbiw	r28, 0x24	; 36
      b0:	0f b6       	in	r0, 0x3f	; 63
      b2:	f8 94       	cli
      b4:	de bf       	out	0x3e, r29	; 62
      b6:	0f be       	out	0x3f, r0	; 63
      b8:	cd bf       	out	0x3d, r28	; 61
      ba:	8b a3       	std	Y+35, r24	; 0x23
      bc:	6c a3       	std	Y+36, r22	; 0x24
  CLR(PORT, HD44780_RW);
      be:	85 e2       	ldi	r24, 0x25	; 37
      c0:	90 e0       	ldi	r25, 0x00	; 0
      c2:	25 e2       	ldi	r18, 0x25	; 37
      c4:	30 e0       	ldi	r19, 0x00	; 0
      c6:	f9 01       	movw	r30, r18
      c8:	20 81       	ld	r18, Z
      ca:	2f 7e       	andi	r18, 0xEF	; 239
      cc:	fc 01       	movw	r30, r24
      ce:	20 83       	st	Z, r18
  if (rs)
      d0:	8c a1       	ldd	r24, Y+36	; 0x24
      d2:	88 23       	and	r24, r24
      d4:	51 f0       	breq	.+20     	; 0xea <hd44780_outnibble+0x44>
    SET(PORT, HD44780_RS);
      d6:	85 e2       	ldi	r24, 0x25	; 37
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	25 e2       	ldi	r18, 0x25	; 37
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	f9 01       	movw	r30, r18
      e0:	20 81       	ld	r18, Z
      e2:	20 62       	ori	r18, 0x20	; 32
      e4:	fc 01       	movw	r30, r24
      e6:	20 83       	st	Z, r18
      e8:	09 c0       	rjmp	.+18     	; 0xfc <hd44780_outnibble+0x56>
  else
    CLR(PORT, HD44780_RS);
      ea:	85 e2       	ldi	r24, 0x25	; 37
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	25 e2       	ldi	r18, 0x25	; 37
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	f9 01       	movw	r30, r18
      f4:	20 81       	ld	r18, Z
      f6:	2f 7d       	andi	r18, 0xDF	; 223
      f8:	fc 01       	movw	r30, r24
      fa:	20 83       	st	Z, r18
  ASSIGN(PORT, HD44780_D4, n);
      fc:	88 e2       	ldi	r24, 0x28	; 40
      fe:	90 e0       	ldi	r25, 0x00	; 0
     100:	28 e2       	ldi	r18, 0x28	; 40
     102:	30 e0       	ldi	r19, 0x00	; 0
     104:	f9 01       	movw	r30, r18
     106:	20 81       	ld	r18, Z
     108:	32 2f       	mov	r19, r18
     10a:	30 7f       	andi	r19, 0xF0	; 240
     10c:	2b a1       	ldd	r18, Y+35	; 0x23
     10e:	23 2b       	or	r18, r19
     110:	fc 01       	movw	r30, r24
     112:	20 83       	st	Z, r18
     114:	19 82       	std	Y+1, r1	; 0x01
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     116:	85 e2       	ldi	r24, 0x25	; 37
     118:	90 e0       	ldi	r25, 0x00	; 0
     11a:	25 e2       	ldi	r18, 0x25	; 37
     11c:	30 e0       	ldi	r19, 0x00	; 0
     11e:	f9 01       	movw	r30, r18
     120:	20 81       	ld	r18, Z
     122:	28 60       	ori	r18, 0x08	; 8
     124:	fc 01       	movw	r30, r24
     126:	20 83       	st	Z, r18
     128:	80 e0       	ldi	r24, 0x00	; 0
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	a0 e0       	ldi	r26, 0x00	; 0
     12e:	bf e3       	ldi	r27, 0x3F	; 63
     130:	8a 83       	std	Y+2, r24	; 0x02
     132:	9b 83       	std	Y+3, r25	; 0x03
     134:	ac 83       	std	Y+4, r26	; 0x04
     136:	bd 83       	std	Y+5, r27	; 0x05
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     138:	2b ea       	ldi	r18, 0xAB	; 171
     13a:	3a ea       	ldi	r19, 0xAA	; 170
     13c:	4a e2       	ldi	r20, 0x2A	; 42
     13e:	50 e4       	ldi	r21, 0x40	; 64
     140:	6a 81       	ldd	r22, Y+2	; 0x02
     142:	7b 81       	ldd	r23, Y+3	; 0x03
     144:	8c 81       	ldd	r24, Y+4	; 0x04
     146:	9d 81       	ldd	r25, Y+5	; 0x05
     148:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     14c:	dc 01       	movw	r26, r24
     14e:	cb 01       	movw	r24, r22
     150:	8e 83       	std	Y+6, r24	; 0x06
     152:	9f 83       	std	Y+7, r25	; 0x07
     154:	a8 87       	std	Y+8, r26	; 0x08
     156:	b9 87       	std	Y+9, r27	; 0x09
	__tmp2 = ((F_CPU) / 4e6) * __us;
     158:	8a 81       	ldd	r24, Y+2	; 0x02
     15a:	9b 81       	ldd	r25, Y+3	; 0x03
     15c:	ac 81       	ldd	r26, Y+4	; 0x04
     15e:	bd 81       	ldd	r27, Y+5	; 0x05
     160:	9c 01       	movw	r18, r24
     162:	ad 01       	movw	r20, r26
     164:	bc 01       	movw	r22, r24
     166:	cd 01       	movw	r24, r26
     168:	0e 94 11 09 	call	0x1222	; 0x1222 <__addsf3>
     16c:	dc 01       	movw	r26, r24
     16e:	cb 01       	movw	r24, r22
     170:	8a 87       	std	Y+10, r24	; 0x0a
     172:	9b 87       	std	Y+11, r25	; 0x0b
     174:	ac 87       	std	Y+12, r26	; 0x0c
     176:	bd 87       	std	Y+13, r27	; 0x0d
	if (__tmp < 1.0)
     178:	20 e0       	ldi	r18, 0x00	; 0
     17a:	30 e0       	ldi	r19, 0x00	; 0
     17c:	40 e8       	ldi	r20, 0x80	; 128
     17e:	5f e3       	ldi	r21, 0x3F	; 63
     180:	6e 81       	ldd	r22, Y+6	; 0x06
     182:	7f 81       	ldd	r23, Y+7	; 0x07
     184:	88 85       	ldd	r24, Y+8	; 0x08
     186:	99 85       	ldd	r25, Y+9	; 0x09
     188:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     18c:	88 23       	and	r24, r24
     18e:	1c f4       	brge	.+6      	; 0x196 <hd44780_outnibble+0xf0>
		__ticks = 1;
     190:	81 e0       	ldi	r24, 0x01	; 1
     192:	8e 87       	std	Y+14, r24	; 0x0e
     194:	b2 c0       	rjmp	.+356    	; 0x2fa <hd44780_outnibble+0x254>
	else if (__tmp2 > 65535)
     196:	20 e0       	ldi	r18, 0x00	; 0
     198:	3f ef       	ldi	r19, 0xFF	; 255
     19a:	4f e7       	ldi	r20, 0x7F	; 127
     19c:	57 e4       	ldi	r21, 0x47	; 71
     19e:	6a 85       	ldd	r22, Y+10	; 0x0a
     1a0:	7b 85       	ldd	r23, Y+11	; 0x0b
     1a2:	8c 85       	ldd	r24, Y+12	; 0x0c
     1a4:	9d 85       	ldd	r25, Y+13	; 0x0d
     1a6:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     1aa:	18 16       	cp	r1, r24
     1ac:	0c f0       	brlt	.+2      	; 0x1b0 <hd44780_outnibble+0x10a>
     1ae:	7b c0       	rjmp	.+246    	; 0x2a6 <hd44780_outnibble+0x200>
	{
		_delay_ms(__us / 1000.0);
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	4a e7       	ldi	r20, 0x7A	; 122
     1b6:	54 e4       	ldi	r21, 0x44	; 68
     1b8:	6a 81       	ldd	r22, Y+2	; 0x02
     1ba:	7b 81       	ldd	r23, Y+3	; 0x03
     1bc:	8c 81       	ldd	r24, Y+4	; 0x04
     1be:	9d 81       	ldd	r25, Y+5	; 0x05
     1c0:	0e 94 82 09 	call	0x1304	; 0x1304 <__divsf3>
     1c4:	dc 01       	movw	r26, r24
     1c6:	cb 01       	movw	r24, r22
     1c8:	8f 87       	std	Y+15, r24	; 0x0f
     1ca:	98 8b       	std	Y+16, r25	; 0x10
     1cc:	a9 8b       	std	Y+17, r26	; 0x11
     1ce:	ba 8b       	std	Y+18, r27	; 0x12

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     1d0:	20 e0       	ldi	r18, 0x00	; 0
     1d2:	30 e0       	ldi	r19, 0x00	; 0
     1d4:	4a ef       	ldi	r20, 0xFA	; 250
     1d6:	54 e4       	ldi	r21, 0x44	; 68
     1d8:	6f 85       	ldd	r22, Y+15	; 0x0f
     1da:	78 89       	ldd	r23, Y+16	; 0x10
     1dc:	89 89       	ldd	r24, Y+17	; 0x11
     1de:	9a 89       	ldd	r25, Y+18	; 0x12
     1e0:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     1e4:	dc 01       	movw	r26, r24
     1e6:	cb 01       	movw	r24, r22
     1e8:	8b 8b       	std	Y+19, r24	; 0x13
     1ea:	9c 8b       	std	Y+20, r25	; 0x14
     1ec:	ad 8b       	std	Y+21, r26	; 0x15
     1ee:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
     1f0:	20 e0       	ldi	r18, 0x00	; 0
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	40 e8       	ldi	r20, 0x80	; 128
     1f6:	5f e3       	ldi	r21, 0x3F	; 63
     1f8:	6b 89       	ldd	r22, Y+19	; 0x13
     1fa:	7c 89       	ldd	r23, Y+20	; 0x14
     1fc:	8d 89       	ldd	r24, Y+21	; 0x15
     1fe:	9e 89       	ldd	r25, Y+22	; 0x16
     200:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     204:	88 23       	and	r24, r24
     206:	2c f4       	brge	.+10     	; 0x212 <hd44780_outnibble+0x16c>
		__ticks = 1;
     208:	81 e0       	ldi	r24, 0x01	; 1
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	98 8f       	std	Y+24, r25	; 0x18
     20e:	8f 8b       	std	Y+23, r24	; 0x17
     210:	3f c0       	rjmp	.+126    	; 0x290 <hd44780_outnibble+0x1ea>
	else if (__tmp > 65535)
     212:	20 e0       	ldi	r18, 0x00	; 0
     214:	3f ef       	ldi	r19, 0xFF	; 255
     216:	4f e7       	ldi	r20, 0x7F	; 127
     218:	57 e4       	ldi	r21, 0x47	; 71
     21a:	6b 89       	ldd	r22, Y+19	; 0x13
     21c:	7c 89       	ldd	r23, Y+20	; 0x14
     21e:	8d 89       	ldd	r24, Y+21	; 0x15
     220:	9e 89       	ldd	r25, Y+22	; 0x16
     222:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     226:	18 16       	cp	r1, r24
     228:	4c f5       	brge	.+82     	; 0x27c <hd44780_outnibble+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     22a:	20 e0       	ldi	r18, 0x00	; 0
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e2       	ldi	r20, 0x20	; 32
     230:	51 e4       	ldi	r21, 0x41	; 65
     232:	6f 85       	ldd	r22, Y+15	; 0x0f
     234:	78 89       	ldd	r23, Y+16	; 0x10
     236:	89 89       	ldd	r24, Y+17	; 0x11
     238:	9a 89       	ldd	r25, Y+18	; 0x12
     23a:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     23e:	dc 01       	movw	r26, r24
     240:	cb 01       	movw	r24, r22
     242:	bc 01       	movw	r22, r24
     244:	cd 01       	movw	r24, r26
     246:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     24a:	dc 01       	movw	r26, r24
     24c:	cb 01       	movw	r24, r22
     24e:	98 8f       	std	Y+24, r25	; 0x18
     250:	8f 8b       	std	Y+23, r24	; 0x17
     252:	0f c0       	rjmp	.+30     	; 0x272 <hd44780_outnibble+0x1cc>
     254:	88 ec       	ldi	r24, 0xC8	; 200
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	9a 8f       	std	Y+26, r25	; 0x1a
     25a:	89 8f       	std	Y+25, r24	; 0x19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     25c:	89 8d       	ldd	r24, Y+25	; 0x19
     25e:	9a 8d       	ldd	r25, Y+26	; 0x1a
     260:	01 97       	sbiw	r24, 0x01	; 1
     262:	f1 f7       	brne	.-4      	; 0x260 <hd44780_outnibble+0x1ba>
     264:	9a 8f       	std	Y+26, r25	; 0x1a
     266:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     268:	8f 89       	ldd	r24, Y+23	; 0x17
     26a:	98 8d       	ldd	r25, Y+24	; 0x18
     26c:	01 97       	sbiw	r24, 0x01	; 1
     26e:	98 8f       	std	Y+24, r25	; 0x18
     270:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     272:	8f 89       	ldd	r24, Y+23	; 0x17
     274:	98 8d       	ldd	r25, Y+24	; 0x18
     276:	89 2b       	or	r24, r25
     278:	69 f7       	brne	.-38     	; 0x254 <hd44780_outnibble+0x1ae>
     27a:	3f c0       	rjmp	.+126    	; 0x2fa <hd44780_outnibble+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     27c:	6b 89       	ldd	r22, Y+19	; 0x13
     27e:	7c 89       	ldd	r23, Y+20	; 0x14
     280:	8d 89       	ldd	r24, Y+21	; 0x15
     282:	9e 89       	ldd	r25, Y+22	; 0x16
     284:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     288:	dc 01       	movw	r26, r24
     28a:	cb 01       	movw	r24, r22
     28c:	98 8f       	std	Y+24, r25	; 0x18
     28e:	8f 8b       	std	Y+23, r24	; 0x17
     290:	8f 89       	ldd	r24, Y+23	; 0x17
     292:	98 8d       	ldd	r25, Y+24	; 0x18
     294:	9c 8f       	std	Y+28, r25	; 0x1c
     296:	8b 8f       	std	Y+27, r24	; 0x1b
     298:	8b 8d       	ldd	r24, Y+27	; 0x1b
     29a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     29c:	01 97       	sbiw	r24, 0x01	; 1
     29e:	f1 f7       	brne	.-4      	; 0x29c <hd44780_outnibble+0x1f6>
     2a0:	9c 8f       	std	Y+28, r25	; 0x1c
     2a2:	8b 8f       	std	Y+27, r24	; 0x1b
     2a4:	2a c0       	rjmp	.+84     	; 0x2fa <hd44780_outnibble+0x254>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     2a6:	20 e0       	ldi	r18, 0x00	; 0
     2a8:	30 e0       	ldi	r19, 0x00	; 0
     2aa:	4f e7       	ldi	r20, 0x7F	; 127
     2ac:	53 e4       	ldi	r21, 0x43	; 67
     2ae:	6e 81       	ldd	r22, Y+6	; 0x06
     2b0:	7f 81       	ldd	r23, Y+7	; 0x07
     2b2:	88 85       	ldd	r24, Y+8	; 0x08
     2b4:	99 85       	ldd	r25, Y+9	; 0x09
     2b6:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     2ba:	18 16       	cp	r1, r24
     2bc:	ac f4       	brge	.+42     	; 0x2e8 <hd44780_outnibble+0x242>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     2be:	6a 85       	ldd	r22, Y+10	; 0x0a
     2c0:	7b 85       	ldd	r23, Y+11	; 0x0b
     2c2:	8c 85       	ldd	r24, Y+12	; 0x0c
     2c4:	9d 85       	ldd	r25, Y+13	; 0x0d
     2c6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     2ca:	dc 01       	movw	r26, r24
     2cc:	cb 01       	movw	r24, r22
     2ce:	9e 8f       	std	Y+30, r25	; 0x1e
     2d0:	8d 8f       	std	Y+29, r24	; 0x1d
     2d2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     2d4:	9e 8d       	ldd	r25, Y+30	; 0x1e
     2d6:	98 a3       	std	Y+32, r25	; 0x20
     2d8:	8f 8f       	std	Y+31, r24	; 0x1f
     2da:	8f 8d       	ldd	r24, Y+31	; 0x1f
     2dc:	98 a1       	ldd	r25, Y+32	; 0x20
     2de:	01 97       	sbiw	r24, 0x01	; 1
     2e0:	f1 f7       	brne	.-4      	; 0x2de <hd44780_outnibble+0x238>
     2e2:	98 a3       	std	Y+32, r25	; 0x20
     2e4:	8f 8f       	std	Y+31, r24	; 0x1f
     2e6:	0f c0       	rjmp	.+30     	; 0x306 <hd44780_outnibble+0x260>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     2e8:	6e 81       	ldd	r22, Y+6	; 0x06
     2ea:	7f 81       	ldd	r23, Y+7	; 0x07
     2ec:	88 85       	ldd	r24, Y+8	; 0x08
     2ee:	99 85       	ldd	r25, Y+9	; 0x09
     2f0:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     2f4:	dc 01       	movw	r26, r24
     2f6:	cb 01       	movw	r24, r22
     2f8:	8e 87       	std	Y+14, r24	; 0x0e
     2fa:	8e 85       	ldd	r24, Y+14	; 0x0e
     2fc:	89 a3       	std	Y+33, r24	; 0x21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     2fe:	89 a1       	ldd	r24, Y+33	; 0x21
     300:	8a 95       	dec	r24
     302:	f1 f7       	brne	.-4      	; 0x300 <hd44780_outnibble+0x25a>
     304:	89 a3       	std	Y+33, r24	; 0x21
  __asm__ volatile("nop");
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
     306:	89 81       	ldd	r24, Y+1	; 0x01
     308:	88 23       	and	r24, r24
     30a:	39 f0       	breq	.+14     	; 0x31a <hd44780_outnibble+0x274>
    x = READ(PIN, HD44780_D4);
     30c:	86 e2       	ldi	r24, 0x26	; 38
     30e:	90 e0       	ldi	r25, 0x00	; 0
     310:	fc 01       	movw	r30, r24
     312:	80 81       	ld	r24, Z
     314:	8f 70       	andi	r24, 0x0F	; 15
     316:	8a a3       	std	Y+34, r24	; 0x22
     318:	01 c0       	rjmp	.+2      	; 0x31c <hd44780_outnibble+0x276>
  else
    x = 0;
     31a:	1a a2       	std	Y+34, r1	; 0x22
  CLR(PORT, HD44780_E);
     31c:	85 e2       	ldi	r24, 0x25	; 37
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	25 e2       	ldi	r18, 0x25	; 37
     322:	30 e0       	ldi	r19, 0x00	; 0
     324:	f9 01       	movw	r30, r18
     326:	20 81       	ld	r18, Z
     328:	27 7f       	andi	r18, 0xF7	; 247
     32a:	fc 01       	movw	r30, r24
     32c:	20 83       	st	Z, r18
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  ASSIGN(PORT, HD44780_D4, n);
  (void)hd44780_pulse_e(false);
}
     32e:	00 00       	nop
     330:	a4 96       	adiw	r28, 0x24	; 36
     332:	0f b6       	in	r0, 0x3f	; 63
     334:	f8 94       	cli
     336:	de bf       	out	0x3e, r29	; 62
     338:	0f be       	out	0x3f, r0	; 63
     33a:	cd bf       	out	0x3d, r28	; 61
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	08 95       	ret

00000342 <hd44780_outbyte>:
 * Send one byte to the LCD controller.  As we are in 4-bit mode, we
 * have to send two nibbles.
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
     342:	cf 93       	push	r28
     344:	df 93       	push	r29
     346:	00 d0       	rcall	.+0      	; 0x348 <hd44780_outbyte+0x6>
     348:	cd b7       	in	r28, 0x3d	; 61
     34a:	de b7       	in	r29, 0x3e	; 62
     34c:	89 83       	std	Y+1, r24	; 0x01
     34e:	6a 83       	std	Y+2, r22	; 0x02
  hd44780_outnibble(b >> 4, rs);
     350:	89 81       	ldd	r24, Y+1	; 0x01
     352:	82 95       	swap	r24
     354:	8f 70       	andi	r24, 0x0F	; 15
     356:	6a 81       	ldd	r22, Y+2	; 0x02
     358:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
  hd44780_outnibble(b & 0xf, rs);
     35c:	89 81       	ldd	r24, Y+1	; 0x01
     35e:	8f 70       	andi	r24, 0x0F	; 15
     360:	6a 81       	ldd	r22, Y+2	; 0x02
     362:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
}
     366:	00 00       	nop
     368:	0f 90       	pop	r0
     36a:	0f 90       	pop	r0
     36c:	df 91       	pop	r29
     36e:	cf 91       	pop	r28
     370:	08 95       	ret

00000372 <hd44780_innibble>:
/*
 * Read one nibble from the LCD controller.
 */
static uint8_t
hd44780_innibble(uint8_t rs)
{
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
     376:	cd b7       	in	r28, 0x3d	; 61
     378:	de b7       	in	r29, 0x3e	; 62
     37a:	a4 97       	sbiw	r28, 0x24	; 36
     37c:	0f b6       	in	r0, 0x3f	; 63
     37e:	f8 94       	cli
     380:	de bf       	out	0x3e, r29	; 62
     382:	0f be       	out	0x3f, r0	; 63
     384:	cd bf       	out	0x3d, r28	; 61
     386:	8c a3       	std	Y+36, r24	; 0x24
  uint8_t x;

  SET(PORT, HD44780_RW);
     388:	85 e2       	ldi	r24, 0x25	; 37
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	25 e2       	ldi	r18, 0x25	; 37
     38e:	30 e0       	ldi	r19, 0x00	; 0
     390:	f9 01       	movw	r30, r18
     392:	20 81       	ld	r18, Z
     394:	20 61       	ori	r18, 0x10	; 16
     396:	fc 01       	movw	r30, r24
     398:	20 83       	st	Z, r18
  ASSIGN(DDR, HD44780_D4, 0x00);
     39a:	87 e2       	ldi	r24, 0x27	; 39
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	27 e2       	ldi	r18, 0x27	; 39
     3a0:	30 e0       	ldi	r19, 0x00	; 0
     3a2:	f9 01       	movw	r30, r18
     3a4:	20 81       	ld	r18, Z
     3a6:	20 7f       	andi	r18, 0xF0	; 240
     3a8:	fc 01       	movw	r30, r24
     3aa:	20 83       	st	Z, r18
  if (rs)
     3ac:	8c a1       	ldd	r24, Y+36	; 0x24
     3ae:	88 23       	and	r24, r24
     3b0:	51 f0       	breq	.+20     	; 0x3c6 <hd44780_innibble+0x54>
    SET(PORT, HD44780_RS);
     3b2:	85 e2       	ldi	r24, 0x25	; 37
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	25 e2       	ldi	r18, 0x25	; 37
     3b8:	30 e0       	ldi	r19, 0x00	; 0
     3ba:	f9 01       	movw	r30, r18
     3bc:	20 81       	ld	r18, Z
     3be:	20 62       	ori	r18, 0x20	; 32
     3c0:	fc 01       	movw	r30, r24
     3c2:	20 83       	st	Z, r18
     3c4:	09 c0       	rjmp	.+18     	; 0x3d8 <hd44780_innibble+0x66>
  else
    CLR(PORT, HD44780_RS);
     3c6:	85 e2       	ldi	r24, 0x25	; 37
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	25 e2       	ldi	r18, 0x25	; 37
     3cc:	30 e0       	ldi	r19, 0x00	; 0
     3ce:	f9 01       	movw	r30, r18
     3d0:	20 81       	ld	r18, Z
     3d2:	2f 7d       	andi	r18, 0xDF	; 223
     3d4:	fc 01       	movw	r30, r24
     3d6:	20 83       	st	Z, r18
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	8a 83       	std	Y+2, r24	; 0x02
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     3dc:	85 e2       	ldi	r24, 0x25	; 37
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	25 e2       	ldi	r18, 0x25	; 37
     3e2:	30 e0       	ldi	r19, 0x00	; 0
     3e4:	f9 01       	movw	r30, r18
     3e6:	20 81       	ld	r18, Z
     3e8:	28 60       	ori	r18, 0x08	; 8
     3ea:	fc 01       	movw	r30, r24
     3ec:	20 83       	st	Z, r18
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	a0 e0       	ldi	r26, 0x00	; 0
     3f4:	bf e3       	ldi	r27, 0x3F	; 63
     3f6:	8b 83       	std	Y+3, r24	; 0x03
     3f8:	9c 83       	std	Y+4, r25	; 0x04
     3fa:	ad 83       	std	Y+5, r26	; 0x05
     3fc:	be 83       	std	Y+6, r27	; 0x06
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     3fe:	2b ea       	ldi	r18, 0xAB	; 171
     400:	3a ea       	ldi	r19, 0xAA	; 170
     402:	4a e2       	ldi	r20, 0x2A	; 42
     404:	50 e4       	ldi	r21, 0x40	; 64
     406:	6b 81       	ldd	r22, Y+3	; 0x03
     408:	7c 81       	ldd	r23, Y+4	; 0x04
     40a:	8d 81       	ldd	r24, Y+5	; 0x05
     40c:	9e 81       	ldd	r25, Y+6	; 0x06
     40e:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     412:	dc 01       	movw	r26, r24
     414:	cb 01       	movw	r24, r22
     416:	8f 83       	std	Y+7, r24	; 0x07
     418:	98 87       	std	Y+8, r25	; 0x08
     41a:	a9 87       	std	Y+9, r26	; 0x09
     41c:	ba 87       	std	Y+10, r27	; 0x0a
	__tmp2 = ((F_CPU) / 4e6) * __us;
     41e:	8b 81       	ldd	r24, Y+3	; 0x03
     420:	9c 81       	ldd	r25, Y+4	; 0x04
     422:	ad 81       	ldd	r26, Y+5	; 0x05
     424:	be 81       	ldd	r27, Y+6	; 0x06
     426:	9c 01       	movw	r18, r24
     428:	ad 01       	movw	r20, r26
     42a:	bc 01       	movw	r22, r24
     42c:	cd 01       	movw	r24, r26
     42e:	0e 94 11 09 	call	0x1222	; 0x1222 <__addsf3>
     432:	dc 01       	movw	r26, r24
     434:	cb 01       	movw	r24, r22
     436:	8b 87       	std	Y+11, r24	; 0x0b
     438:	9c 87       	std	Y+12, r25	; 0x0c
     43a:	ad 87       	std	Y+13, r26	; 0x0d
     43c:	be 87       	std	Y+14, r27	; 0x0e
	if (__tmp < 1.0)
     43e:	20 e0       	ldi	r18, 0x00	; 0
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	40 e8       	ldi	r20, 0x80	; 128
     444:	5f e3       	ldi	r21, 0x3F	; 63
     446:	6f 81       	ldd	r22, Y+7	; 0x07
     448:	78 85       	ldd	r23, Y+8	; 0x08
     44a:	89 85       	ldd	r24, Y+9	; 0x09
     44c:	9a 85       	ldd	r25, Y+10	; 0x0a
     44e:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     452:	88 23       	and	r24, r24
     454:	1c f4       	brge	.+6      	; 0x45c <__EEPROM_REGION_LENGTH__+0x5c>
		__ticks = 1;
     456:	81 e0       	ldi	r24, 0x01	; 1
     458:	8f 87       	std	Y+15, r24	; 0x0f
     45a:	b2 c0       	rjmp	.+356    	; 0x5c0 <__EEPROM_REGION_LENGTH__+0x1c0>
	else if (__tmp2 > 65535)
     45c:	20 e0       	ldi	r18, 0x00	; 0
     45e:	3f ef       	ldi	r19, 0xFF	; 255
     460:	4f e7       	ldi	r20, 0x7F	; 127
     462:	57 e4       	ldi	r21, 0x47	; 71
     464:	6b 85       	ldd	r22, Y+11	; 0x0b
     466:	7c 85       	ldd	r23, Y+12	; 0x0c
     468:	8d 85       	ldd	r24, Y+13	; 0x0d
     46a:	9e 85       	ldd	r25, Y+14	; 0x0e
     46c:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     470:	18 16       	cp	r1, r24
     472:	0c f0       	brlt	.+2      	; 0x476 <__EEPROM_REGION_LENGTH__+0x76>
     474:	7b c0       	rjmp	.+246    	; 0x56c <__EEPROM_REGION_LENGTH__+0x16c>
	{
		_delay_ms(__us / 1000.0);
     476:	20 e0       	ldi	r18, 0x00	; 0
     478:	30 e0       	ldi	r19, 0x00	; 0
     47a:	4a e7       	ldi	r20, 0x7A	; 122
     47c:	54 e4       	ldi	r21, 0x44	; 68
     47e:	6b 81       	ldd	r22, Y+3	; 0x03
     480:	7c 81       	ldd	r23, Y+4	; 0x04
     482:	8d 81       	ldd	r24, Y+5	; 0x05
     484:	9e 81       	ldd	r25, Y+6	; 0x06
     486:	0e 94 82 09 	call	0x1304	; 0x1304 <__divsf3>
     48a:	dc 01       	movw	r26, r24
     48c:	cb 01       	movw	r24, r22
     48e:	88 8b       	std	Y+16, r24	; 0x10
     490:	99 8b       	std	Y+17, r25	; 0x11
     492:	aa 8b       	std	Y+18, r26	; 0x12
     494:	bb 8b       	std	Y+19, r27	; 0x13

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     496:	20 e0       	ldi	r18, 0x00	; 0
     498:	30 e0       	ldi	r19, 0x00	; 0
     49a:	4a ef       	ldi	r20, 0xFA	; 250
     49c:	54 e4       	ldi	r21, 0x44	; 68
     49e:	68 89       	ldd	r22, Y+16	; 0x10
     4a0:	79 89       	ldd	r23, Y+17	; 0x11
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	9b 89       	ldd	r25, Y+19	; 0x13
     4a6:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     4aa:	dc 01       	movw	r26, r24
     4ac:	cb 01       	movw	r24, r22
     4ae:	8c 8b       	std	Y+20, r24	; 0x14
     4b0:	9d 8b       	std	Y+21, r25	; 0x15
     4b2:	ae 8b       	std	Y+22, r26	; 0x16
     4b4:	bf 8b       	std	Y+23, r27	; 0x17
	if (__tmp < 1.0)
     4b6:	20 e0       	ldi	r18, 0x00	; 0
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	40 e8       	ldi	r20, 0x80	; 128
     4bc:	5f e3       	ldi	r21, 0x3F	; 63
     4be:	6c 89       	ldd	r22, Y+20	; 0x14
     4c0:	7d 89       	ldd	r23, Y+21	; 0x15
     4c2:	8e 89       	ldd	r24, Y+22	; 0x16
     4c4:	9f 89       	ldd	r25, Y+23	; 0x17
     4c6:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     4ca:	88 23       	and	r24, r24
     4cc:	2c f4       	brge	.+10     	; 0x4d8 <__EEPROM_REGION_LENGTH__+0xd8>
		__ticks = 1;
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	99 8f       	std	Y+25, r25	; 0x19
     4d4:	88 8f       	std	Y+24, r24	; 0x18
     4d6:	3f c0       	rjmp	.+126    	; 0x556 <__EEPROM_REGION_LENGTH__+0x156>
	else if (__tmp > 65535)
     4d8:	20 e0       	ldi	r18, 0x00	; 0
     4da:	3f ef       	ldi	r19, 0xFF	; 255
     4dc:	4f e7       	ldi	r20, 0x7F	; 127
     4de:	57 e4       	ldi	r21, 0x47	; 71
     4e0:	6c 89       	ldd	r22, Y+20	; 0x14
     4e2:	7d 89       	ldd	r23, Y+21	; 0x15
     4e4:	8e 89       	ldd	r24, Y+22	; 0x16
     4e6:	9f 89       	ldd	r25, Y+23	; 0x17
     4e8:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     4ec:	18 16       	cp	r1, r24
     4ee:	4c f5       	brge	.+82     	; 0x542 <__EEPROM_REGION_LENGTH__+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	30 e0       	ldi	r19, 0x00	; 0
     4f4:	40 e2       	ldi	r20, 0x20	; 32
     4f6:	51 e4       	ldi	r21, 0x41	; 65
     4f8:	68 89       	ldd	r22, Y+16	; 0x10
     4fa:	79 89       	ldd	r23, Y+17	; 0x11
     4fc:	8a 89       	ldd	r24, Y+18	; 0x12
     4fe:	9b 89       	ldd	r25, Y+19	; 0x13
     500:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     504:	dc 01       	movw	r26, r24
     506:	cb 01       	movw	r24, r22
     508:	bc 01       	movw	r22, r24
     50a:	cd 01       	movw	r24, r26
     50c:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     510:	dc 01       	movw	r26, r24
     512:	cb 01       	movw	r24, r22
     514:	99 8f       	std	Y+25, r25	; 0x19
     516:	88 8f       	std	Y+24, r24	; 0x18
     518:	0f c0       	rjmp	.+30     	; 0x538 <__EEPROM_REGION_LENGTH__+0x138>
     51a:	88 ec       	ldi	r24, 0xC8	; 200
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	9b 8f       	std	Y+27, r25	; 0x1b
     520:	8a 8f       	std	Y+26, r24	; 0x1a
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     522:	8a 8d       	ldd	r24, Y+26	; 0x1a
     524:	9b 8d       	ldd	r25, Y+27	; 0x1b
     526:	01 97       	sbiw	r24, 0x01	; 1
     528:	f1 f7       	brne	.-4      	; 0x526 <__EEPROM_REGION_LENGTH__+0x126>
     52a:	9b 8f       	std	Y+27, r25	; 0x1b
     52c:	8a 8f       	std	Y+26, r24	; 0x1a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     52e:	88 8d       	ldd	r24, Y+24	; 0x18
     530:	99 8d       	ldd	r25, Y+25	; 0x19
     532:	01 97       	sbiw	r24, 0x01	; 1
     534:	99 8f       	std	Y+25, r25	; 0x19
     536:	88 8f       	std	Y+24, r24	; 0x18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     538:	88 8d       	ldd	r24, Y+24	; 0x18
     53a:	99 8d       	ldd	r25, Y+25	; 0x19
     53c:	89 2b       	or	r24, r25
     53e:	69 f7       	brne	.-38     	; 0x51a <__EEPROM_REGION_LENGTH__+0x11a>
     540:	3f c0       	rjmp	.+126    	; 0x5c0 <__EEPROM_REGION_LENGTH__+0x1c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     542:	6c 89       	ldd	r22, Y+20	; 0x14
     544:	7d 89       	ldd	r23, Y+21	; 0x15
     546:	8e 89       	ldd	r24, Y+22	; 0x16
     548:	9f 89       	ldd	r25, Y+23	; 0x17
     54a:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     54e:	dc 01       	movw	r26, r24
     550:	cb 01       	movw	r24, r22
     552:	99 8f       	std	Y+25, r25	; 0x19
     554:	88 8f       	std	Y+24, r24	; 0x18
     556:	88 8d       	ldd	r24, Y+24	; 0x18
     558:	99 8d       	ldd	r25, Y+25	; 0x19
     55a:	9d 8f       	std	Y+29, r25	; 0x1d
     55c:	8c 8f       	std	Y+28, r24	; 0x1c
     55e:	8c 8d       	ldd	r24, Y+28	; 0x1c
     560:	9d 8d       	ldd	r25, Y+29	; 0x1d
     562:	01 97       	sbiw	r24, 0x01	; 1
     564:	f1 f7       	brne	.-4      	; 0x562 <__EEPROM_REGION_LENGTH__+0x162>
     566:	9d 8f       	std	Y+29, r25	; 0x1d
     568:	8c 8f       	std	Y+28, r24	; 0x1c
     56a:	2a c0       	rjmp	.+84     	; 0x5c0 <__EEPROM_REGION_LENGTH__+0x1c0>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     56c:	20 e0       	ldi	r18, 0x00	; 0
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	4f e7       	ldi	r20, 0x7F	; 127
     572:	53 e4       	ldi	r21, 0x43	; 67
     574:	6f 81       	ldd	r22, Y+7	; 0x07
     576:	78 85       	ldd	r23, Y+8	; 0x08
     578:	89 85       	ldd	r24, Y+9	; 0x09
     57a:	9a 85       	ldd	r25, Y+10	; 0x0a
     57c:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     580:	18 16       	cp	r1, r24
     582:	ac f4       	brge	.+42     	; 0x5ae <__EEPROM_REGION_LENGTH__+0x1ae>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     584:	6b 85       	ldd	r22, Y+11	; 0x0b
     586:	7c 85       	ldd	r23, Y+12	; 0x0c
     588:	8d 85       	ldd	r24, Y+13	; 0x0d
     58a:	9e 85       	ldd	r25, Y+14	; 0x0e
     58c:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     590:	dc 01       	movw	r26, r24
     592:	cb 01       	movw	r24, r22
     594:	9f 8f       	std	Y+31, r25	; 0x1f
     596:	8e 8f       	std	Y+30, r24	; 0x1e
     598:	8e 8d       	ldd	r24, Y+30	; 0x1e
     59a:	9f 8d       	ldd	r25, Y+31	; 0x1f
     59c:	99 a3       	std	Y+33, r25	; 0x21
     59e:	88 a3       	std	Y+32, r24	; 0x20
     5a0:	88 a1       	ldd	r24, Y+32	; 0x20
     5a2:	99 a1       	ldd	r25, Y+33	; 0x21
     5a4:	01 97       	sbiw	r24, 0x01	; 1
     5a6:	f1 f7       	brne	.-4      	; 0x5a4 <__EEPROM_REGION_LENGTH__+0x1a4>
     5a8:	99 a3       	std	Y+33, r25	; 0x21
     5aa:	88 a3       	std	Y+32, r24	; 0x20
     5ac:	0f c0       	rjmp	.+30     	; 0x5cc <__EEPROM_REGION_LENGTH__+0x1cc>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     5ae:	6f 81       	ldd	r22, Y+7	; 0x07
     5b0:	78 85       	ldd	r23, Y+8	; 0x08
     5b2:	89 85       	ldd	r24, Y+9	; 0x09
     5b4:	9a 85       	ldd	r25, Y+10	; 0x0a
     5b6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     5ba:	dc 01       	movw	r26, r24
     5bc:	cb 01       	movw	r24, r22
     5be:	8f 87       	std	Y+15, r24	; 0x0f
     5c0:	8f 85       	ldd	r24, Y+15	; 0x0f
     5c2:	8a a3       	std	Y+34, r24	; 0x22
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     5c4:	8a a1       	ldd	r24, Y+34	; 0x22
     5c6:	8a 95       	dec	r24
     5c8:	f1 f7       	brne	.-4      	; 0x5c6 <__EEPROM_REGION_LENGTH__+0x1c6>
     5ca:	8a a3       	std	Y+34, r24	; 0x22
  __asm__ volatile("nop");
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
     5cc:	8a 81       	ldd	r24, Y+2	; 0x02
     5ce:	88 23       	and	r24, r24
     5d0:	39 f0       	breq	.+14     	; 0x5e0 <__EEPROM_REGION_LENGTH__+0x1e0>
    x = READ(PIN, HD44780_D4);
     5d2:	86 e2       	ldi	r24, 0x26	; 38
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	fc 01       	movw	r30, r24
     5d8:	80 81       	ld	r24, Z
     5da:	8f 70       	andi	r24, 0x0F	; 15
     5dc:	8b a3       	std	Y+35, r24	; 0x23
     5de:	01 c0       	rjmp	.+2      	; 0x5e2 <__EEPROM_REGION_LENGTH__+0x1e2>
  else
    x = 0;
     5e0:	1b a2       	std	Y+35, r1	; 0x23
  CLR(PORT, HD44780_E);
     5e2:	85 e2       	ldi	r24, 0x25	; 37
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	25 e2       	ldi	r18, 0x25	; 37
     5e8:	30 e0       	ldi	r19, 0x00	; 0
     5ea:	f9 01       	movw	r30, r18
     5ec:	20 81       	ld	r18, Z
     5ee:	27 7f       	andi	r18, 0xF7	; 247
     5f0:	fc 01       	movw	r30, r24
     5f2:	20 83       	st	Z, r18

  return x;
     5f4:	8b a1       	ldd	r24, Y+35	; 0x23
  ASSIGN(DDR, HD44780_D4, 0x00);
  if (rs)
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  x = hd44780_pulse_e(true);
     5f6:	89 83       	std	Y+1, r24	; 0x01
  ASSIGN(DDR, HD44780_D4, 0x0F);
     5f8:	87 e2       	ldi	r24, 0x27	; 39
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	27 e2       	ldi	r18, 0x27	; 39
     5fe:	30 e0       	ldi	r19, 0x00	; 0
     600:	f9 01       	movw	r30, r18
     602:	20 81       	ld	r18, Z
     604:	2f 60       	ori	r18, 0x0F	; 15
     606:	fc 01       	movw	r30, r24
     608:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RW);
     60a:	85 e2       	ldi	r24, 0x25	; 37
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	25 e2       	ldi	r18, 0x25	; 37
     610:	30 e0       	ldi	r19, 0x00	; 0
     612:	f9 01       	movw	r30, r18
     614:	20 81       	ld	r18, Z
     616:	2f 7e       	andi	r18, 0xEF	; 239
     618:	fc 01       	movw	r30, r24
     61a:	20 83       	st	Z, r18

  return x;
     61c:	89 81       	ldd	r24, Y+1	; 0x01
}
     61e:	a4 96       	adiw	r28, 0x24	; 36
     620:	0f b6       	in	r0, 0x3f	; 63
     622:	f8 94       	cli
     624:	de bf       	out	0x3e, r29	; 62
     626:	0f be       	out	0x3f, r0	; 63
     628:	cd bf       	out	0x3d, r28	; 61
     62a:	df 91       	pop	r29
     62c:	cf 91       	pop	r28
     62e:	08 95       	ret

00000630 <hd44780_inbyte>:
/*
 * Read one byte (i.e. two nibbles) from the LCD controller.
 */
uint8_t
hd44780_inbyte(uint8_t rs)
{
     630:	cf 93       	push	r28
     632:	df 93       	push	r29
     634:	00 d0       	rcall	.+0      	; 0x636 <hd44780_inbyte+0x6>
     636:	cd b7       	in	r28, 0x3d	; 61
     638:	de b7       	in	r29, 0x3e	; 62
     63a:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t x;

  x = hd44780_innibble(rs) << 4;
     63c:	8a 81       	ldd	r24, Y+2	; 0x02
     63e:	0e 94 b9 01 	call	0x372	; 0x372 <hd44780_innibble>
     642:	82 95       	swap	r24
     644:	80 7f       	andi	r24, 0xF0	; 240
     646:	89 83       	std	Y+1, r24	; 0x01
  x |= hd44780_innibble(rs);
     648:	8a 81       	ldd	r24, Y+2	; 0x02
     64a:	0e 94 b9 01 	call	0x372	; 0x372 <hd44780_innibble>
     64e:	98 2f       	mov	r25, r24
     650:	89 81       	ldd	r24, Y+1	; 0x01
     652:	89 2b       	or	r24, r25
     654:	89 83       	std	Y+1, r24	; 0x01

  return x;
     656:	89 81       	ldd	r24, Y+1	; 0x01
}
     658:	0f 90       	pop	r0
     65a:	0f 90       	pop	r0
     65c:	df 91       	pop	r29
     65e:	cf 91       	pop	r28
     660:	08 95       	ret

00000662 <hd44780_wait_ready>:
/*
 * Wait until the busy flag is cleared.
 */
void
hd44780_wait_ready(bool longwait)
{
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
     666:	cd b7       	in	r28, 0x3d	; 61
     668:	de b7       	in	r29, 0x3e	; 62
     66a:	af 97       	sbiw	r28, 0x2f	; 47
     66c:	0f b6       	in	r0, 0x3f	; 63
     66e:	f8 94       	cli
     670:	de bf       	out	0x3e, r29	; 62
     672:	0f be       	out	0x3f, r0	; 63
     674:	cd bf       	out	0x3d, r28	; 61
     676:	8f a7       	std	Y+47, r24	; 0x2f
#if USE_BUSY_BIT
  while (hd44780_incmd() & HD44780_BUSYFLAG) ;
#else
  if (longwait)
     678:	8f a5       	ldd	r24, Y+47	; 0x2f
     67a:	88 23       	and	r24, r24
     67c:	09 f4       	brne	.+2      	; 0x680 <hd44780_wait_ready+0x1e>
     67e:	73 c0       	rjmp	.+230    	; 0x766 <hd44780_wait_ready+0x104>
     680:	8c e5       	ldi	r24, 0x5C	; 92
     682:	9f e8       	ldi	r25, 0x8F	; 143
     684:	a2 ec       	ldi	r26, 0xC2	; 194
     686:	bf e3       	ldi	r27, 0x3F	; 63
     688:	8d 83       	std	Y+5, r24	; 0x05
     68a:	9e 83       	std	Y+6, r25	; 0x06
     68c:	af 83       	std	Y+7, r26	; 0x07
     68e:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     690:	20 e0       	ldi	r18, 0x00	; 0
     692:	30 e0       	ldi	r19, 0x00	; 0
     694:	4a ef       	ldi	r20, 0xFA	; 250
     696:	54 e4       	ldi	r21, 0x44	; 68
     698:	6d 81       	ldd	r22, Y+5	; 0x05
     69a:	7e 81       	ldd	r23, Y+6	; 0x06
     69c:	8f 81       	ldd	r24, Y+7	; 0x07
     69e:	98 85       	ldd	r25, Y+8	; 0x08
     6a0:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     6a4:	dc 01       	movw	r26, r24
     6a6:	cb 01       	movw	r24, r22
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	9a 87       	std	Y+10, r25	; 0x0a
     6ac:	ab 87       	std	Y+11, r26	; 0x0b
     6ae:	bc 87       	std	Y+12, r27	; 0x0c
	if (__tmp < 1.0)
     6b0:	20 e0       	ldi	r18, 0x00	; 0
     6b2:	30 e0       	ldi	r19, 0x00	; 0
     6b4:	40 e8       	ldi	r20, 0x80	; 128
     6b6:	5f e3       	ldi	r21, 0x3F	; 63
     6b8:	69 85       	ldd	r22, Y+9	; 0x09
     6ba:	7a 85       	ldd	r23, Y+10	; 0x0a
     6bc:	8b 85       	ldd	r24, Y+11	; 0x0b
     6be:	9c 85       	ldd	r25, Y+12	; 0x0c
     6c0:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     6c4:	88 23       	and	r24, r24
     6c6:	2c f4       	brge	.+10     	; 0x6d2 <hd44780_wait_ready+0x70>
		__ticks = 1;
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	9e 87       	std	Y+14, r25	; 0x0e
     6ce:	8d 87       	std	Y+13, r24	; 0x0d
     6d0:	3f c0       	rjmp	.+126    	; 0x750 <hd44780_wait_ready+0xee>
	else if (__tmp > 65535)
     6d2:	20 e0       	ldi	r18, 0x00	; 0
     6d4:	3f ef       	ldi	r19, 0xFF	; 255
     6d6:	4f e7       	ldi	r20, 0x7F	; 127
     6d8:	57 e4       	ldi	r21, 0x47	; 71
     6da:	69 85       	ldd	r22, Y+9	; 0x09
     6dc:	7a 85       	ldd	r23, Y+10	; 0x0a
     6de:	8b 85       	ldd	r24, Y+11	; 0x0b
     6e0:	9c 85       	ldd	r25, Y+12	; 0x0c
     6e2:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     6e6:	18 16       	cp	r1, r24
     6e8:	4c f5       	brge	.+82     	; 0x73c <hd44780_wait_ready+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6ea:	20 e0       	ldi	r18, 0x00	; 0
     6ec:	30 e0       	ldi	r19, 0x00	; 0
     6ee:	40 e2       	ldi	r20, 0x20	; 32
     6f0:	51 e4       	ldi	r21, 0x41	; 65
     6f2:	6d 81       	ldd	r22, Y+5	; 0x05
     6f4:	7e 81       	ldd	r23, Y+6	; 0x06
     6f6:	8f 81       	ldd	r24, Y+7	; 0x07
     6f8:	98 85       	ldd	r25, Y+8	; 0x08
     6fa:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     6fe:	dc 01       	movw	r26, r24
     700:	cb 01       	movw	r24, r22
     702:	bc 01       	movw	r22, r24
     704:	cd 01       	movw	r24, r26
     706:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     70a:	dc 01       	movw	r26, r24
     70c:	cb 01       	movw	r24, r22
     70e:	9e 87       	std	Y+14, r25	; 0x0e
     710:	8d 87       	std	Y+13, r24	; 0x0d
     712:	0f c0       	rjmp	.+30     	; 0x732 <hd44780_wait_ready+0xd0>
     714:	88 ec       	ldi	r24, 0xC8	; 200
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	98 8b       	std	Y+16, r25	; 0x10
     71a:	8f 87       	std	Y+15, r24	; 0x0f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     71c:	8f 85       	ldd	r24, Y+15	; 0x0f
     71e:	98 89       	ldd	r25, Y+16	; 0x10
     720:	01 97       	sbiw	r24, 0x01	; 1
     722:	f1 f7       	brne	.-4      	; 0x720 <hd44780_wait_ready+0xbe>
     724:	98 8b       	std	Y+16, r25	; 0x10
     726:	8f 87       	std	Y+15, r24	; 0x0f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     728:	8d 85       	ldd	r24, Y+13	; 0x0d
     72a:	9e 85       	ldd	r25, Y+14	; 0x0e
     72c:	01 97       	sbiw	r24, 0x01	; 1
     72e:	9e 87       	std	Y+14, r25	; 0x0e
     730:	8d 87       	std	Y+13, r24	; 0x0d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     732:	8d 85       	ldd	r24, Y+13	; 0x0d
     734:	9e 85       	ldd	r25, Y+14	; 0x0e
     736:	89 2b       	or	r24, r25
     738:	69 f7       	brne	.-38     	; 0x714 <hd44780_wait_ready+0xb2>
    _delay_ms(1.52);
  else
    _delay_us(37);
#endif
}
     73a:	04 c1       	rjmp	.+520    	; 0x944 <__stack+0x45>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     73c:	69 85       	ldd	r22, Y+9	; 0x09
     73e:	7a 85       	ldd	r23, Y+10	; 0x0a
     740:	8b 85       	ldd	r24, Y+11	; 0x0b
     742:	9c 85       	ldd	r25, Y+12	; 0x0c
     744:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     748:	dc 01       	movw	r26, r24
     74a:	cb 01       	movw	r24, r22
     74c:	9e 87       	std	Y+14, r25	; 0x0e
     74e:	8d 87       	std	Y+13, r24	; 0x0d
     750:	8d 85       	ldd	r24, Y+13	; 0x0d
     752:	9e 85       	ldd	r25, Y+14	; 0x0e
     754:	9a 8b       	std	Y+18, r25	; 0x12
     756:	89 8b       	std	Y+17, r24	; 0x11
     758:	89 89       	ldd	r24, Y+17	; 0x11
     75a:	9a 89       	ldd	r25, Y+18	; 0x12
     75c:	01 97       	sbiw	r24, 0x01	; 1
     75e:	f1 f7       	brne	.-4      	; 0x75c <hd44780_wait_ready+0xfa>
     760:	9a 8b       	std	Y+18, r25	; 0x12
     762:	89 8b       	std	Y+17, r24	; 0x11
     764:	ef c0       	rjmp	.+478    	; 0x944 <__stack+0x45>
     766:	80 e0       	ldi	r24, 0x00	; 0
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	a4 e1       	ldi	r26, 0x14	; 20
     76c:	b2 e4       	ldi	r27, 0x42	; 66
     76e:	89 83       	std	Y+1, r24	; 0x01
     770:	9a 83       	std	Y+2, r25	; 0x02
     772:	ab 83       	std	Y+3, r26	; 0x03
     774:	bc 83       	std	Y+4, r27	; 0x04
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     776:	2b ea       	ldi	r18, 0xAB	; 171
     778:	3a ea       	ldi	r19, 0xAA	; 170
     77a:	4a e2       	ldi	r20, 0x2A	; 42
     77c:	50 e4       	ldi	r21, 0x40	; 64
     77e:	69 81       	ldd	r22, Y+1	; 0x01
     780:	7a 81       	ldd	r23, Y+2	; 0x02
     782:	8b 81       	ldd	r24, Y+3	; 0x03
     784:	9c 81       	ldd	r25, Y+4	; 0x04
     786:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     78a:	dc 01       	movw	r26, r24
     78c:	cb 01       	movw	r24, r22
     78e:	8b 8b       	std	Y+19, r24	; 0x13
     790:	9c 8b       	std	Y+20, r25	; 0x14
     792:	ad 8b       	std	Y+21, r26	; 0x15
     794:	be 8b       	std	Y+22, r27	; 0x16
	__tmp2 = ((F_CPU) / 4e6) * __us;
     796:	89 81       	ldd	r24, Y+1	; 0x01
     798:	9a 81       	ldd	r25, Y+2	; 0x02
     79a:	ab 81       	ldd	r26, Y+3	; 0x03
     79c:	bc 81       	ldd	r27, Y+4	; 0x04
     79e:	9c 01       	movw	r18, r24
     7a0:	ad 01       	movw	r20, r26
     7a2:	bc 01       	movw	r22, r24
     7a4:	cd 01       	movw	r24, r26
     7a6:	0e 94 11 09 	call	0x1222	; 0x1222 <__addsf3>
     7aa:	dc 01       	movw	r26, r24
     7ac:	cb 01       	movw	r24, r22
     7ae:	8f 8b       	std	Y+23, r24	; 0x17
     7b0:	98 8f       	std	Y+24, r25	; 0x18
     7b2:	a9 8f       	std	Y+25, r26	; 0x19
     7b4:	ba 8f       	std	Y+26, r27	; 0x1a
	if (__tmp < 1.0)
     7b6:	20 e0       	ldi	r18, 0x00	; 0
     7b8:	30 e0       	ldi	r19, 0x00	; 0
     7ba:	40 e8       	ldi	r20, 0x80	; 128
     7bc:	5f e3       	ldi	r21, 0x3F	; 63
     7be:	6b 89       	ldd	r22, Y+19	; 0x13
     7c0:	7c 89       	ldd	r23, Y+20	; 0x14
     7c2:	8d 89       	ldd	r24, Y+21	; 0x15
     7c4:	9e 89       	ldd	r25, Y+22	; 0x16
     7c6:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     7ca:	88 23       	and	r24, r24
     7cc:	1c f4       	brge	.+6      	; 0x7d4 <hd44780_wait_ready+0x172>
		__ticks = 1;
     7ce:	81 e0       	ldi	r24, 0x01	; 1
     7d0:	8b 8f       	std	Y+27, r24	; 0x1b
     7d2:	b2 c0       	rjmp	.+356    	; 0x938 <__stack+0x39>
	else if (__tmp2 > 65535)
     7d4:	20 e0       	ldi	r18, 0x00	; 0
     7d6:	3f ef       	ldi	r19, 0xFF	; 255
     7d8:	4f e7       	ldi	r20, 0x7F	; 127
     7da:	57 e4       	ldi	r21, 0x47	; 71
     7dc:	6f 89       	ldd	r22, Y+23	; 0x17
     7de:	78 8d       	ldd	r23, Y+24	; 0x18
     7e0:	89 8d       	ldd	r24, Y+25	; 0x19
     7e2:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7e4:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     7e8:	18 16       	cp	r1, r24
     7ea:	0c f0       	brlt	.+2      	; 0x7ee <hd44780_wait_ready+0x18c>
     7ec:	7b c0       	rjmp	.+246    	; 0x8e4 <__DATA_REGION_LENGTH__+0xe4>
	{
		_delay_ms(__us / 1000.0);
     7ee:	20 e0       	ldi	r18, 0x00	; 0
     7f0:	30 e0       	ldi	r19, 0x00	; 0
     7f2:	4a e7       	ldi	r20, 0x7A	; 122
     7f4:	54 e4       	ldi	r21, 0x44	; 68
     7f6:	69 81       	ldd	r22, Y+1	; 0x01
     7f8:	7a 81       	ldd	r23, Y+2	; 0x02
     7fa:	8b 81       	ldd	r24, Y+3	; 0x03
     7fc:	9c 81       	ldd	r25, Y+4	; 0x04
     7fe:	0e 94 82 09 	call	0x1304	; 0x1304 <__divsf3>
     802:	dc 01       	movw	r26, r24
     804:	cb 01       	movw	r24, r22
     806:	8c 8f       	std	Y+28, r24	; 0x1c
     808:	9d 8f       	std	Y+29, r25	; 0x1d
     80a:	ae 8f       	std	Y+30, r26	; 0x1e
     80c:	bf 8f       	std	Y+31, r27	; 0x1f

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     80e:	20 e0       	ldi	r18, 0x00	; 0
     810:	30 e0       	ldi	r19, 0x00	; 0
     812:	4a ef       	ldi	r20, 0xFA	; 250
     814:	54 e4       	ldi	r21, 0x44	; 68
     816:	6c 8d       	ldd	r22, Y+28	; 0x1c
     818:	7d 8d       	ldd	r23, Y+29	; 0x1d
     81a:	8e 8d       	ldd	r24, Y+30	; 0x1e
     81c:	9f 8d       	ldd	r25, Y+31	; 0x1f
     81e:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     822:	dc 01       	movw	r26, r24
     824:	cb 01       	movw	r24, r22
     826:	88 a3       	std	Y+32, r24	; 0x20
     828:	99 a3       	std	Y+33, r25	; 0x21
     82a:	aa a3       	std	Y+34, r26	; 0x22
     82c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
     82e:	20 e0       	ldi	r18, 0x00	; 0
     830:	30 e0       	ldi	r19, 0x00	; 0
     832:	40 e8       	ldi	r20, 0x80	; 128
     834:	5f e3       	ldi	r21, 0x3F	; 63
     836:	68 a1       	ldd	r22, Y+32	; 0x20
     838:	79 a1       	ldd	r23, Y+33	; 0x21
     83a:	8a a1       	ldd	r24, Y+34	; 0x22
     83c:	9b a1       	ldd	r25, Y+35	; 0x23
     83e:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     842:	88 23       	and	r24, r24
     844:	2c f4       	brge	.+10     	; 0x850 <__DATA_REGION_LENGTH__+0x50>
		__ticks = 1;
     846:	81 e0       	ldi	r24, 0x01	; 1
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	9d a3       	std	Y+37, r25	; 0x25
     84c:	8c a3       	std	Y+36, r24	; 0x24
     84e:	3f c0       	rjmp	.+126    	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
	else if (__tmp > 65535)
     850:	20 e0       	ldi	r18, 0x00	; 0
     852:	3f ef       	ldi	r19, 0xFF	; 255
     854:	4f e7       	ldi	r20, 0x7F	; 127
     856:	57 e4       	ldi	r21, 0x47	; 71
     858:	68 a1       	ldd	r22, Y+32	; 0x20
     85a:	79 a1       	ldd	r23, Y+33	; 0x21
     85c:	8a a1       	ldd	r24, Y+34	; 0x22
     85e:	9b a1       	ldd	r25, Y+35	; 0x23
     860:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     864:	18 16       	cp	r1, r24
     866:	4c f5       	brge	.+82     	; 0x8ba <__DATA_REGION_LENGTH__+0xba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     868:	20 e0       	ldi	r18, 0x00	; 0
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	40 e2       	ldi	r20, 0x20	; 32
     86e:	51 e4       	ldi	r21, 0x41	; 65
     870:	6c 8d       	ldd	r22, Y+28	; 0x1c
     872:	7d 8d       	ldd	r23, Y+29	; 0x1d
     874:	8e 8d       	ldd	r24, Y+30	; 0x1e
     876:	9f 8d       	ldd	r25, Y+31	; 0x1f
     878:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     87c:	dc 01       	movw	r26, r24
     87e:	cb 01       	movw	r24, r22
     880:	bc 01       	movw	r22, r24
     882:	cd 01       	movw	r24, r26
     884:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     888:	dc 01       	movw	r26, r24
     88a:	cb 01       	movw	r24, r22
     88c:	9d a3       	std	Y+37, r25	; 0x25
     88e:	8c a3       	std	Y+36, r24	; 0x24
     890:	0f c0       	rjmp	.+30     	; 0x8b0 <__DATA_REGION_LENGTH__+0xb0>
     892:	88 ec       	ldi	r24, 0xC8	; 200
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	9f a3       	std	Y+39, r25	; 0x27
     898:	8e a3       	std	Y+38, r24	; 0x26
     89a:	8e a1       	ldd	r24, Y+38	; 0x26
     89c:	9f a1       	ldd	r25, Y+39	; 0x27
     89e:	01 97       	sbiw	r24, 0x01	; 1
     8a0:	f1 f7       	brne	.-4      	; 0x89e <__DATA_REGION_LENGTH__+0x9e>
     8a2:	9f a3       	std	Y+39, r25	; 0x27
     8a4:	8e a3       	std	Y+38, r24	; 0x26
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8a6:	8c a1       	ldd	r24, Y+36	; 0x24
     8a8:	9d a1       	ldd	r25, Y+37	; 0x25
     8aa:	01 97       	sbiw	r24, 0x01	; 1
     8ac:	9d a3       	std	Y+37, r25	; 0x25
     8ae:	8c a3       	std	Y+36, r24	; 0x24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8b0:	8c a1       	ldd	r24, Y+36	; 0x24
     8b2:	9d a1       	ldd	r25, Y+37	; 0x25
     8b4:	89 2b       	or	r24, r25
     8b6:	69 f7       	brne	.-38     	; 0x892 <__DATA_REGION_LENGTH__+0x92>
     8b8:	3f c0       	rjmp	.+126    	; 0x938 <__stack+0x39>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8ba:	68 a1       	ldd	r22, Y+32	; 0x20
     8bc:	79 a1       	ldd	r23, Y+33	; 0x21
     8be:	8a a1       	ldd	r24, Y+34	; 0x22
     8c0:	9b a1       	ldd	r25, Y+35	; 0x23
     8c2:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     8c6:	dc 01       	movw	r26, r24
     8c8:	cb 01       	movw	r24, r22
     8ca:	9d a3       	std	Y+37, r25	; 0x25
     8cc:	8c a3       	std	Y+36, r24	; 0x24
     8ce:	8c a1       	ldd	r24, Y+36	; 0x24
     8d0:	9d a1       	ldd	r25, Y+37	; 0x25
     8d2:	99 a7       	std	Y+41, r25	; 0x29
     8d4:	88 a7       	std	Y+40, r24	; 0x28
     8d6:	88 a5       	ldd	r24, Y+40	; 0x28
     8d8:	99 a5       	ldd	r25, Y+41	; 0x29
     8da:	01 97       	sbiw	r24, 0x01	; 1
     8dc:	f1 f7       	brne	.-4      	; 0x8da <__DATA_REGION_LENGTH__+0xda>
     8de:	99 a7       	std	Y+41, r25	; 0x29
     8e0:	88 a7       	std	Y+40, r24	; 0x28
     8e2:	2a c0       	rjmp	.+84     	; 0x938 <__stack+0x39>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     8e4:	20 e0       	ldi	r18, 0x00	; 0
     8e6:	30 e0       	ldi	r19, 0x00	; 0
     8e8:	4f e7       	ldi	r20, 0x7F	; 127
     8ea:	53 e4       	ldi	r21, 0x43	; 67
     8ec:	6b 89       	ldd	r22, Y+19	; 0x13
     8ee:	7c 89       	ldd	r23, Y+20	; 0x14
     8f0:	8d 89       	ldd	r24, Y+21	; 0x15
     8f2:	9e 89       	ldd	r25, Y+22	; 0x16
     8f4:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     8f8:	18 16       	cp	r1, r24
     8fa:	ac f4       	brge	.+42     	; 0x926 <__stack+0x27>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     8fc:	6f 89       	ldd	r22, Y+23	; 0x17
     8fe:	78 8d       	ldd	r23, Y+24	; 0x18
     900:	89 8d       	ldd	r24, Y+25	; 0x19
     902:	9a 8d       	ldd	r25, Y+26	; 0x1a
     904:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     908:	dc 01       	movw	r26, r24
     90a:	cb 01       	movw	r24, r22
     90c:	9b a7       	std	Y+43, r25	; 0x2b
     90e:	8a a7       	std	Y+42, r24	; 0x2a
     910:	8a a5       	ldd	r24, Y+42	; 0x2a
     912:	9b a5       	ldd	r25, Y+43	; 0x2b
     914:	9d a7       	std	Y+45, r25	; 0x2d
     916:	8c a7       	std	Y+44, r24	; 0x2c
     918:	8c a5       	ldd	r24, Y+44	; 0x2c
     91a:	9d a5       	ldd	r25, Y+45	; 0x2d
     91c:	01 97       	sbiw	r24, 0x01	; 1
     91e:	f1 f7       	brne	.-4      	; 0x91c <__stack+0x1d>
     920:	9d a7       	std	Y+45, r25	; 0x2d
     922:	8c a7       	std	Y+44, r24	; 0x2c
     924:	0f c0       	rjmp	.+30     	; 0x944 <__stack+0x45>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     926:	6b 89       	ldd	r22, Y+19	; 0x13
     928:	7c 89       	ldd	r23, Y+20	; 0x14
     92a:	8d 89       	ldd	r24, Y+21	; 0x15
     92c:	9e 89       	ldd	r25, Y+22	; 0x16
     92e:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     932:	dc 01       	movw	r26, r24
     934:	cb 01       	movw	r24, r22
     936:	8b 8f       	std	Y+27, r24	; 0x1b
     938:	8b 8d       	ldd	r24, Y+27	; 0x1b
     93a:	8e a7       	std	Y+46, r24	; 0x2e
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     93c:	8e a5       	ldd	r24, Y+46	; 0x2e
     93e:	8a 95       	dec	r24
     940:	f1 f7       	brne	.-4      	; 0x93e <__stack+0x3f>
     942:	8e a7       	std	Y+46, r24	; 0x2e
     944:	00 00       	nop
     946:	af 96       	adiw	r28, 0x2f	; 47
     948:	0f b6       	in	r0, 0x3f	; 63
     94a:	f8 94       	cli
     94c:	de bf       	out	0x3e, r29	; 62
     94e:	0f be       	out	0x3f, r0	; 63
     950:	cd bf       	out	0x3d, r28	; 61
     952:	df 91       	pop	r29
     954:	cf 91       	pop	r28
     956:	08 95       	ret

00000958 <hd44780_init>:
 * This is the only area where timed waits are really needed as
 * the busy flag cannot be probed initially.
 */
void
hd44780_init(void)
{
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	cf 93       	push	r28
     95e:	df 93       	push	r29
     960:	cd b7       	in	r28, 0x3d	; 61
     962:	de b7       	in	r29, 0x3e	; 62
     964:	ca 54       	subi	r28, 0x4A	; 74
     966:	d1 09       	sbc	r29, r1
     968:	0f b6       	in	r0, 0x3f	; 63
     96a:	f8 94       	cli
     96c:	de bf       	out	0x3e, r29	; 62
     96e:	0f be       	out	0x3f, r0	; 63
     970:	cd bf       	out	0x3d, r28	; 61
  SET(DDR, HD44780_RS);
     972:	84 e2       	ldi	r24, 0x24	; 36
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	24 e2       	ldi	r18, 0x24	; 36
     978:	30 e0       	ldi	r19, 0x00	; 0
     97a:	f9 01       	movw	r30, r18
     97c:	20 81       	ld	r18, Z
     97e:	20 62       	ori	r18, 0x20	; 32
     980:	fc 01       	movw	r30, r24
     982:	20 83       	st	Z, r18
  SET(DDR, HD44780_RW);
     984:	84 e2       	ldi	r24, 0x24	; 36
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	24 e2       	ldi	r18, 0x24	; 36
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	f9 01       	movw	r30, r18
     98e:	20 81       	ld	r18, Z
     990:	20 61       	ori	r18, 0x10	; 16
     992:	fc 01       	movw	r30, r24
     994:	20 83       	st	Z, r18
  SET(DDR, HD44780_E);
     996:	84 e2       	ldi	r24, 0x24	; 36
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	24 e2       	ldi	r18, 0x24	; 36
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	f9 01       	movw	r30, r18
     9a0:	20 81       	ld	r18, Z
     9a2:	28 60       	ori	r18, 0x08	; 8
     9a4:	fc 01       	movw	r30, r24
     9a6:	20 83       	st	Z, r18
  ASSIGN(DDR, HD44780_D4, 0x0F);
     9a8:	87 e2       	ldi	r24, 0x27	; 39
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	27 e2       	ldi	r18, 0x27	; 39
     9ae:	30 e0       	ldi	r19, 0x00	; 0
     9b0:	f9 01       	movw	r30, r18
     9b2:	20 81       	ld	r18, Z
     9b4:	2f 60       	ori	r18, 0x0F	; 15
     9b6:	fc 01       	movw	r30, r24
     9b8:	20 83       	st	Z, r18
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	a0 e7       	ldi	r26, 0x70	; 112
     9c0:	b1 e4       	ldi	r27, 0x41	; 65
     9c2:	89 83       	std	Y+1, r24	; 0x01
     9c4:	9a 83       	std	Y+2, r25	; 0x02
     9c6:	ab 83       	std	Y+3, r26	; 0x03
     9c8:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     9ca:	8e 01       	movw	r16, r28
     9cc:	0f 5b       	subi	r16, 0xBF	; 191
     9ce:	1f 4f       	sbci	r17, 0xFF	; 255
     9d0:	20 e0       	ldi	r18, 0x00	; 0
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	4a ef       	ldi	r20, 0xFA	; 250
     9d6:	54 e4       	ldi	r21, 0x44	; 68
     9d8:	69 81       	ldd	r22, Y+1	; 0x01
     9da:	7a 81       	ldd	r23, Y+2	; 0x02
     9dc:	8b 81       	ldd	r24, Y+3	; 0x03
     9de:	9c 81       	ldd	r25, Y+4	; 0x04
     9e0:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     9e4:	dc 01       	movw	r26, r24
     9e6:	cb 01       	movw	r24, r22
     9e8:	f8 01       	movw	r30, r16
     9ea:	80 83       	st	Z, r24
     9ec:	91 83       	std	Z+1, r25	; 0x01
     9ee:	a2 83       	std	Z+2, r26	; 0x02
     9f0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     9f2:	ce 01       	movw	r24, r28
     9f4:	8f 5b       	subi	r24, 0xBF	; 191
     9f6:	9f 4f       	sbci	r25, 0xFF	; 255
     9f8:	20 e0       	ldi	r18, 0x00	; 0
     9fa:	30 e0       	ldi	r19, 0x00	; 0
     9fc:	40 e8       	ldi	r20, 0x80	; 128
     9fe:	5f e3       	ldi	r21, 0x3F	; 63
     a00:	fc 01       	movw	r30, r24
     a02:	60 81       	ld	r22, Z
     a04:	71 81       	ldd	r23, Z+1	; 0x01
     a06:	82 81       	ldd	r24, Z+2	; 0x02
     a08:	93 81       	ldd	r25, Z+3	; 0x03
     a0a:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     a0e:	88 23       	and	r24, r24
     a10:	4c f4       	brge	.+18     	; 0xa24 <hd44780_init+0xcc>
		__ticks = 1;
     a12:	ce 01       	movw	r24, r28
     a14:	8b 5b       	subi	r24, 0xBB	; 187
     a16:	9f 4f       	sbci	r25, 0xFF	; 255
     a18:	21 e0       	ldi	r18, 0x01	; 1
     a1a:	30 e0       	ldi	r19, 0x00	; 0
     a1c:	fc 01       	movw	r30, r24
     a1e:	31 83       	std	Z+1, r19	; 0x01
     a20:	20 83       	st	Z, r18
     a22:	69 c0       	rjmp	.+210    	; 0xaf6 <hd44780_init+0x19e>
	else if (__tmp > 65535)
     a24:	ce 01       	movw	r24, r28
     a26:	8f 5b       	subi	r24, 0xBF	; 191
     a28:	9f 4f       	sbci	r25, 0xFF	; 255
     a2a:	20 e0       	ldi	r18, 0x00	; 0
     a2c:	3f ef       	ldi	r19, 0xFF	; 255
     a2e:	4f e7       	ldi	r20, 0x7F	; 127
     a30:	57 e4       	ldi	r21, 0x47	; 71
     a32:	fc 01       	movw	r30, r24
     a34:	60 81       	ld	r22, Z
     a36:	71 81       	ldd	r23, Z+1	; 0x01
     a38:	82 81       	ldd	r24, Z+2	; 0x02
     a3a:	93 81       	ldd	r25, Z+3	; 0x03
     a3c:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     a40:	18 16       	cp	r1, r24
     a42:	0c f0       	brlt	.+2      	; 0xa46 <hd44780_init+0xee>
     a44:	46 c0       	rjmp	.+140    	; 0xad2 <hd44780_init+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     a46:	20 e0       	ldi	r18, 0x00	; 0
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	40 e2       	ldi	r20, 0x20	; 32
     a4c:	51 e4       	ldi	r21, 0x41	; 65
     a4e:	69 81       	ldd	r22, Y+1	; 0x01
     a50:	7a 81       	ldd	r23, Y+2	; 0x02
     a52:	8b 81       	ldd	r24, Y+3	; 0x03
     a54:	9c 81       	ldd	r25, Y+4	; 0x04
     a56:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     a5a:	dc 01       	movw	r26, r24
     a5c:	cb 01       	movw	r24, r22
     a5e:	8e 01       	movw	r16, r28
     a60:	0b 5b       	subi	r16, 0xBB	; 187
     a62:	1f 4f       	sbci	r17, 0xFF	; 255
     a64:	bc 01       	movw	r22, r24
     a66:	cd 01       	movw	r24, r26
     a68:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     a6c:	dc 01       	movw	r26, r24
     a6e:	cb 01       	movw	r24, r22
     a70:	f8 01       	movw	r30, r16
     a72:	91 83       	std	Z+1, r25	; 0x01
     a74:	80 83       	st	Z, r24
     a76:	24 c0       	rjmp	.+72     	; 0xac0 <hd44780_init+0x168>
     a78:	ce 01       	movw	r24, r28
     a7a:	89 5b       	subi	r24, 0xB9	; 185
     a7c:	9f 4f       	sbci	r25, 0xFF	; 255
     a7e:	28 ec       	ldi	r18, 0xC8	; 200
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	fc 01       	movw	r30, r24
     a84:	31 83       	std	Z+1, r19	; 0x01
     a86:	20 83       	st	Z, r18
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     a88:	ce 01       	movw	r24, r28
     a8a:	89 5b       	subi	r24, 0xB9	; 185
     a8c:	9f 4f       	sbci	r25, 0xFF	; 255
     a8e:	fc 01       	movw	r30, r24
     a90:	80 81       	ld	r24, Z
     a92:	91 81       	ldd	r25, Z+1	; 0x01
     a94:	01 97       	sbiw	r24, 0x01	; 1
     a96:	f1 f7       	brne	.-4      	; 0xa94 <hd44780_init+0x13c>
     a98:	9e 01       	movw	r18, r28
     a9a:	29 5b       	subi	r18, 0xB9	; 185
     a9c:	3f 4f       	sbci	r19, 0xFF	; 255
     a9e:	f9 01       	movw	r30, r18
     aa0:	91 83       	std	Z+1, r25	; 0x01
     aa2:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     aa4:	ce 01       	movw	r24, r28
     aa6:	8b 5b       	subi	r24, 0xBB	; 187
     aa8:	9f 4f       	sbci	r25, 0xFF	; 255
     aaa:	9e 01       	movw	r18, r28
     aac:	2b 5b       	subi	r18, 0xBB	; 187
     aae:	3f 4f       	sbci	r19, 0xFF	; 255
     ab0:	f9 01       	movw	r30, r18
     ab2:	20 81       	ld	r18, Z
     ab4:	31 81       	ldd	r19, Z+1	; 0x01
     ab6:	21 50       	subi	r18, 0x01	; 1
     ab8:	31 09       	sbc	r19, r1
     aba:	fc 01       	movw	r30, r24
     abc:	31 83       	std	Z+1, r19	; 0x01
     abe:	20 83       	st	Z, r18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ac0:	ce 01       	movw	r24, r28
     ac2:	8b 5b       	subi	r24, 0xBB	; 187
     ac4:	9f 4f       	sbci	r25, 0xFF	; 255
     ac6:	fc 01       	movw	r30, r24
     ac8:	80 81       	ld	r24, Z
     aca:	91 81       	ldd	r25, Z+1	; 0x01
     acc:	89 2b       	or	r24, r25
     ace:	a1 f6       	brne	.-88     	; 0xa78 <hd44780_init+0x120>
     ad0:	2c c0       	rjmp	.+88     	; 0xb2a <hd44780_init+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ad2:	8e 01       	movw	r16, r28
     ad4:	0b 5b       	subi	r16, 0xBB	; 187
     ad6:	1f 4f       	sbci	r17, 0xFF	; 255
     ad8:	ce 01       	movw	r24, r28
     ada:	8f 5b       	subi	r24, 0xBF	; 191
     adc:	9f 4f       	sbci	r25, 0xFF	; 255
     ade:	fc 01       	movw	r30, r24
     ae0:	60 81       	ld	r22, Z
     ae2:	71 81       	ldd	r23, Z+1	; 0x01
     ae4:	82 81       	ldd	r24, Z+2	; 0x02
     ae6:	93 81       	ldd	r25, Z+3	; 0x03
     ae8:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     aec:	dc 01       	movw	r26, r24
     aee:	cb 01       	movw	r24, r22
     af0:	f8 01       	movw	r30, r16
     af2:	91 83       	std	Z+1, r25	; 0x01
     af4:	80 83       	st	Z, r24
     af6:	ce 01       	movw	r24, r28
     af8:	87 5b       	subi	r24, 0xB7	; 183
     afa:	9f 4f       	sbci	r25, 0xFF	; 255
     afc:	9e 01       	movw	r18, r28
     afe:	2b 5b       	subi	r18, 0xBB	; 187
     b00:	3f 4f       	sbci	r19, 0xFF	; 255
     b02:	f9 01       	movw	r30, r18
     b04:	20 81       	ld	r18, Z
     b06:	31 81       	ldd	r19, Z+1	; 0x01
     b08:	fc 01       	movw	r30, r24
     b0a:	31 83       	std	Z+1, r19	; 0x01
     b0c:	20 83       	st	Z, r18
     b0e:	ce 01       	movw	r24, r28
     b10:	87 5b       	subi	r24, 0xB7	; 183
     b12:	9f 4f       	sbci	r25, 0xFF	; 255
     b14:	fc 01       	movw	r30, r24
     b16:	80 81       	ld	r24, Z
     b18:	91 81       	ldd	r25, Z+1	; 0x01
     b1a:	01 97       	sbiw	r24, 0x01	; 1
     b1c:	f1 f7       	brne	.-4      	; 0xb1a <hd44780_init+0x1c2>
     b1e:	9e 01       	movw	r18, r28
     b20:	27 5b       	subi	r18, 0xB7	; 183
     b22:	3f 4f       	sbci	r19, 0xFF	; 255
     b24:	f9 01       	movw	r30, r18
     b26:	91 83       	std	Z+1, r25	; 0x01
     b28:	80 83       	st	Z, r24

  _delay_ms(15);		/* 40 ms needed for Vcc = 2.7 V */
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     b2a:	60 e0       	ldi	r22, 0x00	; 0
     b2c:	83 e0       	ldi	r24, 0x03	; 3
     b2e:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
     b32:	83 e3       	ldi	r24, 0x33	; 51
     b34:	93 e3       	ldi	r25, 0x33	; 51
     b36:	a3 e8       	ldi	r26, 0x83	; 131
     b38:	b0 e4       	ldi	r27, 0x40	; 64
     b3a:	8d 83       	std	Y+5, r24	; 0x05
     b3c:	9e 83       	std	Y+6, r25	; 0x06
     b3e:	af 83       	std	Y+7, r26	; 0x07
     b40:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     b42:	20 e0       	ldi	r18, 0x00	; 0
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	4a ef       	ldi	r20, 0xFA	; 250
     b48:	54 e4       	ldi	r21, 0x44	; 68
     b4a:	6d 81       	ldd	r22, Y+5	; 0x05
     b4c:	7e 81       	ldd	r23, Y+6	; 0x06
     b4e:	8f 81       	ldd	r24, Y+7	; 0x07
     b50:	98 85       	ldd	r25, Y+8	; 0x08
     b52:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     b56:	dc 01       	movw	r26, r24
     b58:	cb 01       	movw	r24, r22
     b5a:	8f ab       	std	Y+55, r24	; 0x37
     b5c:	98 af       	std	Y+56, r25	; 0x38
     b5e:	a9 af       	std	Y+57, r26	; 0x39
     b60:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	40 e8       	ldi	r20, 0x80	; 128
     b68:	5f e3       	ldi	r21, 0x3F	; 63
     b6a:	6f a9       	ldd	r22, Y+55	; 0x37
     b6c:	78 ad       	ldd	r23, Y+56	; 0x38
     b6e:	89 ad       	ldd	r24, Y+57	; 0x39
     b70:	9a ad       	ldd	r25, Y+58	; 0x3a
     b72:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     b76:	88 23       	and	r24, r24
     b78:	2c f4       	brge	.+10     	; 0xb84 <hd44780_init+0x22c>
		__ticks = 1;
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	9c af       	std	Y+60, r25	; 0x3c
     b80:	8b af       	std	Y+59, r24	; 0x3b
     b82:	3f c0       	rjmp	.+126    	; 0xc02 <hd44780_init+0x2aa>
	else if (__tmp > 65535)
     b84:	20 e0       	ldi	r18, 0x00	; 0
     b86:	3f ef       	ldi	r19, 0xFF	; 255
     b88:	4f e7       	ldi	r20, 0x7F	; 127
     b8a:	57 e4       	ldi	r21, 0x47	; 71
     b8c:	6f a9       	ldd	r22, Y+55	; 0x37
     b8e:	78 ad       	ldd	r23, Y+56	; 0x38
     b90:	89 ad       	ldd	r24, Y+57	; 0x39
     b92:	9a ad       	ldd	r25, Y+58	; 0x3a
     b94:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     b98:	18 16       	cp	r1, r24
     b9a:	4c f5       	brge	.+82     	; 0xbee <hd44780_init+0x296>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     b9c:	20 e0       	ldi	r18, 0x00	; 0
     b9e:	30 e0       	ldi	r19, 0x00	; 0
     ba0:	40 e2       	ldi	r20, 0x20	; 32
     ba2:	51 e4       	ldi	r21, 0x41	; 65
     ba4:	6d 81       	ldd	r22, Y+5	; 0x05
     ba6:	7e 81       	ldd	r23, Y+6	; 0x06
     ba8:	8f 81       	ldd	r24, Y+7	; 0x07
     baa:	98 85       	ldd	r25, Y+8	; 0x08
     bac:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     bb0:	dc 01       	movw	r26, r24
     bb2:	cb 01       	movw	r24, r22
     bb4:	bc 01       	movw	r22, r24
     bb6:	cd 01       	movw	r24, r26
     bb8:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     bbc:	dc 01       	movw	r26, r24
     bbe:	cb 01       	movw	r24, r22
     bc0:	9c af       	std	Y+60, r25	; 0x3c
     bc2:	8b af       	std	Y+59, r24	; 0x3b
     bc4:	0f c0       	rjmp	.+30     	; 0xbe4 <hd44780_init+0x28c>
     bc6:	88 ec       	ldi	r24, 0xC8	; 200
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	9e af       	std	Y+62, r25	; 0x3e
     bcc:	8d af       	std	Y+61, r24	; 0x3d
     bce:	8d ad       	ldd	r24, Y+61	; 0x3d
     bd0:	9e ad       	ldd	r25, Y+62	; 0x3e
     bd2:	01 97       	sbiw	r24, 0x01	; 1
     bd4:	f1 f7       	brne	.-4      	; 0xbd2 <hd44780_init+0x27a>
     bd6:	9e af       	std	Y+62, r25	; 0x3e
     bd8:	8d af       	std	Y+61, r24	; 0x3d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     bda:	8b ad       	ldd	r24, Y+59	; 0x3b
     bdc:	9c ad       	ldd	r25, Y+60	; 0x3c
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	9c af       	std	Y+60, r25	; 0x3c
     be2:	8b af       	std	Y+59, r24	; 0x3b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     be4:	8b ad       	ldd	r24, Y+59	; 0x3b
     be6:	9c ad       	ldd	r25, Y+60	; 0x3c
     be8:	89 2b       	or	r24, r25
     bea:	69 f7       	brne	.-38     	; 0xbc6 <hd44780_init+0x26e>
     bec:	1e c0       	rjmp	.+60     	; 0xc2a <hd44780_init+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     bee:	6f a9       	ldd	r22, Y+55	; 0x37
     bf0:	78 ad       	ldd	r23, Y+56	; 0x38
     bf2:	89 ad       	ldd	r24, Y+57	; 0x39
     bf4:	9a ad       	ldd	r25, Y+58	; 0x3a
     bf6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     bfa:	dc 01       	movw	r26, r24
     bfc:	cb 01       	movw	r24, r22
     bfe:	9c af       	std	Y+60, r25	; 0x3c
     c00:	8b af       	std	Y+59, r24	; 0x3b
     c02:	2b ad       	ldd	r18, Y+59	; 0x3b
     c04:	3c ad       	ldd	r19, Y+60	; 0x3c
     c06:	ce 01       	movw	r24, r28
     c08:	cf 96       	adiw	r24, 0x3f	; 63
     c0a:	fc 01       	movw	r30, r24
     c0c:	31 83       	std	Z+1, r19	; 0x01
     c0e:	20 83       	st	Z, r18
     c10:	ce 01       	movw	r24, r28
     c12:	cf 96       	adiw	r24, 0x3f	; 63
     c14:	fc 01       	movw	r30, r24
     c16:	80 81       	ld	r24, Z
     c18:	91 81       	ldd	r25, Z+1	; 0x01
     c1a:	01 97       	sbiw	r24, 0x01	; 1
     c1c:	f1 f7       	brne	.-4      	; 0xc1a <hd44780_init+0x2c2>
     c1e:	9e 01       	movw	r18, r28
     c20:	21 5c       	subi	r18, 0xC1	; 193
     c22:	3f 4f       	sbci	r19, 0xFF	; 255
     c24:	f9 01       	movw	r30, r18
     c26:	91 83       	std	Z+1, r25	; 0x01
     c28:	80 83       	st	Z, r24
  _delay_ms(4.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     c2a:	60 e0       	ldi	r22, 0x00	; 0
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
     c32:	8d ec       	ldi	r24, 0xCD	; 205
     c34:	9c ec       	ldi	r25, 0xCC	; 204
     c36:	ac ec       	ldi	r26, 0xCC	; 204
     c38:	bd e3       	ldi	r27, 0x3D	; 61
     c3a:	89 87       	std	Y+9, r24	; 0x09
     c3c:	9a 87       	std	Y+10, r25	; 0x0a
     c3e:	ab 87       	std	Y+11, r26	; 0x0b
     c40:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     c42:	20 e0       	ldi	r18, 0x00	; 0
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	4a ef       	ldi	r20, 0xFA	; 250
     c48:	54 e4       	ldi	r21, 0x44	; 68
     c4a:	69 85       	ldd	r22, Y+9	; 0x09
     c4c:	7a 85       	ldd	r23, Y+10	; 0x0a
     c4e:	8b 85       	ldd	r24, Y+11	; 0x0b
     c50:	9c 85       	ldd	r25, Y+12	; 0x0c
     c52:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     c56:	dc 01       	movw	r26, r24
     c58:	cb 01       	movw	r24, r22
     c5a:	8d a7       	std	Y+45, r24	; 0x2d
     c5c:	9e a7       	std	Y+46, r25	; 0x2e
     c5e:	af a7       	std	Y+47, r26	; 0x2f
     c60:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
     c62:	20 e0       	ldi	r18, 0x00	; 0
     c64:	30 e0       	ldi	r19, 0x00	; 0
     c66:	40 e8       	ldi	r20, 0x80	; 128
     c68:	5f e3       	ldi	r21, 0x3F	; 63
     c6a:	6d a5       	ldd	r22, Y+45	; 0x2d
     c6c:	7e a5       	ldd	r23, Y+46	; 0x2e
     c6e:	8f a5       	ldd	r24, Y+47	; 0x2f
     c70:	98 a9       	ldd	r25, Y+48	; 0x30
     c72:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     c76:	88 23       	and	r24, r24
     c78:	2c f4       	brge	.+10     	; 0xc84 <hd44780_init+0x32c>
		__ticks = 1;
     c7a:	81 e0       	ldi	r24, 0x01	; 1
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	9a ab       	std	Y+50, r25	; 0x32
     c80:	89 ab       	std	Y+49, r24	; 0x31
     c82:	3f c0       	rjmp	.+126    	; 0xd02 <hd44780_init+0x3aa>
	else if (__tmp > 65535)
     c84:	20 e0       	ldi	r18, 0x00	; 0
     c86:	3f ef       	ldi	r19, 0xFF	; 255
     c88:	4f e7       	ldi	r20, 0x7F	; 127
     c8a:	57 e4       	ldi	r21, 0x47	; 71
     c8c:	6d a5       	ldd	r22, Y+45	; 0x2d
     c8e:	7e a5       	ldd	r23, Y+46	; 0x2e
     c90:	8f a5       	ldd	r24, Y+47	; 0x2f
     c92:	98 a9       	ldd	r25, Y+48	; 0x30
     c94:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     c98:	18 16       	cp	r1, r24
     c9a:	4c f5       	brge	.+82     	; 0xcee <hd44780_init+0x396>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	40 e2       	ldi	r20, 0x20	; 32
     ca2:	51 e4       	ldi	r21, 0x41	; 65
     ca4:	69 85       	ldd	r22, Y+9	; 0x09
     ca6:	7a 85       	ldd	r23, Y+10	; 0x0a
     ca8:	8b 85       	ldd	r24, Y+11	; 0x0b
     caa:	9c 85       	ldd	r25, Y+12	; 0x0c
     cac:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     cb0:	dc 01       	movw	r26, r24
     cb2:	cb 01       	movw	r24, r22
     cb4:	bc 01       	movw	r22, r24
     cb6:	cd 01       	movw	r24, r26
     cb8:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     cbc:	dc 01       	movw	r26, r24
     cbe:	cb 01       	movw	r24, r22
     cc0:	9a ab       	std	Y+50, r25	; 0x32
     cc2:	89 ab       	std	Y+49, r24	; 0x31
     cc4:	0f c0       	rjmp	.+30     	; 0xce4 <hd44780_init+0x38c>
     cc6:	88 ec       	ldi	r24, 0xC8	; 200
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	9c ab       	std	Y+52, r25	; 0x34
     ccc:	8b ab       	std	Y+51, r24	; 0x33
     cce:	8b a9       	ldd	r24, Y+51	; 0x33
     cd0:	9c a9       	ldd	r25, Y+52	; 0x34
     cd2:	01 97       	sbiw	r24, 0x01	; 1
     cd4:	f1 f7       	brne	.-4      	; 0xcd2 <hd44780_init+0x37a>
     cd6:	9c ab       	std	Y+52, r25	; 0x34
     cd8:	8b ab       	std	Y+51, r24	; 0x33
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cda:	89 a9       	ldd	r24, Y+49	; 0x31
     cdc:	9a a9       	ldd	r25, Y+50	; 0x32
     cde:	01 97       	sbiw	r24, 0x01	; 1
     ce0:	9a ab       	std	Y+50, r25	; 0x32
     ce2:	89 ab       	std	Y+49, r24	; 0x31
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ce4:	89 a9       	ldd	r24, Y+49	; 0x31
     ce6:	9a a9       	ldd	r25, Y+50	; 0x32
     ce8:	89 2b       	or	r24, r25
     cea:	69 f7       	brne	.-38     	; 0xcc6 <hd44780_init+0x36e>
     cec:	14 c0       	rjmp	.+40     	; 0xd16 <hd44780_init+0x3be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     cee:	6d a5       	ldd	r22, Y+45	; 0x2d
     cf0:	7e a5       	ldd	r23, Y+46	; 0x2e
     cf2:	8f a5       	ldd	r24, Y+47	; 0x2f
     cf4:	98 a9       	ldd	r25, Y+48	; 0x30
     cf6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     cfa:	dc 01       	movw	r26, r24
     cfc:	cb 01       	movw	r24, r22
     cfe:	9a ab       	std	Y+50, r25	; 0x32
     d00:	89 ab       	std	Y+49, r24	; 0x31
     d02:	89 a9       	ldd	r24, Y+49	; 0x31
     d04:	9a a9       	ldd	r25, Y+50	; 0x32
     d06:	9e ab       	std	Y+54, r25	; 0x36
     d08:	8d ab       	std	Y+53, r24	; 0x35
     d0a:	8d a9       	ldd	r24, Y+53	; 0x35
     d0c:	9e a9       	ldd	r25, Y+54	; 0x36
     d0e:	01 97       	sbiw	r24, 0x01	; 1
     d10:	f1 f7       	brne	.-4      	; 0xd0e <hd44780_init+0x3b6>
     d12:	9e ab       	std	Y+54, r25	; 0x36
     d14:	8d ab       	std	Y+53, r24	; 0x35
  _delay_ms(0.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     d16:	60 e0       	ldi	r22, 0x00	; 0
     d18:	83 e0       	ldi	r24, 0x03	; 3
     d1a:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
     d1e:	80 e0       	ldi	r24, 0x00	; 0
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	a4 e1       	ldi	r26, 0x14	; 20
     d24:	b2 e4       	ldi	r27, 0x42	; 66
     d26:	8d 87       	std	Y+13, r24	; 0x0d
     d28:	9e 87       	std	Y+14, r25	; 0x0e
     d2a:	af 87       	std	Y+15, r26	; 0x0f
     d2c:	b8 8b       	std	Y+16, r27	; 0x10
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
     d2e:	2b ea       	ldi	r18, 0xAB	; 171
     d30:	3a ea       	ldi	r19, 0xAA	; 170
     d32:	4a e2       	ldi	r20, 0x2A	; 42
     d34:	50 e4       	ldi	r21, 0x40	; 64
     d36:	6d 85       	ldd	r22, Y+13	; 0x0d
     d38:	7e 85       	ldd	r23, Y+14	; 0x0e
     d3a:	8f 85       	ldd	r24, Y+15	; 0x0f
     d3c:	98 89       	ldd	r25, Y+16	; 0x10
     d3e:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     d42:	dc 01       	movw	r26, r24
     d44:	cb 01       	movw	r24, r22
     d46:	89 8b       	std	Y+17, r24	; 0x11
     d48:	9a 8b       	std	Y+18, r25	; 0x12
     d4a:	ab 8b       	std	Y+19, r26	; 0x13
     d4c:	bc 8b       	std	Y+20, r27	; 0x14
	__tmp2 = ((F_CPU) / 4e6) * __us;
     d4e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d50:	9e 85       	ldd	r25, Y+14	; 0x0e
     d52:	af 85       	ldd	r26, Y+15	; 0x0f
     d54:	b8 89       	ldd	r27, Y+16	; 0x10
     d56:	9c 01       	movw	r18, r24
     d58:	ad 01       	movw	r20, r26
     d5a:	bc 01       	movw	r22, r24
     d5c:	cd 01       	movw	r24, r26
     d5e:	0e 94 11 09 	call	0x1222	; 0x1222 <__addsf3>
     d62:	dc 01       	movw	r26, r24
     d64:	cb 01       	movw	r24, r22
     d66:	8d 8b       	std	Y+21, r24	; 0x15
     d68:	9e 8b       	std	Y+22, r25	; 0x16
     d6a:	af 8b       	std	Y+23, r26	; 0x17
     d6c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     d6e:	20 e0       	ldi	r18, 0x00	; 0
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	40 e8       	ldi	r20, 0x80	; 128
     d74:	5f e3       	ldi	r21, 0x3F	; 63
     d76:	69 89       	ldd	r22, Y+17	; 0x11
     d78:	7a 89       	ldd	r23, Y+18	; 0x12
     d7a:	8b 89       	ldd	r24, Y+19	; 0x13
     d7c:	9c 89       	ldd	r25, Y+20	; 0x14
     d7e:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     d82:	88 23       	and	r24, r24
     d84:	1c f4       	brge	.+6      	; 0xd8c <hd44780_init+0x434>
		__ticks = 1;
     d86:	81 e0       	ldi	r24, 0x01	; 1
     d88:	89 8f       	std	Y+25, r24	; 0x19
     d8a:	b2 c0       	rjmp	.+356    	; 0xef0 <hd44780_init+0x598>
	else if (__tmp2 > 65535)
     d8c:	20 e0       	ldi	r18, 0x00	; 0
     d8e:	3f ef       	ldi	r19, 0xFF	; 255
     d90:	4f e7       	ldi	r20, 0x7F	; 127
     d92:	57 e4       	ldi	r21, 0x47	; 71
     d94:	6d 89       	ldd	r22, Y+21	; 0x15
     d96:	7e 89       	ldd	r23, Y+22	; 0x16
     d98:	8f 89       	ldd	r24, Y+23	; 0x17
     d9a:	98 8d       	ldd	r25, Y+24	; 0x18
     d9c:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     da0:	18 16       	cp	r1, r24
     da2:	0c f0       	brlt	.+2      	; 0xda6 <hd44780_init+0x44e>
     da4:	7b c0       	rjmp	.+246    	; 0xe9c <hd44780_init+0x544>
	{
		_delay_ms(__us / 1000.0);
     da6:	20 e0       	ldi	r18, 0x00	; 0
     da8:	30 e0       	ldi	r19, 0x00	; 0
     daa:	4a e7       	ldi	r20, 0x7A	; 122
     dac:	54 e4       	ldi	r21, 0x44	; 68
     dae:	6d 85       	ldd	r22, Y+13	; 0x0d
     db0:	7e 85       	ldd	r23, Y+14	; 0x0e
     db2:	8f 85       	ldd	r24, Y+15	; 0x0f
     db4:	98 89       	ldd	r25, Y+16	; 0x10
     db6:	0e 94 82 09 	call	0x1304	; 0x1304 <__divsf3>
     dba:	dc 01       	movw	r26, r24
     dbc:	cb 01       	movw	r24, r22
     dbe:	8a 8f       	std	Y+26, r24	; 0x1a
     dc0:	9b 8f       	std	Y+27, r25	; 0x1b
     dc2:	ac 8f       	std	Y+28, r26	; 0x1c
     dc4:	bd 8f       	std	Y+29, r27	; 0x1d

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     dc6:	20 e0       	ldi	r18, 0x00	; 0
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	4a ef       	ldi	r20, 0xFA	; 250
     dcc:	54 e4       	ldi	r21, 0x44	; 68
     dce:	6a 8d       	ldd	r22, Y+26	; 0x1a
     dd0:	7b 8d       	ldd	r23, Y+27	; 0x1b
     dd2:	8c 8d       	ldd	r24, Y+28	; 0x1c
     dd4:	9d 8d       	ldd	r25, Y+29	; 0x1d
     dd6:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     dda:	dc 01       	movw	r26, r24
     ddc:	cb 01       	movw	r24, r22
     dde:	8e 8f       	std	Y+30, r24	; 0x1e
     de0:	9f 8f       	std	Y+31, r25	; 0x1f
     de2:	a8 a3       	std	Y+32, r26	; 0x20
     de4:	b9 a3       	std	Y+33, r27	; 0x21
	if (__tmp < 1.0)
     de6:	20 e0       	ldi	r18, 0x00	; 0
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	40 e8       	ldi	r20, 0x80	; 128
     dec:	5f e3       	ldi	r21, 0x3F	; 63
     dee:	6e 8d       	ldd	r22, Y+30	; 0x1e
     df0:	7f 8d       	ldd	r23, Y+31	; 0x1f
     df2:	88 a1       	ldd	r24, Y+32	; 0x20
     df4:	99 a1       	ldd	r25, Y+33	; 0x21
     df6:	0e 94 7d 09 	call	0x12fa	; 0x12fa <__cmpsf2>
     dfa:	88 23       	and	r24, r24
     dfc:	2c f4       	brge	.+10     	; 0xe08 <hd44780_init+0x4b0>
		__ticks = 1;
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	9b a3       	std	Y+35, r25	; 0x23
     e04:	8a a3       	std	Y+34, r24	; 0x22
     e06:	3f c0       	rjmp	.+126    	; 0xe86 <hd44780_init+0x52e>
	else if (__tmp > 65535)
     e08:	20 e0       	ldi	r18, 0x00	; 0
     e0a:	3f ef       	ldi	r19, 0xFF	; 255
     e0c:	4f e7       	ldi	r20, 0x7F	; 127
     e0e:	57 e4       	ldi	r21, 0x47	; 71
     e10:	6e 8d       	ldd	r22, Y+30	; 0x1e
     e12:	7f 8d       	ldd	r23, Y+31	; 0x1f
     e14:	88 a1       	ldd	r24, Y+32	; 0x20
     e16:	99 a1       	ldd	r25, Y+33	; 0x21
     e18:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     e1c:	18 16       	cp	r1, r24
     e1e:	4c f5       	brge	.+82     	; 0xe72 <hd44780_init+0x51a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e20:	20 e0       	ldi	r18, 0x00	; 0
     e22:	30 e0       	ldi	r19, 0x00	; 0
     e24:	40 e2       	ldi	r20, 0x20	; 32
     e26:	51 e4       	ldi	r21, 0x41	; 65
     e28:	6a 8d       	ldd	r22, Y+26	; 0x1a
     e2a:	7b 8d       	ldd	r23, Y+27	; 0x1b
     e2c:	8c 8d       	ldd	r24, Y+28	; 0x1c
     e2e:	9d 8d       	ldd	r25, Y+29	; 0x1d
     e30:	0e 94 9d 0a 	call	0x153a	; 0x153a <__mulsf3>
     e34:	dc 01       	movw	r26, r24
     e36:	cb 01       	movw	r24, r22
     e38:	bc 01       	movw	r22, r24
     e3a:	cd 01       	movw	r24, r26
     e3c:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     e40:	dc 01       	movw	r26, r24
     e42:	cb 01       	movw	r24, r22
     e44:	9b a3       	std	Y+35, r25	; 0x23
     e46:	8a a3       	std	Y+34, r24	; 0x22
     e48:	0f c0       	rjmp	.+30     	; 0xe68 <hd44780_init+0x510>
     e4a:	88 ec       	ldi	r24, 0xC8	; 200
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	9d a3       	std	Y+37, r25	; 0x25
     e50:	8c a3       	std	Y+36, r24	; 0x24
     e52:	8c a1       	ldd	r24, Y+36	; 0x24
     e54:	9d a1       	ldd	r25, Y+37	; 0x25
     e56:	01 97       	sbiw	r24, 0x01	; 1
     e58:	f1 f7       	brne	.-4      	; 0xe56 <hd44780_init+0x4fe>
     e5a:	9d a3       	std	Y+37, r25	; 0x25
     e5c:	8c a3       	std	Y+36, r24	; 0x24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e5e:	8a a1       	ldd	r24, Y+34	; 0x22
     e60:	9b a1       	ldd	r25, Y+35	; 0x23
     e62:	01 97       	sbiw	r24, 0x01	; 1
     e64:	9b a3       	std	Y+35, r25	; 0x23
     e66:	8a a3       	std	Y+34, r24	; 0x22
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e68:	8a a1       	ldd	r24, Y+34	; 0x22
     e6a:	9b a1       	ldd	r25, Y+35	; 0x23
     e6c:	89 2b       	or	r24, r25
     e6e:	69 f7       	brne	.-38     	; 0xe4a <hd44780_init+0x4f2>
     e70:	3f c0       	rjmp	.+126    	; 0xef0 <hd44780_init+0x598>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e72:	6e 8d       	ldd	r22, Y+30	; 0x1e
     e74:	7f 8d       	ldd	r23, Y+31	; 0x1f
     e76:	88 a1       	ldd	r24, Y+32	; 0x20
     e78:	99 a1       	ldd	r25, Y+33	; 0x21
     e7a:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     e7e:	dc 01       	movw	r26, r24
     e80:	cb 01       	movw	r24, r22
     e82:	9b a3       	std	Y+35, r25	; 0x23
     e84:	8a a3       	std	Y+34, r24	; 0x22
     e86:	8a a1       	ldd	r24, Y+34	; 0x22
     e88:	9b a1       	ldd	r25, Y+35	; 0x23
     e8a:	9f a3       	std	Y+39, r25	; 0x27
     e8c:	8e a3       	std	Y+38, r24	; 0x26
     e8e:	8e a1       	ldd	r24, Y+38	; 0x26
     e90:	9f a1       	ldd	r25, Y+39	; 0x27
     e92:	01 97       	sbiw	r24, 0x01	; 1
     e94:	f1 f7       	brne	.-4      	; 0xe92 <hd44780_init+0x53a>
     e96:	9f a3       	std	Y+39, r25	; 0x27
     e98:	8e a3       	std	Y+38, r24	; 0x26
     e9a:	2a c0       	rjmp	.+84     	; 0xef0 <hd44780_init+0x598>
		__ticks = 1;
	else if (__tmp2 > 65535)
	{
		_delay_ms(__us / 1000.0);
	}
	else if (__tmp > 255)
     e9c:	20 e0       	ldi	r18, 0x00	; 0
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	4f e7       	ldi	r20, 0x7F	; 127
     ea2:	53 e4       	ldi	r21, 0x43	; 67
     ea4:	69 89       	ldd	r22, Y+17	; 0x11
     ea6:	7a 89       	ldd	r23, Y+18	; 0x12
     ea8:	8b 89       	ldd	r24, Y+19	; 0x13
     eaa:	9c 89       	ldd	r25, Y+20	; 0x14
     eac:	0e 94 98 0a 	call	0x1530	; 0x1530 <__gesf2>
     eb0:	18 16       	cp	r1, r24
     eb2:	ac f4       	brge	.+42     	; 0xede <hd44780_init+0x586>
	{
		uint16_t __ticks=(uint16_t)__tmp2;
     eb4:	6d 89       	ldd	r22, Y+21	; 0x15
     eb6:	7e 89       	ldd	r23, Y+22	; 0x16
     eb8:	8f 89       	ldd	r24, Y+23	; 0x17
     eba:	98 8d       	ldd	r25, Y+24	; 0x18
     ebc:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     ec0:	dc 01       	movw	r26, r24
     ec2:	cb 01       	movw	r24, r22
     ec4:	99 a7       	std	Y+41, r25	; 0x29
     ec6:	88 a7       	std	Y+40, r24	; 0x28
     ec8:	88 a5       	ldd	r24, Y+40	; 0x28
     eca:	99 a5       	ldd	r25, Y+41	; 0x29
     ecc:	9b a7       	std	Y+43, r25	; 0x2b
     ece:	8a a7       	std	Y+42, r24	; 0x2a
     ed0:	8a a5       	ldd	r24, Y+42	; 0x2a
     ed2:	9b a5       	ldd	r25, Y+43	; 0x2b
     ed4:	01 97       	sbiw	r24, 0x01	; 1
     ed6:	f1 f7       	brne	.-4      	; 0xed4 <hd44780_init+0x57c>
     ed8:	9b a7       	std	Y+43, r25	; 0x2b
     eda:	8a a7       	std	Y+42, r24	; 0x2a
     edc:	0f c0       	rjmp	.+30     	; 0xefc <hd44780_init+0x5a4>
		_delay_loop_2(__ticks);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     ede:	69 89       	ldd	r22, Y+17	; 0x11
     ee0:	7a 89       	ldd	r23, Y+18	; 0x12
     ee2:	8b 89       	ldd	r24, Y+19	; 0x13
     ee4:	9c 89       	ldd	r25, Y+20	; 0x14
     ee6:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <__fixunssfsi>
     eea:	dc 01       	movw	r26, r24
     eec:	cb 01       	movw	r24, r22
     eee:	89 8f       	std	Y+25, r24	; 0x19
     ef0:	89 8d       	ldd	r24, Y+25	; 0x19
     ef2:	8c a7       	std	Y+44, r24	; 0x2c
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     ef4:	8c a5       	ldd	r24, Y+44	; 0x2c
     ef6:	8a 95       	dec	r24
     ef8:	f1 f7       	brne	.-4      	; 0xef6 <hd44780_init+0x59e>
     efa:	8c a7       	std	Y+44, r24	; 0x2c
  _delay_us(37);

  hd44780_outnibble(HD44780_FNSET(0, 1, 0) >> 4, 0);
     efc:	60 e0       	ldi	r22, 0x00	; 0
     efe:	82 e0       	ldi	r24, 0x02	; 2
     f00:	0e 94 53 00 	call	0xa6	; 0xa6 <hd44780_outnibble>
  hd44780_wait_ready(false);
     f04:	80 e0       	ldi	r24, 0x00	; 0
     f06:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_FNSET(0, 1, 0));
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	88 e2       	ldi	r24, 0x28	; 40
     f0e:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
  hd44780_wait_ready(false);
     f12:	80 e0       	ldi	r24, 0x00	; 0
     f14:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_DISPCTL(0, 0, 0));
     f18:	60 e0       	ldi	r22, 0x00	; 0
     f1a:	88 e0       	ldi	r24, 0x08	; 8
     f1c:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
  hd44780_wait_ready(false);
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
}
     f26:	00 00       	nop
     f28:	c6 5b       	subi	r28, 0xB6	; 182
     f2a:	df 4f       	sbci	r29, 0xFF	; 255
     f2c:	0f b6       	in	r0, 0x3f	; 63
     f2e:	f8 94       	cli
     f30:	de bf       	out	0x3e, r29	; 62
     f32:	0f be       	out	0x3f, r0	; 63
     f34:	cd bf       	out	0x3d, r28	; 61
     f36:	df 91       	pop	r29
     f38:	cf 91       	pop	r28
     f3a:	1f 91       	pop	r17
     f3c:	0f 91       	pop	r16
     f3e:	08 95       	ret

00000f40 <hd44780_powerdown>:
/*
 * Prepare the LCD controller pins for powerdown.
 */
void
hd44780_powerdown(void)
{
     f40:	cf 93       	push	r28
     f42:	df 93       	push	r29
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
  ASSIGN(PORT, HD44780_D4, 0);
     f48:	88 e2       	ldi	r24, 0x28	; 40
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	28 e2       	ldi	r18, 0x28	; 40
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	f9 01       	movw	r30, r18
     f52:	20 81       	ld	r18, Z
     f54:	20 7f       	andi	r18, 0xF0	; 240
     f56:	fc 01       	movw	r30, r24
     f58:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RS);
     f5a:	85 e2       	ldi	r24, 0x25	; 37
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	25 e2       	ldi	r18, 0x25	; 37
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	f9 01       	movw	r30, r18
     f64:	20 81       	ld	r18, Z
     f66:	2f 7d       	andi	r18, 0xDF	; 223
     f68:	fc 01       	movw	r30, r24
     f6a:	20 83       	st	Z, r18
  CLR(PORT, HD44780_RW);
     f6c:	85 e2       	ldi	r24, 0x25	; 37
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	25 e2       	ldi	r18, 0x25	; 37
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	f9 01       	movw	r30, r18
     f76:	20 81       	ld	r18, Z
     f78:	2f 7e       	andi	r18, 0xEF	; 239
     f7a:	fc 01       	movw	r30, r24
     f7c:	20 83       	st	Z, r18
  CLR(PORT, HD44780_E);
     f7e:	85 e2       	ldi	r24, 0x25	; 37
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	25 e2       	ldi	r18, 0x25	; 37
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	f9 01       	movw	r30, r18
     f88:	20 81       	ld	r18, Z
     f8a:	27 7f       	andi	r18, 0xF7	; 247
     f8c:	fc 01       	movw	r30, r24
     f8e:	20 83       	st	Z, r18
}
     f90:	00 00       	nop
     f92:	df 91       	pop	r29
     f94:	cf 91       	pop	r28
     f96:	08 95       	ret

00000f98 <lcd_init>:
 * Setup the LCD controller.  First, call the hardware initialization
 * function, then adjust the display attributes we want.
 */
void
lcd_init(void)
{
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	cd b7       	in	r28, 0x3d	; 61
     f9e:	de b7       	in	r29, 0x3e	; 62

  hd44780_init();
     fa0:	0e 94 ac 04 	call	0x958	; 0x958 <hd44780_init>

  /*
   * Clear the display.
   */
  hd44780_outcmd(HD44780_CLR);
     fa4:	60 e0       	ldi	r22, 0x00	; 0
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
  hd44780_wait_ready(true);
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>

  /*
   * Entry mode: auto-increment address counter, no display shift in
   * effect.
   */
  hd44780_outcmd(HD44780_ENTMODE(1, 0));
     fb2:	60 e0       	ldi	r22, 0x00	; 0
     fb4:	86 e0       	ldi	r24, 0x06	; 6
     fb6:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
  hd44780_wait_ready(false);
     fba:	80 e0       	ldi	r24, 0x00	; 0
     fbc:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>

  /*
   * Enable display, activate non-blinking cursor.
   */
  hd44780_outcmd(HD44780_DISPCTL(1, 1, 0));
     fc0:	60 e0       	ldi	r22, 0x00	; 0
     fc2:	8e e0       	ldi	r24, 0x0E	; 14
     fc4:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
  hd44780_wait_ready(false);
     fc8:	80 e0       	ldi	r24, 0x00	; 0
     fca:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
}
     fce:	00 00       	nop
     fd0:	df 91       	pop	r29
     fd2:	cf 91       	pop	r28
     fd4:	08 95       	ret

00000fd6 <lcd_putchar>:
 * Send character c to the LCD display.  After a '\n' has been seen,
 * the next character will first clear the display.
 */
int
lcd_putchar(char c, FILE *unused)
{
     fd6:	cf 93       	push	r28
     fd8:	df 93       	push	r29
     fda:	00 d0       	rcall	.+0      	; 0xfdc <lcd_putchar+0x6>
     fdc:	1f 92       	push	r1
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	89 83       	std	Y+1, r24	; 0x01
     fe4:	7b 83       	std	Y+3, r23	; 0x03
     fe6:	6a 83       	std	Y+2, r22	; 0x02
  static bool nl_seen = 0;

  if (nl_seen >= 2 && c != '\n')
     fe8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__data_end>
     fec:	88 2f       	mov	r24, r24
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	02 97       	sbiw	r24, 0x02	; 2
     ff2:	d4 f0       	brlt	.+52     	; 0x1028 <lcd_putchar+0x52>
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	8a 30       	cpi	r24, 0x0A	; 10
     ff8:	b9 f0       	breq	.+46     	; 0x1028 <lcd_putchar+0x52>
    {
      /*
       * First character after newline, clear display and home cursor.
       */
      hd44780_wait_ready(false);
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_CLR);
    1000:	60 e0       	ldi	r22, 0x00	; 0
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
      hd44780_wait_ready(false);
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_HOME);
    100e:	60 e0       	ldi	r22, 0x00	; 0
    1010:	82 e0       	ldi	r24, 0x02	; 2
    1012:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
      hd44780_wait_ready(true);
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_DDADDR(0));
    101c:	60 e0       	ldi	r22, 0x00	; 0
    101e:	80 e8       	ldi	r24, 0x80	; 128
    1020:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>

      nl_seen = 0;
    1024:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__data_end>
    }
  if (c == '\n')
    1028:	89 81       	ldd	r24, Y+1	; 0x01
    102a:	8a 30       	cpi	r24, 0x0A	; 10
    102c:	79 f4       	brne	.+30     	; 0x104c <lcd_putchar+0x76>
    {
      ++nl_seen;
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__data_end>
      if (nl_seen == 1){
    1034:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__data_end>
    1038:	88 23       	and	r24, r24
    103a:	79 f0       	breq	.+30     	; 0x105a <lcd_putchar+0x84>
		    hd44780_wait_ready(true);
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
		    hd44780_outcmd(HD44780_DDADDR(0x40));
    1042:	60 e0       	ldi	r22, 0x00	; 0
    1044:	80 ec       	ldi	r24, 0xC0	; 192
    1046:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
    104a:	07 c0       	rjmp	.+14     	; 0x105a <lcd_putchar+0x84>
		  }
    }
  else
    {
      hd44780_wait_ready(false);
    104c:	80 e0       	ldi	r24, 0x00	; 0
    104e:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
      hd44780_outdata(c);
    1052:	61 e0       	ldi	r22, 0x01	; 1
    1054:	89 81       	ldd	r24, Y+1	; 0x01
    1056:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
    }

  return 0;
    105a:	80 e0       	ldi	r24, 0x00	; 0
    105c:	90 e0       	ldi	r25, 0x00	; 0
}
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	df 91       	pop	r29
    1066:	cf 91       	pop	r28
    1068:	08 95       	ret

0000106a <home>:

/*
Returns the cursor to the first row first cell of the LCD
*/
void home(void){
    106a:	cf 93       	push	r28
    106c:	df 93       	push	r29
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62
  hd44780_wait_ready(true);
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0x00));
    1078:	60 e0       	ldi	r22, 0x00	; 0
    107a:	80 e8       	ldi	r24, 0x80	; 128
    107c:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
}
    1080:	00 00       	nop
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	08 95       	ret

00001088 <clear>:

/*
Clears the screen of the LCD and returns home
*/
void clear(void){
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
	hd44780_wait_ready(false);
    1090:	80 e0       	ldi	r24, 0x00	; 0
    1092:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_CLR);
    1096:	60 e0       	ldi	r22, 0x00	; 0
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
	hd44780_wait_ready(true);
    109e:	81 e0       	ldi	r24, 0x01	; 1
    10a0:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0));
    10a4:	60 e0       	ldi	r22, 0x00	; 0
    10a6:	80 e8       	ldi	r24, 0x80	; 128
    10a8:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
}
    10ac:	00 00       	nop
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	08 95       	ret

000010b4 <row2>:

/*
Puts the cursor at the start of the second row
*/
void row2(void){
    10b4:	cf 93       	push	r28
    10b6:	df 93       	push	r29
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
	hd44780_wait_ready(true);
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	0e 94 31 03 	call	0x662	; 0x662 <hd44780_wait_ready>
	hd44780_outcmd(HD44780_DDADDR(0x40));
    10c2:	60 e0       	ldi	r22, 0x00	; 0
    10c4:	80 ec       	ldi	r24, 0xC0	; 192
    10c6:	0e 94 a1 01 	call	0x342	; 0x342 <hd44780_outbyte>
}
    10ca:	00 00       	nop
    10cc:	df 91       	pop	r29
    10ce:	cf 91       	pop	r28
    10d0:	08 95       	ret

000010d2 <__vector_14>:
volatile uint8_t on_time = 10;

void timer0_init();

ISR(TIMER0_COMPA_vect)
{
    10d2:	1f 92       	push	r1
    10d4:	0f 92       	push	r0
    10d6:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    10da:	0f 92       	push	r0
    10dc:	11 24       	eor	r1, r1
    10de:	2f 93       	push	r18
    10e0:	3f 93       	push	r19
    10e2:	4f 93       	push	r20
    10e4:	8f 93       	push	r24
    10e6:	9f 93       	push	r25
    10e8:	ef 93       	push	r30
    10ea:	ff 93       	push	r31
    10ec:	cf 93       	push	r28
    10ee:	df 93       	push	r29
    10f0:	cd b7       	in	r28, 0x3d	; 61
    10f2:	de b7       	in	r29, 0x3e	; 62
	static uint8_t is_high = 0;

	if (is_high) {
    10f4:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <is_high.2260>
    10f8:	88 23       	and	r24, r24
    10fa:	b1 f0       	breq	.+44     	; 0x1128 <__vector_14+0x56>
		// If the pin was high, set it low and adjust OCR0A for the remainder of the period
		PORTD &= ~(1 << 5);
    10fc:	8b e2       	ldi	r24, 0x2B	; 43
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	2b e2       	ldi	r18, 0x2B	; 43
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	f9 01       	movw	r30, r18
    1106:	20 81       	ld	r18, Z
    1108:	2f 7d       	andi	r18, 0xDF	; 223
    110a:	fc 01       	movw	r30, r24
    110c:	20 83       	st	Z, r18
		OCR0A = PWM_PERIOD - on_time;
    110e:	87 e4       	ldi	r24, 0x47	; 71
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <on_time>
    1116:	38 ee       	ldi	r19, 0xE8	; 232
    1118:	f3 2f       	mov	r31, r19
    111a:	f2 1b       	sub	r31, r18
    111c:	2f 2f       	mov	r18, r31
    111e:	fc 01       	movw	r30, r24
    1120:	20 83       	st	Z, r18
		is_high = 0;
    1122:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <is_high.2260>
		// If the pin was low, set it high and adjust OCR0A for the on_time
		PORTD |= (1 << 5);
		OCR0A = on_time;
		is_high = 1;
	}
}
    1126:	12 c0       	rjmp	.+36     	; 0x114c <__vector_14+0x7a>
		PORTD &= ~(1 << 5);
		OCR0A = PWM_PERIOD - on_time;
		is_high = 0;
		} else {
		// If the pin was low, set it high and adjust OCR0A for the on_time
		PORTD |= (1 << 5);
    1128:	8b e2       	ldi	r24, 0x2B	; 43
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	2b e2       	ldi	r18, 0x2B	; 43
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	f9 01       	movw	r30, r18
    1132:	20 81       	ld	r18, Z
    1134:	20 62       	ori	r18, 0x20	; 32
    1136:	fc 01       	movw	r30, r24
    1138:	20 83       	st	Z, r18
		OCR0A = on_time;
    113a:	87 e4       	ldi	r24, 0x47	; 71
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <on_time>
    1142:	fc 01       	movw	r30, r24
    1144:	20 83       	st	Z, r18
		is_high = 1;
    1146:	81 e0       	ldi	r24, 0x01	; 1
    1148:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <is_high.2260>
	}
}
    114c:	00 00       	nop
    114e:	df 91       	pop	r29
    1150:	cf 91       	pop	r28
    1152:	ff 91       	pop	r31
    1154:	ef 91       	pop	r30
    1156:	9f 91       	pop	r25
    1158:	8f 91       	pop	r24
    115a:	4f 91       	pop	r20
    115c:	3f 91       	pop	r19
    115e:	2f 91       	pop	r18
    1160:	0f 90       	pop	r0
    1162:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7f805f>
    1166:	0f 90       	pop	r0
    1168:	1f 90       	pop	r1
    116a:	18 95       	reti

0000116c <main>:

int main(void)
{
    116c:	cf 93       	push	r28
    116e:	df 93       	push	r29
    1170:	00 d0       	rcall	.+0      	; 0x1172 <main+0x6>
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
	stdout = &lcd_str; // redefines std output to output to LCD file output, that file is what writes to LCD
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	91 e0       	ldi	r25, 0x01	; 1
    117a:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <__iob+0x3>
    117e:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__iob+0x2>
    1182:	82 e0       	ldi	r24, 0x02	; 2
    1184:	89 83       	std	Y+1, r24	; 0x01
\note For device with XTAL Divide Control Register (XDIV), \c x can actually range
from 1 to 129. Thus, one does not need to use \c clock_div_t type as argument.
*/
void clock_prescale_set(clock_div_t __x)
{
    uint8_t __tmp = _BV(CLKPCE);
    1186:	80 e8       	ldi	r24, 0x80	; 128
    1188:	8a 83       	std	Y+2, r24	; 0x02
    __asm__ __volatile__ (
    118a:	8a 81       	ldd	r24, Y+2	; 0x02
    118c:	99 81       	ldd	r25, Y+1	; 0x01
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f8061>
    1196:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f8061>
    119a:	0f be       	out	0x3f, r0	; 63
	clock_prescale_set(2);

	lcd_init();
    119c:	0e 94 cc 07 	call	0xf98	; 0xf98 <lcd_init>
	printf("I GOT IT TO WORK");
    11a0:	8f e0       	ldi	r24, 0x0F	; 15
    11a2:	91 e0       	ldi	r25, 0x01	; 1
    11a4:	89 2f       	mov	r24, r25
    11a6:	8f 93       	push	r24
    11a8:	8f e0       	ldi	r24, 0x0F	; 15
    11aa:	91 e0       	ldi	r25, 0x01	; 1
    11ac:	8f 93       	push	r24
    11ae:	0e 94 0a 0b 	call	0x1614	; 0x1614 <printf>
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
	
	DDRD = DDRD | (1 << 5); // set PD5 as output
    11b6:	8a e2       	ldi	r24, 0x2A	; 42
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	2a e2       	ldi	r18, 0x2A	; 42
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	f9 01       	movw	r30, r18
    11c0:	20 81       	ld	r18, Z
    11c2:	20 62       	ori	r18, 0x20	; 32
    11c4:	fc 01       	movw	r30, r24
    11c6:	20 83       	st	Z, r18
	
	timer0_init();
    11c8:	0e 94 e7 08 	call	0x11ce	; 0x11ce <timer0_init>
	
	
    while (1) {

    }
    11cc:	ff cf       	rjmp	.-2      	; 0x11cc <main+0x60>

000011ce <timer0_init>:
	
}

void timer0_init() {
    11ce:	cf 93       	push	r28
    11d0:	df 93       	push	r29
    11d2:	cd b7       	in	r28, 0x3d	; 61
    11d4:	de b7       	in	r29, 0x3e	; 62
	// Set the timer to CTC mode (Clear Timer on Compare Match) (WGM01 = 1, WGM00 = 0)
	TCCR0A |= (1 << WGM01);
    11d6:	84 e4       	ldi	r24, 0x44	; 68
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	24 e4       	ldi	r18, 0x44	; 68
    11dc:	30 e0       	ldi	r19, 0x00	; 0
    11de:	f9 01       	movw	r30, r18
    11e0:	20 81       	ld	r18, Z
    11e2:	22 60       	ori	r18, 0x02	; 2
    11e4:	fc 01       	movw	r30, r24
    11e6:	20 83       	st	Z, r18
	
	// Set the pre-scaler to 1024 and start the timer
	TCCR0B |= (1 << CS02) | (1 << CS00);
    11e8:	85 e4       	ldi	r24, 0x45	; 69
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	25 e4       	ldi	r18, 0x45	; 69
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	f9 01       	movw	r30, r18
    11f2:	20 81       	ld	r18, Z
    11f4:	25 60       	ori	r18, 0x05	; 5
    11f6:	fc 01       	movw	r30, r24
    11f8:	20 83       	st	Z, r18

	// Enable Timer0 Output Compare Match A Interrupt
	TIMSK0 |= (1 << OCIE0A);
    11fa:	8e e6       	ldi	r24, 0x6E	; 110
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	2e e6       	ldi	r18, 0x6E	; 110
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	f9 01       	movw	r30, r18
    1204:	20 81       	ld	r18, Z
    1206:	22 60       	ori	r18, 0x02	; 2
    1208:	fc 01       	movw	r30, r24
    120a:	20 83       	st	Z, r18
	
	// Set OCR0A for the compare match value
	OCR0A = PWM_PERIOD;
    120c:	87 e4       	ldi	r24, 0x47	; 71
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	28 ee       	ldi	r18, 0xE8	; 232
    1212:	fc 01       	movw	r30, r24
    1214:	20 83       	st	Z, r18

	// Enable global interrupts
	sei();
    1216:	78 94       	sei
}
    1218:	00 00       	nop
    121a:	df 91       	pop	r29
    121c:	cf 91       	pop	r28
    121e:	08 95       	ret

00001220 <__subsf3>:
    1220:	50 58       	subi	r21, 0x80	; 128

00001222 <__addsf3>:
    1222:	bb 27       	eor	r27, r27
    1224:	aa 27       	eor	r26, r26
    1226:	0e 94 28 09 	call	0x1250	; 0x1250 <__addsf3x>
    122a:	0c 94 5e 0a 	jmp	0x14bc	; 0x14bc <__fp_round>
    122e:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <__fp_pscA>
    1232:	38 f0       	brcs	.+14     	; 0x1242 <__addsf3+0x20>
    1234:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__fp_pscB>
    1238:	20 f0       	brcs	.+8      	; 0x1242 <__addsf3+0x20>
    123a:	39 f4       	brne	.+14     	; 0x124a <__addsf3+0x28>
    123c:	9f 3f       	cpi	r25, 0xFF	; 255
    123e:	19 f4       	brne	.+6      	; 0x1246 <__addsf3+0x24>
    1240:	26 f4       	brtc	.+8      	; 0x124a <__addsf3+0x28>
    1242:	0c 94 4d 0a 	jmp	0x149a	; 0x149a <__fp_nan>
    1246:	0e f4       	brtc	.+2      	; 0x124a <__addsf3+0x28>
    1248:	e0 95       	com	r30
    124a:	e7 fb       	bst	r30, 7
    124c:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__fp_inf>

00001250 <__addsf3x>:
    1250:	e9 2f       	mov	r30, r25
    1252:	0e 94 6f 0a 	call	0x14de	; 0x14de <__fp_split3>
    1256:	58 f3       	brcs	.-42     	; 0x122e <__addsf3+0xc>
    1258:	ba 17       	cp	r27, r26
    125a:	62 07       	cpc	r22, r18
    125c:	73 07       	cpc	r23, r19
    125e:	84 07       	cpc	r24, r20
    1260:	95 07       	cpc	r25, r21
    1262:	20 f0       	brcs	.+8      	; 0x126c <__addsf3x+0x1c>
    1264:	79 f4       	brne	.+30     	; 0x1284 <__addsf3x+0x34>
    1266:	a6 f5       	brtc	.+104    	; 0x12d0 <__addsf3x+0x80>
    1268:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__fp_zero>
    126c:	0e f4       	brtc	.+2      	; 0x1270 <__addsf3x+0x20>
    126e:	e0 95       	com	r30
    1270:	0b 2e       	mov	r0, r27
    1272:	ba 2f       	mov	r27, r26
    1274:	a0 2d       	mov	r26, r0
    1276:	0b 01       	movw	r0, r22
    1278:	b9 01       	movw	r22, r18
    127a:	90 01       	movw	r18, r0
    127c:	0c 01       	movw	r0, r24
    127e:	ca 01       	movw	r24, r20
    1280:	a0 01       	movw	r20, r0
    1282:	11 24       	eor	r1, r1
    1284:	ff 27       	eor	r31, r31
    1286:	59 1b       	sub	r21, r25
    1288:	99 f0       	breq	.+38     	; 0x12b0 <__addsf3x+0x60>
    128a:	59 3f       	cpi	r21, 0xF9	; 249
    128c:	50 f4       	brcc	.+20     	; 0x12a2 <__addsf3x+0x52>
    128e:	50 3e       	cpi	r21, 0xE0	; 224
    1290:	68 f1       	brcs	.+90     	; 0x12ec <__addsf3x+0x9c>
    1292:	1a 16       	cp	r1, r26
    1294:	f0 40       	sbci	r31, 0x00	; 0
    1296:	a2 2f       	mov	r26, r18
    1298:	23 2f       	mov	r18, r19
    129a:	34 2f       	mov	r19, r20
    129c:	44 27       	eor	r20, r20
    129e:	58 5f       	subi	r21, 0xF8	; 248
    12a0:	f3 cf       	rjmp	.-26     	; 0x1288 <__addsf3x+0x38>
    12a2:	46 95       	lsr	r20
    12a4:	37 95       	ror	r19
    12a6:	27 95       	ror	r18
    12a8:	a7 95       	ror	r26
    12aa:	f0 40       	sbci	r31, 0x00	; 0
    12ac:	53 95       	inc	r21
    12ae:	c9 f7       	brne	.-14     	; 0x12a2 <__addsf3x+0x52>
    12b0:	7e f4       	brtc	.+30     	; 0x12d0 <__addsf3x+0x80>
    12b2:	1f 16       	cp	r1, r31
    12b4:	ba 0b       	sbc	r27, r26
    12b6:	62 0b       	sbc	r22, r18
    12b8:	73 0b       	sbc	r23, r19
    12ba:	84 0b       	sbc	r24, r20
    12bc:	ba f0       	brmi	.+46     	; 0x12ec <__addsf3x+0x9c>
    12be:	91 50       	subi	r25, 0x01	; 1
    12c0:	a1 f0       	breq	.+40     	; 0x12ea <__addsf3x+0x9a>
    12c2:	ff 0f       	add	r31, r31
    12c4:	bb 1f       	adc	r27, r27
    12c6:	66 1f       	adc	r22, r22
    12c8:	77 1f       	adc	r23, r23
    12ca:	88 1f       	adc	r24, r24
    12cc:	c2 f7       	brpl	.-16     	; 0x12be <__addsf3x+0x6e>
    12ce:	0e c0       	rjmp	.+28     	; 0x12ec <__addsf3x+0x9c>
    12d0:	ba 0f       	add	r27, r26
    12d2:	62 1f       	adc	r22, r18
    12d4:	73 1f       	adc	r23, r19
    12d6:	84 1f       	adc	r24, r20
    12d8:	48 f4       	brcc	.+18     	; 0x12ec <__addsf3x+0x9c>
    12da:	87 95       	ror	r24
    12dc:	77 95       	ror	r23
    12de:	67 95       	ror	r22
    12e0:	b7 95       	ror	r27
    12e2:	f7 95       	ror	r31
    12e4:	9e 3f       	cpi	r25, 0xFE	; 254
    12e6:	08 f0       	brcs	.+2      	; 0x12ea <__addsf3x+0x9a>
    12e8:	b0 cf       	rjmp	.-160    	; 0x124a <__addsf3+0x28>
    12ea:	93 95       	inc	r25
    12ec:	88 0f       	add	r24, r24
    12ee:	08 f0       	brcs	.+2      	; 0x12f2 <__addsf3x+0xa2>
    12f0:	99 27       	eor	r25, r25
    12f2:	ee 0f       	add	r30, r30
    12f4:	97 95       	ror	r25
    12f6:	87 95       	ror	r24
    12f8:	08 95       	ret

000012fa <__cmpsf2>:
    12fa:	0e 94 23 0a 	call	0x1446	; 0x1446 <__fp_cmp>
    12fe:	08 f4       	brcc	.+2      	; 0x1302 <__cmpsf2+0x8>
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	08 95       	ret

00001304 <__divsf3>:
    1304:	0e 94 96 09 	call	0x132c	; 0x132c <__divsf3x>
    1308:	0c 94 5e 0a 	jmp	0x14bc	; 0x14bc <__fp_round>
    130c:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__fp_pscB>
    1310:	58 f0       	brcs	.+22     	; 0x1328 <__divsf3+0x24>
    1312:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <__fp_pscA>
    1316:	40 f0       	brcs	.+16     	; 0x1328 <__divsf3+0x24>
    1318:	29 f4       	brne	.+10     	; 0x1324 <__divsf3+0x20>
    131a:	5f 3f       	cpi	r21, 0xFF	; 255
    131c:	29 f0       	breq	.+10     	; 0x1328 <__divsf3+0x24>
    131e:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__fp_inf>
    1322:	51 11       	cpse	r21, r1
    1324:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_szero>
    1328:	0c 94 4d 0a 	jmp	0x149a	; 0x149a <__fp_nan>

0000132c <__divsf3x>:
    132c:	0e 94 6f 0a 	call	0x14de	; 0x14de <__fp_split3>
    1330:	68 f3       	brcs	.-38     	; 0x130c <__divsf3+0x8>

00001332 <__divsf3_pse>:
    1332:	99 23       	and	r25, r25
    1334:	b1 f3       	breq	.-20     	; 0x1322 <__divsf3+0x1e>
    1336:	55 23       	and	r21, r21
    1338:	91 f3       	breq	.-28     	; 0x131e <__divsf3+0x1a>
    133a:	95 1b       	sub	r25, r21
    133c:	55 0b       	sbc	r21, r21
    133e:	bb 27       	eor	r27, r27
    1340:	aa 27       	eor	r26, r26
    1342:	62 17       	cp	r22, r18
    1344:	73 07       	cpc	r23, r19
    1346:	84 07       	cpc	r24, r20
    1348:	38 f0       	brcs	.+14     	; 0x1358 <__divsf3_pse+0x26>
    134a:	9f 5f       	subi	r25, 0xFF	; 255
    134c:	5f 4f       	sbci	r21, 0xFF	; 255
    134e:	22 0f       	add	r18, r18
    1350:	33 1f       	adc	r19, r19
    1352:	44 1f       	adc	r20, r20
    1354:	aa 1f       	adc	r26, r26
    1356:	a9 f3       	breq	.-22     	; 0x1342 <__divsf3_pse+0x10>
    1358:	35 d0       	rcall	.+106    	; 0x13c4 <__divsf3_pse+0x92>
    135a:	0e 2e       	mov	r0, r30
    135c:	3a f0       	brmi	.+14     	; 0x136c <__divsf3_pse+0x3a>
    135e:	e0 e8       	ldi	r30, 0x80	; 128
    1360:	32 d0       	rcall	.+100    	; 0x13c6 <__divsf3_pse+0x94>
    1362:	91 50       	subi	r25, 0x01	; 1
    1364:	50 40       	sbci	r21, 0x00	; 0
    1366:	e6 95       	lsr	r30
    1368:	00 1c       	adc	r0, r0
    136a:	ca f7       	brpl	.-14     	; 0x135e <__divsf3_pse+0x2c>
    136c:	2b d0       	rcall	.+86     	; 0x13c4 <__divsf3_pse+0x92>
    136e:	fe 2f       	mov	r31, r30
    1370:	29 d0       	rcall	.+82     	; 0x13c4 <__divsf3_pse+0x92>
    1372:	66 0f       	add	r22, r22
    1374:	77 1f       	adc	r23, r23
    1376:	88 1f       	adc	r24, r24
    1378:	bb 1f       	adc	r27, r27
    137a:	26 17       	cp	r18, r22
    137c:	37 07       	cpc	r19, r23
    137e:	48 07       	cpc	r20, r24
    1380:	ab 07       	cpc	r26, r27
    1382:	b0 e8       	ldi	r27, 0x80	; 128
    1384:	09 f0       	breq	.+2      	; 0x1388 <__divsf3_pse+0x56>
    1386:	bb 0b       	sbc	r27, r27
    1388:	80 2d       	mov	r24, r0
    138a:	bf 01       	movw	r22, r30
    138c:	ff 27       	eor	r31, r31
    138e:	93 58       	subi	r25, 0x83	; 131
    1390:	5f 4f       	sbci	r21, 0xFF	; 255
    1392:	3a f0       	brmi	.+14     	; 0x13a2 <__divsf3_pse+0x70>
    1394:	9e 3f       	cpi	r25, 0xFE	; 254
    1396:	51 05       	cpc	r21, r1
    1398:	78 f0       	brcs	.+30     	; 0x13b8 <__divsf3_pse+0x86>
    139a:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__fp_inf>
    139e:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_szero>
    13a2:	5f 3f       	cpi	r21, 0xFF	; 255
    13a4:	e4 f3       	brlt	.-8      	; 0x139e <__divsf3_pse+0x6c>
    13a6:	98 3e       	cpi	r25, 0xE8	; 232
    13a8:	d4 f3       	brlt	.-12     	; 0x139e <__divsf3_pse+0x6c>
    13aa:	86 95       	lsr	r24
    13ac:	77 95       	ror	r23
    13ae:	67 95       	ror	r22
    13b0:	b7 95       	ror	r27
    13b2:	f7 95       	ror	r31
    13b4:	9f 5f       	subi	r25, 0xFF	; 255
    13b6:	c9 f7       	brne	.-14     	; 0x13aa <__divsf3_pse+0x78>
    13b8:	88 0f       	add	r24, r24
    13ba:	91 1d       	adc	r25, r1
    13bc:	96 95       	lsr	r25
    13be:	87 95       	ror	r24
    13c0:	97 f9       	bld	r25, 7
    13c2:	08 95       	ret
    13c4:	e1 e0       	ldi	r30, 0x01	; 1
    13c6:	66 0f       	add	r22, r22
    13c8:	77 1f       	adc	r23, r23
    13ca:	88 1f       	adc	r24, r24
    13cc:	bb 1f       	adc	r27, r27
    13ce:	62 17       	cp	r22, r18
    13d0:	73 07       	cpc	r23, r19
    13d2:	84 07       	cpc	r24, r20
    13d4:	ba 07       	cpc	r27, r26
    13d6:	20 f0       	brcs	.+8      	; 0x13e0 <__divsf3_pse+0xae>
    13d8:	62 1b       	sub	r22, r18
    13da:	73 0b       	sbc	r23, r19
    13dc:	84 0b       	sbc	r24, r20
    13de:	ba 0b       	sbc	r27, r26
    13e0:	ee 1f       	adc	r30, r30
    13e2:	88 f7       	brcc	.-30     	; 0x13c6 <__divsf3_pse+0x94>
    13e4:	e0 95       	com	r30
    13e6:	08 95       	ret

000013e8 <__fixunssfsi>:
    13e8:	0e 94 77 0a 	call	0x14ee	; 0x14ee <__fp_splitA>
    13ec:	88 f0       	brcs	.+34     	; 0x1410 <__fixunssfsi+0x28>
    13ee:	9f 57       	subi	r25, 0x7F	; 127
    13f0:	98 f0       	brcs	.+38     	; 0x1418 <__fixunssfsi+0x30>
    13f2:	b9 2f       	mov	r27, r25
    13f4:	99 27       	eor	r25, r25
    13f6:	b7 51       	subi	r27, 0x17	; 23
    13f8:	b0 f0       	brcs	.+44     	; 0x1426 <__fixunssfsi+0x3e>
    13fa:	e1 f0       	breq	.+56     	; 0x1434 <__fixunssfsi+0x4c>
    13fc:	66 0f       	add	r22, r22
    13fe:	77 1f       	adc	r23, r23
    1400:	88 1f       	adc	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	1a f0       	brmi	.+6      	; 0x140c <__fixunssfsi+0x24>
    1406:	ba 95       	dec	r27
    1408:	c9 f7       	brne	.-14     	; 0x13fc <__fixunssfsi+0x14>
    140a:	14 c0       	rjmp	.+40     	; 0x1434 <__fixunssfsi+0x4c>
    140c:	b1 30       	cpi	r27, 0x01	; 1
    140e:	91 f0       	breq	.+36     	; 0x1434 <__fixunssfsi+0x4c>
    1410:	0e 94 91 0a 	call	0x1522	; 0x1522 <__fp_zero>
    1414:	b1 e0       	ldi	r27, 0x01	; 1
    1416:	08 95       	ret
    1418:	0c 94 91 0a 	jmp	0x1522	; 0x1522 <__fp_zero>
    141c:	67 2f       	mov	r22, r23
    141e:	78 2f       	mov	r23, r24
    1420:	88 27       	eor	r24, r24
    1422:	b8 5f       	subi	r27, 0xF8	; 248
    1424:	39 f0       	breq	.+14     	; 0x1434 <__fixunssfsi+0x4c>
    1426:	b9 3f       	cpi	r27, 0xF9	; 249
    1428:	cc f3       	brlt	.-14     	; 0x141c <__fixunssfsi+0x34>
    142a:	86 95       	lsr	r24
    142c:	77 95       	ror	r23
    142e:	67 95       	ror	r22
    1430:	b3 95       	inc	r27
    1432:	d9 f7       	brne	.-10     	; 0x142a <__fixunssfsi+0x42>
    1434:	3e f4       	brtc	.+14     	; 0x1444 <__fixunssfsi+0x5c>
    1436:	90 95       	com	r25
    1438:	80 95       	com	r24
    143a:	70 95       	com	r23
    143c:	61 95       	neg	r22
    143e:	7f 4f       	sbci	r23, 0xFF	; 255
    1440:	8f 4f       	sbci	r24, 0xFF	; 255
    1442:	9f 4f       	sbci	r25, 0xFF	; 255
    1444:	08 95       	ret

00001446 <__fp_cmp>:
    1446:	99 0f       	add	r25, r25
    1448:	00 08       	sbc	r0, r0
    144a:	55 0f       	add	r21, r21
    144c:	aa 0b       	sbc	r26, r26
    144e:	e0 e8       	ldi	r30, 0x80	; 128
    1450:	fe ef       	ldi	r31, 0xFE	; 254
    1452:	16 16       	cp	r1, r22
    1454:	17 06       	cpc	r1, r23
    1456:	e8 07       	cpc	r30, r24
    1458:	f9 07       	cpc	r31, r25
    145a:	c0 f0       	brcs	.+48     	; 0x148c <__fp_cmp+0x46>
    145c:	12 16       	cp	r1, r18
    145e:	13 06       	cpc	r1, r19
    1460:	e4 07       	cpc	r30, r20
    1462:	f5 07       	cpc	r31, r21
    1464:	98 f0       	brcs	.+38     	; 0x148c <__fp_cmp+0x46>
    1466:	62 1b       	sub	r22, r18
    1468:	73 0b       	sbc	r23, r19
    146a:	84 0b       	sbc	r24, r20
    146c:	95 0b       	sbc	r25, r21
    146e:	39 f4       	brne	.+14     	; 0x147e <__fp_cmp+0x38>
    1470:	0a 26       	eor	r0, r26
    1472:	61 f0       	breq	.+24     	; 0x148c <__fp_cmp+0x46>
    1474:	23 2b       	or	r18, r19
    1476:	24 2b       	or	r18, r20
    1478:	25 2b       	or	r18, r21
    147a:	21 f4       	brne	.+8      	; 0x1484 <__fp_cmp+0x3e>
    147c:	08 95       	ret
    147e:	0a 26       	eor	r0, r26
    1480:	09 f4       	brne	.+2      	; 0x1484 <__fp_cmp+0x3e>
    1482:	a1 40       	sbci	r26, 0x01	; 1
    1484:	a6 95       	lsr	r26
    1486:	8f ef       	ldi	r24, 0xFF	; 255
    1488:	81 1d       	adc	r24, r1
    148a:	81 1d       	adc	r24, r1
    148c:	08 95       	ret

0000148e <__fp_inf>:
    148e:	97 f9       	bld	r25, 7
    1490:	9f 67       	ori	r25, 0x7F	; 127
    1492:	80 e8       	ldi	r24, 0x80	; 128
    1494:	70 e0       	ldi	r23, 0x00	; 0
    1496:	60 e0       	ldi	r22, 0x00	; 0
    1498:	08 95       	ret

0000149a <__fp_nan>:
    149a:	9f ef       	ldi	r25, 0xFF	; 255
    149c:	80 ec       	ldi	r24, 0xC0	; 192
    149e:	08 95       	ret

000014a0 <__fp_pscA>:
    14a0:	00 24       	eor	r0, r0
    14a2:	0a 94       	dec	r0
    14a4:	16 16       	cp	r1, r22
    14a6:	17 06       	cpc	r1, r23
    14a8:	18 06       	cpc	r1, r24
    14aa:	09 06       	cpc	r0, r25
    14ac:	08 95       	ret

000014ae <__fp_pscB>:
    14ae:	00 24       	eor	r0, r0
    14b0:	0a 94       	dec	r0
    14b2:	12 16       	cp	r1, r18
    14b4:	13 06       	cpc	r1, r19
    14b6:	14 06       	cpc	r1, r20
    14b8:	05 06       	cpc	r0, r21
    14ba:	08 95       	ret

000014bc <__fp_round>:
    14bc:	09 2e       	mov	r0, r25
    14be:	03 94       	inc	r0
    14c0:	00 0c       	add	r0, r0
    14c2:	11 f4       	brne	.+4      	; 0x14c8 <__fp_round+0xc>
    14c4:	88 23       	and	r24, r24
    14c6:	52 f0       	brmi	.+20     	; 0x14dc <__fp_round+0x20>
    14c8:	bb 0f       	add	r27, r27
    14ca:	40 f4       	brcc	.+16     	; 0x14dc <__fp_round+0x20>
    14cc:	bf 2b       	or	r27, r31
    14ce:	11 f4       	brne	.+4      	; 0x14d4 <__fp_round+0x18>
    14d0:	60 ff       	sbrs	r22, 0
    14d2:	04 c0       	rjmp	.+8      	; 0x14dc <__fp_round+0x20>
    14d4:	6f 5f       	subi	r22, 0xFF	; 255
    14d6:	7f 4f       	sbci	r23, 0xFF	; 255
    14d8:	8f 4f       	sbci	r24, 0xFF	; 255
    14da:	9f 4f       	sbci	r25, 0xFF	; 255
    14dc:	08 95       	ret

000014de <__fp_split3>:
    14de:	57 fd       	sbrc	r21, 7
    14e0:	90 58       	subi	r25, 0x80	; 128
    14e2:	44 0f       	add	r20, r20
    14e4:	55 1f       	adc	r21, r21
    14e6:	59 f0       	breq	.+22     	; 0x14fe <__fp_splitA+0x10>
    14e8:	5f 3f       	cpi	r21, 0xFF	; 255
    14ea:	71 f0       	breq	.+28     	; 0x1508 <__fp_splitA+0x1a>
    14ec:	47 95       	ror	r20

000014ee <__fp_splitA>:
    14ee:	88 0f       	add	r24, r24
    14f0:	97 fb       	bst	r25, 7
    14f2:	99 1f       	adc	r25, r25
    14f4:	61 f0       	breq	.+24     	; 0x150e <__fp_splitA+0x20>
    14f6:	9f 3f       	cpi	r25, 0xFF	; 255
    14f8:	79 f0       	breq	.+30     	; 0x1518 <__fp_splitA+0x2a>
    14fa:	87 95       	ror	r24
    14fc:	08 95       	ret
    14fe:	12 16       	cp	r1, r18
    1500:	13 06       	cpc	r1, r19
    1502:	14 06       	cpc	r1, r20
    1504:	55 1f       	adc	r21, r21
    1506:	f2 cf       	rjmp	.-28     	; 0x14ec <__fp_split3+0xe>
    1508:	46 95       	lsr	r20
    150a:	f1 df       	rcall	.-30     	; 0x14ee <__fp_splitA>
    150c:	08 c0       	rjmp	.+16     	; 0x151e <__fp_splitA+0x30>
    150e:	16 16       	cp	r1, r22
    1510:	17 06       	cpc	r1, r23
    1512:	18 06       	cpc	r1, r24
    1514:	99 1f       	adc	r25, r25
    1516:	f1 cf       	rjmp	.-30     	; 0x14fa <__fp_splitA+0xc>
    1518:	86 95       	lsr	r24
    151a:	71 05       	cpc	r23, r1
    151c:	61 05       	cpc	r22, r1
    151e:	08 94       	sec
    1520:	08 95       	ret

00001522 <__fp_zero>:
    1522:	e8 94       	clt

00001524 <__fp_szero>:
    1524:	bb 27       	eor	r27, r27
    1526:	66 27       	eor	r22, r22
    1528:	77 27       	eor	r23, r23
    152a:	cb 01       	movw	r24, r22
    152c:	97 f9       	bld	r25, 7
    152e:	08 95       	ret

00001530 <__gesf2>:
    1530:	0e 94 23 0a 	call	0x1446	; 0x1446 <__fp_cmp>
    1534:	08 f4       	brcc	.+2      	; 0x1538 <__gesf2+0x8>
    1536:	8f ef       	ldi	r24, 0xFF	; 255
    1538:	08 95       	ret

0000153a <__mulsf3>:
    153a:	0e 94 b0 0a 	call	0x1560	; 0x1560 <__mulsf3x>
    153e:	0c 94 5e 0a 	jmp	0x14bc	; 0x14bc <__fp_round>
    1542:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <__fp_pscA>
    1546:	38 f0       	brcs	.+14     	; 0x1556 <__mulsf3+0x1c>
    1548:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__fp_pscB>
    154c:	20 f0       	brcs	.+8      	; 0x1556 <__mulsf3+0x1c>
    154e:	95 23       	and	r25, r21
    1550:	11 f0       	breq	.+4      	; 0x1556 <__mulsf3+0x1c>
    1552:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__fp_inf>
    1556:	0c 94 4d 0a 	jmp	0x149a	; 0x149a <__fp_nan>
    155a:	11 24       	eor	r1, r1
    155c:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_szero>

00001560 <__mulsf3x>:
    1560:	0e 94 6f 0a 	call	0x14de	; 0x14de <__fp_split3>
    1564:	70 f3       	brcs	.-36     	; 0x1542 <__mulsf3+0x8>

00001566 <__mulsf3_pse>:
    1566:	95 9f       	mul	r25, r21
    1568:	c1 f3       	breq	.-16     	; 0x155a <__mulsf3+0x20>
    156a:	95 0f       	add	r25, r21
    156c:	50 e0       	ldi	r21, 0x00	; 0
    156e:	55 1f       	adc	r21, r21
    1570:	62 9f       	mul	r22, r18
    1572:	f0 01       	movw	r30, r0
    1574:	72 9f       	mul	r23, r18
    1576:	bb 27       	eor	r27, r27
    1578:	f0 0d       	add	r31, r0
    157a:	b1 1d       	adc	r27, r1
    157c:	63 9f       	mul	r22, r19
    157e:	aa 27       	eor	r26, r26
    1580:	f0 0d       	add	r31, r0
    1582:	b1 1d       	adc	r27, r1
    1584:	aa 1f       	adc	r26, r26
    1586:	64 9f       	mul	r22, r20
    1588:	66 27       	eor	r22, r22
    158a:	b0 0d       	add	r27, r0
    158c:	a1 1d       	adc	r26, r1
    158e:	66 1f       	adc	r22, r22
    1590:	82 9f       	mul	r24, r18
    1592:	22 27       	eor	r18, r18
    1594:	b0 0d       	add	r27, r0
    1596:	a1 1d       	adc	r26, r1
    1598:	62 1f       	adc	r22, r18
    159a:	73 9f       	mul	r23, r19
    159c:	b0 0d       	add	r27, r0
    159e:	a1 1d       	adc	r26, r1
    15a0:	62 1f       	adc	r22, r18
    15a2:	83 9f       	mul	r24, r19
    15a4:	a0 0d       	add	r26, r0
    15a6:	61 1d       	adc	r22, r1
    15a8:	22 1f       	adc	r18, r18
    15aa:	74 9f       	mul	r23, r20
    15ac:	33 27       	eor	r19, r19
    15ae:	a0 0d       	add	r26, r0
    15b0:	61 1d       	adc	r22, r1
    15b2:	23 1f       	adc	r18, r19
    15b4:	84 9f       	mul	r24, r20
    15b6:	60 0d       	add	r22, r0
    15b8:	21 1d       	adc	r18, r1
    15ba:	82 2f       	mov	r24, r18
    15bc:	76 2f       	mov	r23, r22
    15be:	6a 2f       	mov	r22, r26
    15c0:	11 24       	eor	r1, r1
    15c2:	9f 57       	subi	r25, 0x7F	; 127
    15c4:	50 40       	sbci	r21, 0x00	; 0
    15c6:	9a f0       	brmi	.+38     	; 0x15ee <__mulsf3_pse+0x88>
    15c8:	f1 f0       	breq	.+60     	; 0x1606 <__mulsf3_pse+0xa0>
    15ca:	88 23       	and	r24, r24
    15cc:	4a f0       	brmi	.+18     	; 0x15e0 <__mulsf3_pse+0x7a>
    15ce:	ee 0f       	add	r30, r30
    15d0:	ff 1f       	adc	r31, r31
    15d2:	bb 1f       	adc	r27, r27
    15d4:	66 1f       	adc	r22, r22
    15d6:	77 1f       	adc	r23, r23
    15d8:	88 1f       	adc	r24, r24
    15da:	91 50       	subi	r25, 0x01	; 1
    15dc:	50 40       	sbci	r21, 0x00	; 0
    15de:	a9 f7       	brne	.-22     	; 0x15ca <__mulsf3_pse+0x64>
    15e0:	9e 3f       	cpi	r25, 0xFE	; 254
    15e2:	51 05       	cpc	r21, r1
    15e4:	80 f0       	brcs	.+32     	; 0x1606 <__mulsf3_pse+0xa0>
    15e6:	0c 94 47 0a 	jmp	0x148e	; 0x148e <__fp_inf>
    15ea:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_szero>
    15ee:	5f 3f       	cpi	r21, 0xFF	; 255
    15f0:	e4 f3       	brlt	.-8      	; 0x15ea <__mulsf3_pse+0x84>
    15f2:	98 3e       	cpi	r25, 0xE8	; 232
    15f4:	d4 f3       	brlt	.-12     	; 0x15ea <__mulsf3_pse+0x84>
    15f6:	86 95       	lsr	r24
    15f8:	77 95       	ror	r23
    15fa:	67 95       	ror	r22
    15fc:	b7 95       	ror	r27
    15fe:	f7 95       	ror	r31
    1600:	e7 95       	ror	r30
    1602:	9f 5f       	subi	r25, 0xFF	; 255
    1604:	c1 f7       	brne	.-16     	; 0x15f6 <__mulsf3_pse+0x90>
    1606:	fe 2b       	or	r31, r30
    1608:	88 0f       	add	r24, r24
    160a:	91 1d       	adc	r25, r1
    160c:	96 95       	lsr	r25
    160e:	87 95       	ror	r24
    1610:	97 f9       	bld	r25, 7
    1612:	08 95       	ret

00001614 <printf>:
    1614:	a0 e0       	ldi	r26, 0x00	; 0
    1616:	b0 e0       	ldi	r27, 0x00	; 0
    1618:	e0 e1       	ldi	r30, 0x10	; 16
    161a:	fb e0       	ldi	r31, 0x0B	; 11
    161c:	0c 94 c1 0d 	jmp	0x1b82	; 0x1b82 <__prologue_saves__+0x20>
    1620:	ae 01       	movw	r20, r28
    1622:	4b 5f       	subi	r20, 0xFB	; 251
    1624:	5f 4f       	sbci	r21, 0xFF	; 255
    1626:	fa 01       	movw	r30, r20
    1628:	61 91       	ld	r22, Z+
    162a:	71 91       	ld	r23, Z+
    162c:	af 01       	movw	r20, r30
    162e:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__iob+0x2>
    1632:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <__iob+0x3>
    1636:	0e 94 20 0b 	call	0x1640	; 0x1640 <vfprintf>
    163a:	e2 e0       	ldi	r30, 0x02	; 2
    163c:	0c 94 dd 0d 	jmp	0x1bba	; 0x1bba <__epilogue_restores__+0x20>

00001640 <vfprintf>:
    1640:	ab e0       	ldi	r26, 0x0B	; 11
    1642:	b0 e0       	ldi	r27, 0x00	; 0
    1644:	e6 e2       	ldi	r30, 0x26	; 38
    1646:	fb e0       	ldi	r31, 0x0B	; 11
    1648:	0c 94 b1 0d 	jmp	0x1b62	; 0x1b62 <__prologue_saves__>
    164c:	6c 01       	movw	r12, r24
    164e:	7b 01       	movw	r14, r22
    1650:	8a 01       	movw	r16, r20
    1652:	fc 01       	movw	r30, r24
    1654:	17 82       	std	Z+7, r1	; 0x07
    1656:	16 82       	std	Z+6, r1	; 0x06
    1658:	83 81       	ldd	r24, Z+3	; 0x03
    165a:	81 ff       	sbrs	r24, 1
    165c:	cc c1       	rjmp	.+920    	; 0x19f6 <vfprintf+0x3b6>
    165e:	ce 01       	movw	r24, r28
    1660:	01 96       	adiw	r24, 0x01	; 1
    1662:	3c 01       	movw	r6, r24
    1664:	f6 01       	movw	r30, r12
    1666:	93 81       	ldd	r25, Z+3	; 0x03
    1668:	f7 01       	movw	r30, r14
    166a:	93 fd       	sbrc	r25, 3
    166c:	85 91       	lpm	r24, Z+
    166e:	93 ff       	sbrs	r25, 3
    1670:	81 91       	ld	r24, Z+
    1672:	7f 01       	movw	r14, r30
    1674:	88 23       	and	r24, r24
    1676:	09 f4       	brne	.+2      	; 0x167a <vfprintf+0x3a>
    1678:	ba c1       	rjmp	.+884    	; 0x19ee <vfprintf+0x3ae>
    167a:	85 32       	cpi	r24, 0x25	; 37
    167c:	39 f4       	brne	.+14     	; 0x168c <vfprintf+0x4c>
    167e:	93 fd       	sbrc	r25, 3
    1680:	85 91       	lpm	r24, Z+
    1682:	93 ff       	sbrs	r25, 3
    1684:	81 91       	ld	r24, Z+
    1686:	7f 01       	movw	r14, r30
    1688:	85 32       	cpi	r24, 0x25	; 37
    168a:	29 f4       	brne	.+10     	; 0x1696 <vfprintf+0x56>
    168c:	b6 01       	movw	r22, r12
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    1694:	e7 cf       	rjmp	.-50     	; 0x1664 <vfprintf+0x24>
    1696:	91 2c       	mov	r9, r1
    1698:	21 2c       	mov	r2, r1
    169a:	31 2c       	mov	r3, r1
    169c:	ff e1       	ldi	r31, 0x1F	; 31
    169e:	f3 15       	cp	r31, r3
    16a0:	d8 f0       	brcs	.+54     	; 0x16d8 <vfprintf+0x98>
    16a2:	8b 32       	cpi	r24, 0x2B	; 43
    16a4:	79 f0       	breq	.+30     	; 0x16c4 <vfprintf+0x84>
    16a6:	38 f4       	brcc	.+14     	; 0x16b6 <vfprintf+0x76>
    16a8:	80 32       	cpi	r24, 0x20	; 32
    16aa:	79 f0       	breq	.+30     	; 0x16ca <vfprintf+0x8a>
    16ac:	83 32       	cpi	r24, 0x23	; 35
    16ae:	a1 f4       	brne	.+40     	; 0x16d8 <vfprintf+0x98>
    16b0:	23 2d       	mov	r18, r3
    16b2:	20 61       	ori	r18, 0x10	; 16
    16b4:	1d c0       	rjmp	.+58     	; 0x16f0 <vfprintf+0xb0>
    16b6:	8d 32       	cpi	r24, 0x2D	; 45
    16b8:	61 f0       	breq	.+24     	; 0x16d2 <vfprintf+0x92>
    16ba:	80 33       	cpi	r24, 0x30	; 48
    16bc:	69 f4       	brne	.+26     	; 0x16d8 <vfprintf+0x98>
    16be:	23 2d       	mov	r18, r3
    16c0:	21 60       	ori	r18, 0x01	; 1
    16c2:	16 c0       	rjmp	.+44     	; 0x16f0 <vfprintf+0xb0>
    16c4:	83 2d       	mov	r24, r3
    16c6:	82 60       	ori	r24, 0x02	; 2
    16c8:	38 2e       	mov	r3, r24
    16ca:	e3 2d       	mov	r30, r3
    16cc:	e4 60       	ori	r30, 0x04	; 4
    16ce:	3e 2e       	mov	r3, r30
    16d0:	2a c0       	rjmp	.+84     	; 0x1726 <vfprintf+0xe6>
    16d2:	f3 2d       	mov	r31, r3
    16d4:	f8 60       	ori	r31, 0x08	; 8
    16d6:	1d c0       	rjmp	.+58     	; 0x1712 <vfprintf+0xd2>
    16d8:	37 fc       	sbrc	r3, 7
    16da:	2d c0       	rjmp	.+90     	; 0x1736 <vfprintf+0xf6>
    16dc:	20 ed       	ldi	r18, 0xD0	; 208
    16de:	28 0f       	add	r18, r24
    16e0:	2a 30       	cpi	r18, 0x0A	; 10
    16e2:	40 f0       	brcs	.+16     	; 0x16f4 <vfprintf+0xb4>
    16e4:	8e 32       	cpi	r24, 0x2E	; 46
    16e6:	b9 f4       	brne	.+46     	; 0x1716 <vfprintf+0xd6>
    16e8:	36 fc       	sbrc	r3, 6
    16ea:	81 c1       	rjmp	.+770    	; 0x19ee <vfprintf+0x3ae>
    16ec:	23 2d       	mov	r18, r3
    16ee:	20 64       	ori	r18, 0x40	; 64
    16f0:	32 2e       	mov	r3, r18
    16f2:	19 c0       	rjmp	.+50     	; 0x1726 <vfprintf+0xe6>
    16f4:	36 fe       	sbrs	r3, 6
    16f6:	06 c0       	rjmp	.+12     	; 0x1704 <vfprintf+0xc4>
    16f8:	8a e0       	ldi	r24, 0x0A	; 10
    16fa:	98 9e       	mul	r9, r24
    16fc:	20 0d       	add	r18, r0
    16fe:	11 24       	eor	r1, r1
    1700:	92 2e       	mov	r9, r18
    1702:	11 c0       	rjmp	.+34     	; 0x1726 <vfprintf+0xe6>
    1704:	ea e0       	ldi	r30, 0x0A	; 10
    1706:	2e 9e       	mul	r2, r30
    1708:	20 0d       	add	r18, r0
    170a:	11 24       	eor	r1, r1
    170c:	22 2e       	mov	r2, r18
    170e:	f3 2d       	mov	r31, r3
    1710:	f0 62       	ori	r31, 0x20	; 32
    1712:	3f 2e       	mov	r3, r31
    1714:	08 c0       	rjmp	.+16     	; 0x1726 <vfprintf+0xe6>
    1716:	8c 36       	cpi	r24, 0x6C	; 108
    1718:	21 f4       	brne	.+8      	; 0x1722 <vfprintf+0xe2>
    171a:	83 2d       	mov	r24, r3
    171c:	80 68       	ori	r24, 0x80	; 128
    171e:	38 2e       	mov	r3, r24
    1720:	02 c0       	rjmp	.+4      	; 0x1726 <vfprintf+0xe6>
    1722:	88 36       	cpi	r24, 0x68	; 104
    1724:	41 f4       	brne	.+16     	; 0x1736 <vfprintf+0xf6>
    1726:	f7 01       	movw	r30, r14
    1728:	93 fd       	sbrc	r25, 3
    172a:	85 91       	lpm	r24, Z+
    172c:	93 ff       	sbrs	r25, 3
    172e:	81 91       	ld	r24, Z+
    1730:	7f 01       	movw	r14, r30
    1732:	81 11       	cpse	r24, r1
    1734:	b3 cf       	rjmp	.-154    	; 0x169c <vfprintf+0x5c>
    1736:	98 2f       	mov	r25, r24
    1738:	9f 7d       	andi	r25, 0xDF	; 223
    173a:	95 54       	subi	r25, 0x45	; 69
    173c:	93 30       	cpi	r25, 0x03	; 3
    173e:	28 f4       	brcc	.+10     	; 0x174a <vfprintf+0x10a>
    1740:	0c 5f       	subi	r16, 0xFC	; 252
    1742:	1f 4f       	sbci	r17, 0xFF	; 255
    1744:	9f e3       	ldi	r25, 0x3F	; 63
    1746:	99 83       	std	Y+1, r25	; 0x01
    1748:	0d c0       	rjmp	.+26     	; 0x1764 <vfprintf+0x124>
    174a:	83 36       	cpi	r24, 0x63	; 99
    174c:	31 f0       	breq	.+12     	; 0x175a <vfprintf+0x11a>
    174e:	83 37       	cpi	r24, 0x73	; 115
    1750:	71 f0       	breq	.+28     	; 0x176e <vfprintf+0x12e>
    1752:	83 35       	cpi	r24, 0x53	; 83
    1754:	09 f0       	breq	.+2      	; 0x1758 <vfprintf+0x118>
    1756:	59 c0       	rjmp	.+178    	; 0x180a <vfprintf+0x1ca>
    1758:	21 c0       	rjmp	.+66     	; 0x179c <vfprintf+0x15c>
    175a:	f8 01       	movw	r30, r16
    175c:	80 81       	ld	r24, Z
    175e:	89 83       	std	Y+1, r24	; 0x01
    1760:	0e 5f       	subi	r16, 0xFE	; 254
    1762:	1f 4f       	sbci	r17, 0xFF	; 255
    1764:	88 24       	eor	r8, r8
    1766:	83 94       	inc	r8
    1768:	91 2c       	mov	r9, r1
    176a:	53 01       	movw	r10, r6
    176c:	13 c0       	rjmp	.+38     	; 0x1794 <vfprintf+0x154>
    176e:	28 01       	movw	r4, r16
    1770:	f2 e0       	ldi	r31, 0x02	; 2
    1772:	4f 0e       	add	r4, r31
    1774:	51 1c       	adc	r5, r1
    1776:	f8 01       	movw	r30, r16
    1778:	a0 80       	ld	r10, Z
    177a:	b1 80       	ldd	r11, Z+1	; 0x01
    177c:	36 fe       	sbrs	r3, 6
    177e:	03 c0       	rjmp	.+6      	; 0x1786 <vfprintf+0x146>
    1780:	69 2d       	mov	r22, r9
    1782:	70 e0       	ldi	r23, 0x00	; 0
    1784:	02 c0       	rjmp	.+4      	; 0x178a <vfprintf+0x14a>
    1786:	6f ef       	ldi	r22, 0xFF	; 255
    1788:	7f ef       	ldi	r23, 0xFF	; 255
    178a:	c5 01       	movw	r24, r10
    178c:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <strnlen>
    1790:	4c 01       	movw	r8, r24
    1792:	82 01       	movw	r16, r4
    1794:	f3 2d       	mov	r31, r3
    1796:	ff 77       	andi	r31, 0x7F	; 127
    1798:	3f 2e       	mov	r3, r31
    179a:	16 c0       	rjmp	.+44     	; 0x17c8 <vfprintf+0x188>
    179c:	28 01       	movw	r4, r16
    179e:	22 e0       	ldi	r18, 0x02	; 2
    17a0:	42 0e       	add	r4, r18
    17a2:	51 1c       	adc	r5, r1
    17a4:	f8 01       	movw	r30, r16
    17a6:	a0 80       	ld	r10, Z
    17a8:	b1 80       	ldd	r11, Z+1	; 0x01
    17aa:	36 fe       	sbrs	r3, 6
    17ac:	03 c0       	rjmp	.+6      	; 0x17b4 <vfprintf+0x174>
    17ae:	69 2d       	mov	r22, r9
    17b0:	70 e0       	ldi	r23, 0x00	; 0
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <vfprintf+0x178>
    17b4:	6f ef       	ldi	r22, 0xFF	; 255
    17b6:	7f ef       	ldi	r23, 0xFF	; 255
    17b8:	c5 01       	movw	r24, r10
    17ba:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <strnlen_P>
    17be:	4c 01       	movw	r8, r24
    17c0:	f3 2d       	mov	r31, r3
    17c2:	f0 68       	ori	r31, 0x80	; 128
    17c4:	3f 2e       	mov	r3, r31
    17c6:	82 01       	movw	r16, r4
    17c8:	33 fc       	sbrc	r3, 3
    17ca:	1b c0       	rjmp	.+54     	; 0x1802 <vfprintf+0x1c2>
    17cc:	82 2d       	mov	r24, r2
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	88 16       	cp	r8, r24
    17d2:	99 06       	cpc	r9, r25
    17d4:	b0 f4       	brcc	.+44     	; 0x1802 <vfprintf+0x1c2>
    17d6:	b6 01       	movw	r22, r12
    17d8:	80 e2       	ldi	r24, 0x20	; 32
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    17e0:	2a 94       	dec	r2
    17e2:	f4 cf       	rjmp	.-24     	; 0x17cc <vfprintf+0x18c>
    17e4:	f5 01       	movw	r30, r10
    17e6:	37 fc       	sbrc	r3, 7
    17e8:	85 91       	lpm	r24, Z+
    17ea:	37 fe       	sbrs	r3, 7
    17ec:	81 91       	ld	r24, Z+
    17ee:	5f 01       	movw	r10, r30
    17f0:	b6 01       	movw	r22, r12
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    17f8:	21 10       	cpse	r2, r1
    17fa:	2a 94       	dec	r2
    17fc:	21 e0       	ldi	r18, 0x01	; 1
    17fe:	82 1a       	sub	r8, r18
    1800:	91 08       	sbc	r9, r1
    1802:	81 14       	cp	r8, r1
    1804:	91 04       	cpc	r9, r1
    1806:	71 f7       	brne	.-36     	; 0x17e4 <vfprintf+0x1a4>
    1808:	e8 c0       	rjmp	.+464    	; 0x19da <vfprintf+0x39a>
    180a:	84 36       	cpi	r24, 0x64	; 100
    180c:	11 f0       	breq	.+4      	; 0x1812 <vfprintf+0x1d2>
    180e:	89 36       	cpi	r24, 0x69	; 105
    1810:	41 f5       	brne	.+80     	; 0x1862 <vfprintf+0x222>
    1812:	f8 01       	movw	r30, r16
    1814:	37 fe       	sbrs	r3, 7
    1816:	07 c0       	rjmp	.+14     	; 0x1826 <vfprintf+0x1e6>
    1818:	60 81       	ld	r22, Z
    181a:	71 81       	ldd	r23, Z+1	; 0x01
    181c:	82 81       	ldd	r24, Z+2	; 0x02
    181e:	93 81       	ldd	r25, Z+3	; 0x03
    1820:	0c 5f       	subi	r16, 0xFC	; 252
    1822:	1f 4f       	sbci	r17, 0xFF	; 255
    1824:	08 c0       	rjmp	.+16     	; 0x1836 <vfprintf+0x1f6>
    1826:	60 81       	ld	r22, Z
    1828:	71 81       	ldd	r23, Z+1	; 0x01
    182a:	07 2e       	mov	r0, r23
    182c:	00 0c       	add	r0, r0
    182e:	88 0b       	sbc	r24, r24
    1830:	99 0b       	sbc	r25, r25
    1832:	0e 5f       	subi	r16, 0xFE	; 254
    1834:	1f 4f       	sbci	r17, 0xFF	; 255
    1836:	f3 2d       	mov	r31, r3
    1838:	ff 76       	andi	r31, 0x6F	; 111
    183a:	3f 2e       	mov	r3, r31
    183c:	97 ff       	sbrs	r25, 7
    183e:	09 c0       	rjmp	.+18     	; 0x1852 <vfprintf+0x212>
    1840:	90 95       	com	r25
    1842:	80 95       	com	r24
    1844:	70 95       	com	r23
    1846:	61 95       	neg	r22
    1848:	7f 4f       	sbci	r23, 0xFF	; 255
    184a:	8f 4f       	sbci	r24, 0xFF	; 255
    184c:	9f 4f       	sbci	r25, 0xFF	; 255
    184e:	f0 68       	ori	r31, 0x80	; 128
    1850:	3f 2e       	mov	r3, r31
    1852:	2a e0       	ldi	r18, 0x0A	; 10
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	a3 01       	movw	r20, r6
    1858:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <__ultoa_invert>
    185c:	88 2e       	mov	r8, r24
    185e:	86 18       	sub	r8, r6
    1860:	45 c0       	rjmp	.+138    	; 0x18ec <vfprintf+0x2ac>
    1862:	85 37       	cpi	r24, 0x75	; 117
    1864:	31 f4       	brne	.+12     	; 0x1872 <vfprintf+0x232>
    1866:	23 2d       	mov	r18, r3
    1868:	2f 7e       	andi	r18, 0xEF	; 239
    186a:	b2 2e       	mov	r11, r18
    186c:	2a e0       	ldi	r18, 0x0A	; 10
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	25 c0       	rjmp	.+74     	; 0x18bc <vfprintf+0x27c>
    1872:	93 2d       	mov	r25, r3
    1874:	99 7f       	andi	r25, 0xF9	; 249
    1876:	b9 2e       	mov	r11, r25
    1878:	8f 36       	cpi	r24, 0x6F	; 111
    187a:	c1 f0       	breq	.+48     	; 0x18ac <vfprintf+0x26c>
    187c:	18 f4       	brcc	.+6      	; 0x1884 <vfprintf+0x244>
    187e:	88 35       	cpi	r24, 0x58	; 88
    1880:	79 f0       	breq	.+30     	; 0x18a0 <vfprintf+0x260>
    1882:	b5 c0       	rjmp	.+362    	; 0x19ee <vfprintf+0x3ae>
    1884:	80 37       	cpi	r24, 0x70	; 112
    1886:	19 f0       	breq	.+6      	; 0x188e <vfprintf+0x24e>
    1888:	88 37       	cpi	r24, 0x78	; 120
    188a:	21 f0       	breq	.+8      	; 0x1894 <vfprintf+0x254>
    188c:	b0 c0       	rjmp	.+352    	; 0x19ee <vfprintf+0x3ae>
    188e:	e9 2f       	mov	r30, r25
    1890:	e0 61       	ori	r30, 0x10	; 16
    1892:	be 2e       	mov	r11, r30
    1894:	b4 fe       	sbrs	r11, 4
    1896:	0d c0       	rjmp	.+26     	; 0x18b2 <vfprintf+0x272>
    1898:	fb 2d       	mov	r31, r11
    189a:	f4 60       	ori	r31, 0x04	; 4
    189c:	bf 2e       	mov	r11, r31
    189e:	09 c0       	rjmp	.+18     	; 0x18b2 <vfprintf+0x272>
    18a0:	34 fe       	sbrs	r3, 4
    18a2:	0a c0       	rjmp	.+20     	; 0x18b8 <vfprintf+0x278>
    18a4:	29 2f       	mov	r18, r25
    18a6:	26 60       	ori	r18, 0x06	; 6
    18a8:	b2 2e       	mov	r11, r18
    18aa:	06 c0       	rjmp	.+12     	; 0x18b8 <vfprintf+0x278>
    18ac:	28 e0       	ldi	r18, 0x08	; 8
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	05 c0       	rjmp	.+10     	; 0x18bc <vfprintf+0x27c>
    18b2:	20 e1       	ldi	r18, 0x10	; 16
    18b4:	30 e0       	ldi	r19, 0x00	; 0
    18b6:	02 c0       	rjmp	.+4      	; 0x18bc <vfprintf+0x27c>
    18b8:	20 e1       	ldi	r18, 0x10	; 16
    18ba:	32 e0       	ldi	r19, 0x02	; 2
    18bc:	f8 01       	movw	r30, r16
    18be:	b7 fe       	sbrs	r11, 7
    18c0:	07 c0       	rjmp	.+14     	; 0x18d0 <vfprintf+0x290>
    18c2:	60 81       	ld	r22, Z
    18c4:	71 81       	ldd	r23, Z+1	; 0x01
    18c6:	82 81       	ldd	r24, Z+2	; 0x02
    18c8:	93 81       	ldd	r25, Z+3	; 0x03
    18ca:	0c 5f       	subi	r16, 0xFC	; 252
    18cc:	1f 4f       	sbci	r17, 0xFF	; 255
    18ce:	06 c0       	rjmp	.+12     	; 0x18dc <vfprintf+0x29c>
    18d0:	60 81       	ld	r22, Z
    18d2:	71 81       	ldd	r23, Z+1	; 0x01
    18d4:	80 e0       	ldi	r24, 0x00	; 0
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	0e 5f       	subi	r16, 0xFE	; 254
    18da:	1f 4f       	sbci	r17, 0xFF	; 255
    18dc:	a3 01       	movw	r20, r6
    18de:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <__ultoa_invert>
    18e2:	88 2e       	mov	r8, r24
    18e4:	86 18       	sub	r8, r6
    18e6:	fb 2d       	mov	r31, r11
    18e8:	ff 77       	andi	r31, 0x7F	; 127
    18ea:	3f 2e       	mov	r3, r31
    18ec:	36 fe       	sbrs	r3, 6
    18ee:	0d c0       	rjmp	.+26     	; 0x190a <vfprintf+0x2ca>
    18f0:	23 2d       	mov	r18, r3
    18f2:	2e 7f       	andi	r18, 0xFE	; 254
    18f4:	a2 2e       	mov	r10, r18
    18f6:	89 14       	cp	r8, r9
    18f8:	58 f4       	brcc	.+22     	; 0x1910 <vfprintf+0x2d0>
    18fa:	34 fe       	sbrs	r3, 4
    18fc:	0b c0       	rjmp	.+22     	; 0x1914 <vfprintf+0x2d4>
    18fe:	32 fc       	sbrc	r3, 2
    1900:	09 c0       	rjmp	.+18     	; 0x1914 <vfprintf+0x2d4>
    1902:	83 2d       	mov	r24, r3
    1904:	8e 7e       	andi	r24, 0xEE	; 238
    1906:	a8 2e       	mov	r10, r24
    1908:	05 c0       	rjmp	.+10     	; 0x1914 <vfprintf+0x2d4>
    190a:	b8 2c       	mov	r11, r8
    190c:	a3 2c       	mov	r10, r3
    190e:	03 c0       	rjmp	.+6      	; 0x1916 <vfprintf+0x2d6>
    1910:	b8 2c       	mov	r11, r8
    1912:	01 c0       	rjmp	.+2      	; 0x1916 <vfprintf+0x2d6>
    1914:	b9 2c       	mov	r11, r9
    1916:	a4 fe       	sbrs	r10, 4
    1918:	0f c0       	rjmp	.+30     	; 0x1938 <vfprintf+0x2f8>
    191a:	fe 01       	movw	r30, r28
    191c:	e8 0d       	add	r30, r8
    191e:	f1 1d       	adc	r31, r1
    1920:	80 81       	ld	r24, Z
    1922:	80 33       	cpi	r24, 0x30	; 48
    1924:	21 f4       	brne	.+8      	; 0x192e <vfprintf+0x2ee>
    1926:	9a 2d       	mov	r25, r10
    1928:	99 7e       	andi	r25, 0xE9	; 233
    192a:	a9 2e       	mov	r10, r25
    192c:	09 c0       	rjmp	.+18     	; 0x1940 <vfprintf+0x300>
    192e:	a2 fe       	sbrs	r10, 2
    1930:	06 c0       	rjmp	.+12     	; 0x193e <vfprintf+0x2fe>
    1932:	b3 94       	inc	r11
    1934:	b3 94       	inc	r11
    1936:	04 c0       	rjmp	.+8      	; 0x1940 <vfprintf+0x300>
    1938:	8a 2d       	mov	r24, r10
    193a:	86 78       	andi	r24, 0x86	; 134
    193c:	09 f0       	breq	.+2      	; 0x1940 <vfprintf+0x300>
    193e:	b3 94       	inc	r11
    1940:	a3 fc       	sbrc	r10, 3
    1942:	11 c0       	rjmp	.+34     	; 0x1966 <vfprintf+0x326>
    1944:	a0 fe       	sbrs	r10, 0
    1946:	06 c0       	rjmp	.+12     	; 0x1954 <vfprintf+0x314>
    1948:	b2 14       	cp	r11, r2
    194a:	88 f4       	brcc	.+34     	; 0x196e <vfprintf+0x32e>
    194c:	28 0c       	add	r2, r8
    194e:	92 2c       	mov	r9, r2
    1950:	9b 18       	sub	r9, r11
    1952:	0e c0       	rjmp	.+28     	; 0x1970 <vfprintf+0x330>
    1954:	b2 14       	cp	r11, r2
    1956:	60 f4       	brcc	.+24     	; 0x1970 <vfprintf+0x330>
    1958:	b6 01       	movw	r22, r12
    195a:	80 e2       	ldi	r24, 0x20	; 32
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    1962:	b3 94       	inc	r11
    1964:	f7 cf       	rjmp	.-18     	; 0x1954 <vfprintf+0x314>
    1966:	b2 14       	cp	r11, r2
    1968:	18 f4       	brcc	.+6      	; 0x1970 <vfprintf+0x330>
    196a:	2b 18       	sub	r2, r11
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <vfprintf+0x332>
    196e:	98 2c       	mov	r9, r8
    1970:	21 2c       	mov	r2, r1
    1972:	a4 fe       	sbrs	r10, 4
    1974:	10 c0       	rjmp	.+32     	; 0x1996 <vfprintf+0x356>
    1976:	b6 01       	movw	r22, r12
    1978:	80 e3       	ldi	r24, 0x30	; 48
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    1980:	a2 fe       	sbrs	r10, 2
    1982:	17 c0       	rjmp	.+46     	; 0x19b2 <vfprintf+0x372>
    1984:	a1 fc       	sbrc	r10, 1
    1986:	03 c0       	rjmp	.+6      	; 0x198e <vfprintf+0x34e>
    1988:	88 e7       	ldi	r24, 0x78	; 120
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	02 c0       	rjmp	.+4      	; 0x1992 <vfprintf+0x352>
    198e:	88 e5       	ldi	r24, 0x58	; 88
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	b6 01       	movw	r22, r12
    1994:	0c c0       	rjmp	.+24     	; 0x19ae <vfprintf+0x36e>
    1996:	8a 2d       	mov	r24, r10
    1998:	86 78       	andi	r24, 0x86	; 134
    199a:	59 f0       	breq	.+22     	; 0x19b2 <vfprintf+0x372>
    199c:	a1 fe       	sbrs	r10, 1
    199e:	02 c0       	rjmp	.+4      	; 0x19a4 <vfprintf+0x364>
    19a0:	8b e2       	ldi	r24, 0x2B	; 43
    19a2:	01 c0       	rjmp	.+2      	; 0x19a6 <vfprintf+0x366>
    19a4:	80 e2       	ldi	r24, 0x20	; 32
    19a6:	a7 fc       	sbrc	r10, 7
    19a8:	8d e2       	ldi	r24, 0x2D	; 45
    19aa:	b6 01       	movw	r22, r12
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    19b2:	89 14       	cp	r8, r9
    19b4:	38 f4       	brcc	.+14     	; 0x19c4 <vfprintf+0x384>
    19b6:	b6 01       	movw	r22, r12
    19b8:	80 e3       	ldi	r24, 0x30	; 48
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    19c0:	9a 94       	dec	r9
    19c2:	f7 cf       	rjmp	.-18     	; 0x19b2 <vfprintf+0x372>
    19c4:	8a 94       	dec	r8
    19c6:	f3 01       	movw	r30, r6
    19c8:	e8 0d       	add	r30, r8
    19ca:	f1 1d       	adc	r31, r1
    19cc:	80 81       	ld	r24, Z
    19ce:	b6 01       	movw	r22, r12
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    19d6:	81 10       	cpse	r8, r1
    19d8:	f5 cf       	rjmp	.-22     	; 0x19c4 <vfprintf+0x384>
    19da:	22 20       	and	r2, r2
    19dc:	09 f4       	brne	.+2      	; 0x19e0 <vfprintf+0x3a0>
    19de:	42 ce       	rjmp	.-892    	; 0x1664 <vfprintf+0x24>
    19e0:	b6 01       	movw	r22, r12
    19e2:	80 e2       	ldi	r24, 0x20	; 32
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <fputc>
    19ea:	2a 94       	dec	r2
    19ec:	f6 cf       	rjmp	.-20     	; 0x19da <vfprintf+0x39a>
    19ee:	f6 01       	movw	r30, r12
    19f0:	86 81       	ldd	r24, Z+6	; 0x06
    19f2:	97 81       	ldd	r25, Z+7	; 0x07
    19f4:	02 c0       	rjmp	.+4      	; 0x19fa <vfprintf+0x3ba>
    19f6:	8f ef       	ldi	r24, 0xFF	; 255
    19f8:	9f ef       	ldi	r25, 0xFF	; 255
    19fa:	2b 96       	adiw	r28, 0x0b	; 11
    19fc:	e2 e1       	ldi	r30, 0x12	; 18
    19fe:	0c 94 cd 0d 	jmp	0x1b9a	; 0x1b9a <__epilogue_restores__>

00001a02 <strnlen_P>:
    1a02:	fc 01       	movw	r30, r24
    1a04:	05 90       	lpm	r0, Z+
    1a06:	61 50       	subi	r22, 0x01	; 1
    1a08:	70 40       	sbci	r23, 0x00	; 0
    1a0a:	01 10       	cpse	r0, r1
    1a0c:	d8 f7       	brcc	.-10     	; 0x1a04 <strnlen_P+0x2>
    1a0e:	80 95       	com	r24
    1a10:	90 95       	com	r25
    1a12:	8e 0f       	add	r24, r30
    1a14:	9f 1f       	adc	r25, r31
    1a16:	08 95       	ret

00001a18 <strnlen>:
    1a18:	fc 01       	movw	r30, r24
    1a1a:	61 50       	subi	r22, 0x01	; 1
    1a1c:	70 40       	sbci	r23, 0x00	; 0
    1a1e:	01 90       	ld	r0, Z+
    1a20:	01 10       	cpse	r0, r1
    1a22:	d8 f7       	brcc	.-10     	; 0x1a1a <strnlen+0x2>
    1a24:	80 95       	com	r24
    1a26:	90 95       	com	r25
    1a28:	8e 0f       	add	r24, r30
    1a2a:	9f 1f       	adc	r25, r31
    1a2c:	08 95       	ret

00001a2e <fputc>:
    1a2e:	0f 93       	push	r16
    1a30:	1f 93       	push	r17
    1a32:	cf 93       	push	r28
    1a34:	df 93       	push	r29
    1a36:	fb 01       	movw	r30, r22
    1a38:	23 81       	ldd	r18, Z+3	; 0x03
    1a3a:	21 fd       	sbrc	r18, 1
    1a3c:	03 c0       	rjmp	.+6      	; 0x1a44 <fputc+0x16>
    1a3e:	8f ef       	ldi	r24, 0xFF	; 255
    1a40:	9f ef       	ldi	r25, 0xFF	; 255
    1a42:	2c c0       	rjmp	.+88     	; 0x1a9c <fputc+0x6e>
    1a44:	22 ff       	sbrs	r18, 2
    1a46:	16 c0       	rjmp	.+44     	; 0x1a74 <fputc+0x46>
    1a48:	46 81       	ldd	r20, Z+6	; 0x06
    1a4a:	57 81       	ldd	r21, Z+7	; 0x07
    1a4c:	24 81       	ldd	r18, Z+4	; 0x04
    1a4e:	35 81       	ldd	r19, Z+5	; 0x05
    1a50:	42 17       	cp	r20, r18
    1a52:	53 07       	cpc	r21, r19
    1a54:	44 f4       	brge	.+16     	; 0x1a66 <fputc+0x38>
    1a56:	a0 81       	ld	r26, Z
    1a58:	b1 81       	ldd	r27, Z+1	; 0x01
    1a5a:	9d 01       	movw	r18, r26
    1a5c:	2f 5f       	subi	r18, 0xFF	; 255
    1a5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a60:	31 83       	std	Z+1, r19	; 0x01
    1a62:	20 83       	st	Z, r18
    1a64:	8c 93       	st	X, r24
    1a66:	26 81       	ldd	r18, Z+6	; 0x06
    1a68:	37 81       	ldd	r19, Z+7	; 0x07
    1a6a:	2f 5f       	subi	r18, 0xFF	; 255
    1a6c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a6e:	37 83       	std	Z+7, r19	; 0x07
    1a70:	26 83       	std	Z+6, r18	; 0x06
    1a72:	14 c0       	rjmp	.+40     	; 0x1a9c <fputc+0x6e>
    1a74:	8b 01       	movw	r16, r22
    1a76:	ec 01       	movw	r28, r24
    1a78:	fb 01       	movw	r30, r22
    1a7a:	00 84       	ldd	r0, Z+8	; 0x08
    1a7c:	f1 85       	ldd	r31, Z+9	; 0x09
    1a7e:	e0 2d       	mov	r30, r0
    1a80:	09 95       	icall
    1a82:	89 2b       	or	r24, r25
    1a84:	e1 f6       	brne	.-72     	; 0x1a3e <fputc+0x10>
    1a86:	d8 01       	movw	r26, r16
    1a88:	16 96       	adiw	r26, 0x06	; 6
    1a8a:	8d 91       	ld	r24, X+
    1a8c:	9c 91       	ld	r25, X
    1a8e:	17 97       	sbiw	r26, 0x07	; 7
    1a90:	01 96       	adiw	r24, 0x01	; 1
    1a92:	17 96       	adiw	r26, 0x07	; 7
    1a94:	9c 93       	st	X, r25
    1a96:	8e 93       	st	-X, r24
    1a98:	16 97       	sbiw	r26, 0x06	; 6
    1a9a:	ce 01       	movw	r24, r28
    1a9c:	df 91       	pop	r29
    1a9e:	cf 91       	pop	r28
    1aa0:	1f 91       	pop	r17
    1aa2:	0f 91       	pop	r16
    1aa4:	08 95       	ret

00001aa6 <__ultoa_invert>:
    1aa6:	fa 01       	movw	r30, r20
    1aa8:	aa 27       	eor	r26, r26
    1aaa:	28 30       	cpi	r18, 0x08	; 8
    1aac:	51 f1       	breq	.+84     	; 0x1b02 <__ultoa_invert+0x5c>
    1aae:	20 31       	cpi	r18, 0x10	; 16
    1ab0:	81 f1       	breq	.+96     	; 0x1b12 <__ultoa_invert+0x6c>
    1ab2:	e8 94       	clt
    1ab4:	6f 93       	push	r22
    1ab6:	6e 7f       	andi	r22, 0xFE	; 254
    1ab8:	6e 5f       	subi	r22, 0xFE	; 254
    1aba:	7f 4f       	sbci	r23, 0xFF	; 255
    1abc:	8f 4f       	sbci	r24, 0xFF	; 255
    1abe:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac0:	af 4f       	sbci	r26, 0xFF	; 255
    1ac2:	b1 e0       	ldi	r27, 0x01	; 1
    1ac4:	3e d0       	rcall	.+124    	; 0x1b42 <__ultoa_invert+0x9c>
    1ac6:	b4 e0       	ldi	r27, 0x04	; 4
    1ac8:	3c d0       	rcall	.+120    	; 0x1b42 <__ultoa_invert+0x9c>
    1aca:	67 0f       	add	r22, r23
    1acc:	78 1f       	adc	r23, r24
    1ace:	89 1f       	adc	r24, r25
    1ad0:	9a 1f       	adc	r25, r26
    1ad2:	a1 1d       	adc	r26, r1
    1ad4:	68 0f       	add	r22, r24
    1ad6:	79 1f       	adc	r23, r25
    1ad8:	8a 1f       	adc	r24, r26
    1ada:	91 1d       	adc	r25, r1
    1adc:	a1 1d       	adc	r26, r1
    1ade:	6a 0f       	add	r22, r26
    1ae0:	71 1d       	adc	r23, r1
    1ae2:	81 1d       	adc	r24, r1
    1ae4:	91 1d       	adc	r25, r1
    1ae6:	a1 1d       	adc	r26, r1
    1ae8:	20 d0       	rcall	.+64     	; 0x1b2a <__ultoa_invert+0x84>
    1aea:	09 f4       	brne	.+2      	; 0x1aee <__ultoa_invert+0x48>
    1aec:	68 94       	set
    1aee:	3f 91       	pop	r19
    1af0:	2a e0       	ldi	r18, 0x0A	; 10
    1af2:	26 9f       	mul	r18, r22
    1af4:	11 24       	eor	r1, r1
    1af6:	30 19       	sub	r19, r0
    1af8:	30 5d       	subi	r19, 0xD0	; 208
    1afa:	31 93       	st	Z+, r19
    1afc:	de f6       	brtc	.-74     	; 0x1ab4 <__ultoa_invert+0xe>
    1afe:	cf 01       	movw	r24, r30
    1b00:	08 95       	ret
    1b02:	46 2f       	mov	r20, r22
    1b04:	47 70       	andi	r20, 0x07	; 7
    1b06:	40 5d       	subi	r20, 0xD0	; 208
    1b08:	41 93       	st	Z+, r20
    1b0a:	b3 e0       	ldi	r27, 0x03	; 3
    1b0c:	0f d0       	rcall	.+30     	; 0x1b2c <__ultoa_invert+0x86>
    1b0e:	c9 f7       	brne	.-14     	; 0x1b02 <__ultoa_invert+0x5c>
    1b10:	f6 cf       	rjmp	.-20     	; 0x1afe <__ultoa_invert+0x58>
    1b12:	46 2f       	mov	r20, r22
    1b14:	4f 70       	andi	r20, 0x0F	; 15
    1b16:	40 5d       	subi	r20, 0xD0	; 208
    1b18:	4a 33       	cpi	r20, 0x3A	; 58
    1b1a:	18 f0       	brcs	.+6      	; 0x1b22 <__ultoa_invert+0x7c>
    1b1c:	49 5d       	subi	r20, 0xD9	; 217
    1b1e:	31 fd       	sbrc	r19, 1
    1b20:	40 52       	subi	r20, 0x20	; 32
    1b22:	41 93       	st	Z+, r20
    1b24:	02 d0       	rcall	.+4      	; 0x1b2a <__ultoa_invert+0x84>
    1b26:	a9 f7       	brne	.-22     	; 0x1b12 <__ultoa_invert+0x6c>
    1b28:	ea cf       	rjmp	.-44     	; 0x1afe <__ultoa_invert+0x58>
    1b2a:	b4 e0       	ldi	r27, 0x04	; 4
    1b2c:	a6 95       	lsr	r26
    1b2e:	97 95       	ror	r25
    1b30:	87 95       	ror	r24
    1b32:	77 95       	ror	r23
    1b34:	67 95       	ror	r22
    1b36:	ba 95       	dec	r27
    1b38:	c9 f7       	brne	.-14     	; 0x1b2c <__ultoa_invert+0x86>
    1b3a:	00 97       	sbiw	r24, 0x00	; 0
    1b3c:	61 05       	cpc	r22, r1
    1b3e:	71 05       	cpc	r23, r1
    1b40:	08 95       	ret
    1b42:	9b 01       	movw	r18, r22
    1b44:	ac 01       	movw	r20, r24
    1b46:	0a 2e       	mov	r0, r26
    1b48:	06 94       	lsr	r0
    1b4a:	57 95       	ror	r21
    1b4c:	47 95       	ror	r20
    1b4e:	37 95       	ror	r19
    1b50:	27 95       	ror	r18
    1b52:	ba 95       	dec	r27
    1b54:	c9 f7       	brne	.-14     	; 0x1b48 <__ultoa_invert+0xa2>
    1b56:	62 0f       	add	r22, r18
    1b58:	73 1f       	adc	r23, r19
    1b5a:	84 1f       	adc	r24, r20
    1b5c:	95 1f       	adc	r25, r21
    1b5e:	a0 1d       	adc	r26, r0
    1b60:	08 95       	ret

00001b62 <__prologue_saves__>:
    1b62:	2f 92       	push	r2
    1b64:	3f 92       	push	r3
    1b66:	4f 92       	push	r4
    1b68:	5f 92       	push	r5
    1b6a:	6f 92       	push	r6
    1b6c:	7f 92       	push	r7
    1b6e:	8f 92       	push	r8
    1b70:	9f 92       	push	r9
    1b72:	af 92       	push	r10
    1b74:	bf 92       	push	r11
    1b76:	cf 92       	push	r12
    1b78:	df 92       	push	r13
    1b7a:	ef 92       	push	r14
    1b7c:	ff 92       	push	r15
    1b7e:	0f 93       	push	r16
    1b80:	1f 93       	push	r17
    1b82:	cf 93       	push	r28
    1b84:	df 93       	push	r29
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	ca 1b       	sub	r28, r26
    1b8c:	db 0b       	sbc	r29, r27
    1b8e:	0f b6       	in	r0, 0x3f	; 63
    1b90:	f8 94       	cli
    1b92:	de bf       	out	0x3e, r29	; 62
    1b94:	0f be       	out	0x3f, r0	; 63
    1b96:	cd bf       	out	0x3d, r28	; 61
    1b98:	09 94       	ijmp

00001b9a <__epilogue_restores__>:
    1b9a:	2a 88       	ldd	r2, Y+18	; 0x12
    1b9c:	39 88       	ldd	r3, Y+17	; 0x11
    1b9e:	48 88       	ldd	r4, Y+16	; 0x10
    1ba0:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ba2:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ba4:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ba6:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ba8:	9b 84       	ldd	r9, Y+11	; 0x0b
    1baa:	aa 84       	ldd	r10, Y+10	; 0x0a
    1bac:	b9 84       	ldd	r11, Y+9	; 0x09
    1bae:	c8 84       	ldd	r12, Y+8	; 0x08
    1bb0:	df 80       	ldd	r13, Y+7	; 0x07
    1bb2:	ee 80       	ldd	r14, Y+6	; 0x06
    1bb4:	fd 80       	ldd	r15, Y+5	; 0x05
    1bb6:	0c 81       	ldd	r16, Y+4	; 0x04
    1bb8:	1b 81       	ldd	r17, Y+3	; 0x03
    1bba:	aa 81       	ldd	r26, Y+2	; 0x02
    1bbc:	b9 81       	ldd	r27, Y+1	; 0x01
    1bbe:	ce 0f       	add	r28, r30
    1bc0:	d1 1d       	adc	r29, r1
    1bc2:	0f b6       	in	r0, 0x3f	; 63
    1bc4:	f8 94       	cli
    1bc6:	de bf       	out	0x3e, r29	; 62
    1bc8:	0f be       	out	0x3f, r0	; 63
    1bca:	cd bf       	out	0x3d, r28	; 61
    1bcc:	ed 01       	movw	r28, r26
    1bce:	08 95       	ret

00001bd0 <_exit>:
    1bd0:	f8 94       	cli

00001bd2 <__stop_program>:
    1bd2:	ff cf       	rjmp	.-2      	; 0x1bd2 <__stop_program>
