Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.69 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.69 secs
 
--> Reading design: TopCtrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopCtrl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopCtrl"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TopCtrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "divide.v" in library work
Compiling verilog file "time_trans.v" in library work
Module <divide> compiled
Compiling verilog file "led_ctrl.v" in library work
Module <time_trans> compiled
Compiling verilog file "control.v" in library work
Module <led_ctrl> compiled
Compiling verilog file "TopCtrl.v" in library work
Module <control> compiled
Module <TopCtrl> compiled
No errors in compilation
Analysis of file <"TopCtrl.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopCtrl> in library <work>.

Analyzing hierarchy for module <control> in library <work> with parameters.
	Green = "00"
	Red = "10"
	Yellow = "01"

Analyzing hierarchy for module <led_ctrl> in library <work>.

Analyzing hierarchy for module <time_trans> in library <work>.

Analyzing hierarchy for module <divide> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopCtrl>.
Module <TopCtrl> is correct for synthesis.
 
Analyzing module <control> in library <work>.
	Green = 2'b00
	Red = 2'b10
	Yellow = 2'b01
WARNING:Xst:1643 - "control.v" line 29: You are giving the signal countdown_time_temp a default value. countdown_time_temp already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "control.v" line 30: You are giving the signal led_light_temp a default value. led_light_temp already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "control.v" line 28: You are giving the signal status_temp a default value. status_temp already had a default value, which will be overridden by this one.
Module <control> is correct for synthesis.
 
Analyzing module <divide> in library <work>.
Module <divide> is correct for synthesis.
 
Analyzing module <led_ctrl> in library <work>.
Module <led_ctrl> is correct for synthesis.
 
Analyzing module <time_trans> in library <work>.
WARNING:Xst:905 - "time_trans.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Module <time_trans> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <led_ctrl>.
    Related source file is "led_ctrl.v".
    Found 1-bit register for signal <online_led_temp>.
    Found 1-bit register for signal <set_led_temp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_ctrl> synthesized.


Synthesizing Unit <time_trans>.
    Related source file is "time_trans.v".
    Found 16x8-bit ROM for signal <duan>.
    Found 1-bit register for signal <clk_4kHz>.
    Found 32-bit up counter for signal <clk_cnt>.
    Found 8-bit register for signal <data>.
    Found 4-bit register for signal <wei_ctrl>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <time_trans> synthesized.


Synthesizing Unit <divide>.
    Related source file is "divide.v".
    Found 1-bit register for signal <second>.
    Found 32-bit up counter for signal <clk_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divide> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
    Found finite state machine <FSM_0> for signal <status_temp>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | second                    (rising_edge)        |
    | Clock enable       | status_temp$not0000       (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <countdown_time_temp>.
    Found 5-bit subtractor for signal <countdown_time_temp$addsub0000> created at line 45.
    Found 6-bit register for signal <led_light_temp>.
    Found 5-bit comparator greater for signal <status_temp$cmp_gt0000> created at line 44.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <control> synthesized.


Synthesizing Unit <TopCtrl>.
    Related source file is "TopCtrl.v".
Unit <TopCtrl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 8
 1-bit register                                        : 4
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Control/status_temp/FSM> on signal <status_temp[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <data_5> has a constant value of 0 in block <Trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_6> has a constant value of 0 in block <Trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_7> has a constant value of 0 in block <Trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wei_ctrl_0> has a constant value of 1 in block <Trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wei_ctrl_1> has a constant value of 1 in block <Trans>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 1
 5-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <wei_ctrl_0> has a constant value of 1 in block <time_trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wei_ctrl_1> has a constant value of 1 in block <time_trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_5> has a constant value of 0 in block <time_trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_6> has a constant value of 0 in block <time_trans>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_7> has a constant value of 0 in block <time_trans>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TopCtrl> ...

Optimizing unit <time_trans> ...

Optimizing unit <control> ...
INFO:Xst:2261 - The FF/Latch <led_light_temp_2> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <led_light_temp_3> 
INFO:Xst:2261 - The FF/Latch <led_light_temp_1> in Unit <control> is equivalent to the following 2 FFs/Latches, which will be removed : <led_light_temp_4> <status_temp_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <led_light_temp_0> in Unit <control> is equivalent to the following 2 FFs/Latches, which will be removed : <led_light_temp_5> <status_temp_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopCtrl, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopCtrl.ngr
Top Level Output File Name         : TopCtrl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 295
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 62
#      LUT2                        : 4
#      LUT2_D                      : 1
#      LUT3                        : 16
#      LUT3_L                      : 3
#      LUT4                        : 48
#      LUT4_L                      : 4
#      MUXCY                       : 78
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 83
#      FD                          : 7
#      FDE                         : 10
#      FDR                         : 66
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 8
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       72  out of    960     7%  
 Number of Slice Flip Flops:             81  out of   1920     4%  
 Number of 4 input LUTs:                144  out of   1920     7%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     83    34%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk                                | BUFGP                         | 73    |
Trans/clk_4kHz                     | NONE(Trans/wei_ctrl_3)        | 2     |
Control/Divide/second              | NONE(Control/led_light_temp_2)| 8     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.964ns (Maximum Frequency: 167.673MHz)
   Minimum input arrival time before clock: 6.606ns
   Maximum output required time after clock: 8.233ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 3176 / 137
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            Trans/clk_cnt_8 (FF)
  Destination:       Trans/clk_cnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Trans/clk_cnt_8 to Trans/clk_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Trans/clk_cnt_8 (Trans/clk_cnt_8)
     LUT4:I0->O            1   0.704   0.000  Trans/clk_cnt_cmp_eq0000_wg_lut<0> (Trans/clk_cnt_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<0> (Trans/clk_cnt_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<1> (Trans/clk_cnt_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<2> (Trans/clk_cnt_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<3> (Trans/clk_cnt_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<4> (Trans/clk_cnt_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<5> (Trans/clk_cnt_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Trans/clk_cnt_cmp_eq0000_wg_cy<6> (Trans/clk_cnt_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Trans/clk_cnt_cmp_eq0000_wg_cy<7> (Trans/clk_cnt_cmp_eq0000)
     FDR:R                     0.911          Trans/clk_cnt_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Trans/clk_4kHz'
  Clock period: 1.719ns (frequency: 581.734MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.719ns (Levels of Logic = 0)
  Source:            Trans/wei_ctrl_2 (FF)
  Destination:       Trans/wei_ctrl_3 (FF)
  Source Clock:      Trans/clk_4kHz rising
  Destination Clock: Trans/clk_4kHz rising

  Data Path: Trans/wei_ctrl_2 to Trans/wei_ctrl_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  Trans/wei_ctrl_2 (Trans/wei_ctrl_2)
     FD:D                      0.308          Trans/wei_ctrl_3
    ----------------------------------------
    Total                      1.719ns (0.899ns logic, 0.820ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Control/Divide/second'
  Clock period: 5.964ns (frequency: 167.673MHz)
  Total number of paths / destination ports: 68 / 11
-------------------------------------------------------------------------
Delay:               5.964ns (Levels of Logic = 3)
  Source:            Control/countdown_time_temp_3 (FF)
  Destination:       Control/led_light_temp_2 (FF)
  Source Clock:      Control/Divide/second rising
  Destination Clock: Control/Divide/second rising

  Data Path: Control/countdown_time_temp_3 to Control/led_light_temp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   1.012  Control/countdown_time_temp_3 (Control/countdown_time_temp_3)
     LUT2:I1->O            2   0.704   0.451  Control/status_temp_cmp_gt00001_SW0 (N28)
     LUT4:I3->O            5   0.704   0.712  Control/status_temp_cmp_gt00001 (Control/status_temp_cmp_gt0000)
     LUT2:I1->O            3   0.704   0.531  Control/status_temp_not00011 (Control/status_temp_not0001)
     FDE:CE                    0.555          Control/led_light_temp_0
    ----------------------------------------
    Total                      5.964ns (3.258ns logic, 2.706ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.135ns (Levels of Logic = 2)
  Source:            online (PAD)
  Destination:       Led_Ctrl/online_led_temp (FF)
  Destination Clock: clk rising

  Data Path: online to Led_Ctrl/online_led_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.882  online_IBUF (online_IBUF)
     INV:I->O              1   0.704   0.420  Led_Ctrl/online_inv1_INV_0 (Led_Ctrl/online_inv)
     FDR:R                     0.911          Led_Ctrl/online_led_temp
    ----------------------------------------
    Total                      4.135ns (2.833ns logic, 1.302ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Control/Divide/second'
  Total number of paths / destination ports: 72 / 16
-------------------------------------------------------------------------
Offset:              6.606ns (Levels of Logic = 5)
  Source:            Cc (PAD)
  Destination:       Control/countdown_time_temp_4 (FF)
  Destination Clock: Control/Divide/second rising

  Data Path: Cc to Control/countdown_time_temp_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  Cc_IBUF (Cc_IBUF)
     LUT3:I0->O            1   0.704   0.499  Control/countdown_time_temp_mux0000<4>121 (Control/N7)
     LUT3_L:I1->LO         1   0.704   0.135  Control/countdown_time_temp_mux0000<4>39 (Control/countdown_time_temp_mux0000<4>39)
     LUT4:I2->O            1   0.704   0.455  Control/countdown_time_temp_mux0000<4>71 (Control/countdown_time_temp_mux0000<4>71)
     LUT4:I2->O            1   0.704   0.000  Control/countdown_time_temp_mux0000<4>103 (Control/countdown_time_temp_mux0000<4>)
     FDE:D                     0.308          Control/countdown_time_temp_4
    ----------------------------------------
    Total                      6.606ns (4.342ns logic, 2.264ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 38 / 9
-------------------------------------------------------------------------
Offset:              8.233ns (Levels of Logic = 4)
  Source:            Trans/data_3 (FF)
  Destination:       sm_duan<3> (PAD)
  Source Clock:      clk rising

  Data Path: Trans/data_3 to sm_duan<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.591   0.932  Trans/data_3 (Trans/data_3)
     LUT4:I0->O            1   0.704   0.455  Trans/Mrom_duan1_SW0 (N24)
     LUT4:I2->O            2   0.704   0.451  Trans/Mrom_duan1 (sm_duan_0_OBUF)
     LUT4:I3->O            1   0.704   0.420  Trans/Mrom_duan3 (sm_duan_3_OBUF)
     OBUF:I->O                 3.272          sm_duan_3_OBUF (sm_duan<3>)
    ----------------------------------------
    Total                      8.233ns (5.975ns logic, 2.258ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Trans/clk_4kHz'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              7.137ns (Levels of Logic = 3)
  Source:            Trans/wei_ctrl_3 (FF)
  Destination:       sm_duan<3> (PAD)
  Source Clock:      Trans/clk_4kHz rising

  Data Path: Trans/wei_ctrl_3 to sm_duan<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.995  Trans/wei_ctrl_3 (Trans/wei_ctrl_3)
     LUT4:I0->O            2   0.704   0.451  Trans/Mrom_duan1 (sm_duan_0_OBUF)
     LUT4:I3->O            1   0.704   0.420  Trans/Mrom_duan3 (sm_duan_3_OBUF)
     OBUF:I->O                 3.272          sm_duan_3_OBUF (sm_duan<3>)
    ----------------------------------------
    Total                      7.137ns (5.271ns logic, 1.866ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control/Divide/second'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.683ns (Levels of Logic = 1)
  Source:            Control/led_light_temp_1 (FF)
  Destination:       c_led<1> (PAD)
  Source Clock:      Control/Divide/second rising

  Data Path: Control/led_light_temp_1 to c_led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.820  Control/led_light_temp_1 (Control/led_light_temp_1)
     OBUF:I->O                 3.272          c_led_1_OBUF (c_led<1>)
    ----------------------------------------
    Total                      4.683ns (3.863ns logic, 0.820ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.60 secs
 
--> 

Total memory usage is 302324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    4 (   0 filtered)

