Figure 7.17: An AND-OR gate used as a “ones catching” latch and its timing diagram.