-- Project:   C:\Users\Win7_VM\Documents\PSoC Creator\Erebus_Sensor\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj
-- Generated: 04/25/2014 21:40:43
-- 

ENTITY Erebus_Sensor IS
    PORT(
        EEPROM_LED(0)_PAD : OUT std_ulogic;
        FLASH_LED(0)_PAD : OUT std_ulogic;
        Hibernate_B(0)_PAD : IN std_ulogic;
        StartCollection_B(0)_PAD : IN std_ulogic;
        StopCollection_B(0)_PAD : IN std_ulogic;
        TakeSample_B(0)_PAD : IN std_ulogic;
        USB_LED(0)_PAD : OUT std_ulogic;
        Vbus(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END Erebus_Sensor;

ARCHITECTURE __DEFAULT__ OF Erebus_Sensor IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EEPROM_LED(0)__PA : bit;
    SIGNAL FLASH_LED(0)__PA : bit;
    SIGNAL Hibernate_B(0)__PA : bit;
    SIGNAL Net_1047 : bit;
    ATTRIBUTE placement_force OF Net_1047 : SIGNAL IS "U(2,3,A)0";
    SIGNAL Net_1047__SYNC_OUT : bit;
    SIGNAL Net_1047__SYNC_OUT_1 : bit;
    SIGNAL Net_1047__SYNC_OUT_2 : bit;
    SIGNAL Net_1047__SYNC_OUT_3 : bit;
    SIGNAL Net_1047__SYNC_OUT_4 : bit;
    SIGNAL Net_1103 : bit;
    ATTRIBUTE placement_force OF Net_1103 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_1117 : bit;
    ATTRIBUTE placement_force OF Net_1117 : SIGNAL IS "U(3,0,A)0";
    SIGNAL Net_1178 : bit;
    ATTRIBUTE placement_force OF Net_1178 : SIGNAL IS "U(2,2,A)1";
    SIGNAL Net_1186 : bit;
    ATTRIBUTE placement_force OF Net_1186 : SIGNAL IS "U(2,2,A)0";
    SIGNAL Net_146 : bit;
    ATTRIBUTE placement_force OF Net_146 : SIGNAL IS "U(2,1,A)0";
    SIGNAL Net_249 : bit;
    SIGNAL Net_249_SYNCOUT : bit;
    SIGNAL Net_408 : bit;
    ATTRIBUTE placement_force OF Net_408 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_566 : bit;
    SIGNAL Net_714 : bit;
    SIGNAL Net_818 : bit;
    ATTRIBUTE placement_force OF Net_818 : SIGNAL IS "U(3,4,B)0";
    SIGNAL Net_820 : bit;
    ATTRIBUTE placement_force OF Net_820 : SIGNAL IS "U(3,3,A)0";
    SIGNAL Net_824 : bit;
    SIGNAL Net_824_SYNCOUT : bit;
    SIGNAL Net_836 : bit;
    SIGNAL Net_836_SYNCOUT : bit;
    SIGNAL Net_843 : bit;
    ATTRIBUTE placement_force OF Net_843 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_849 : bit;
    ATTRIBUTE placement_force OF Net_849 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_850 : bit;
    SIGNAL Net_850_SYNCOUT : bit;
    SIGNAL Net_865 : bit;
    ATTRIBUTE placement_force OF Net_865 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_879 : bit;
    SIGNAL Net_879_SYNCOUT : bit;
    SIGNAL Net_946 : bit;
    ATTRIBUTE global_signal OF Net_946 : SIGNAL IS true;
    SIGNAL Net_946_local : bit;
    SIGNAL OPPS_OUT : bit;
    SIGNAL Sensor_In(0)__PA : bit;
    SIGNAL StartCollection_B(0)__PA : bit;
    SIGNAL StopCollection_B(0)__PA : bit;
    SIGNAL TakeSample_B(0)__PA : bit;
    SIGNAL USB_LED(0)__PA : bit;
    SIGNAL Vbus(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_0\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_1\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_2\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_3\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_4\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_5\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_6\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:control_7\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:per_zero\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:status_2\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:status_3\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \EEPROM_Blink_TI:TimerUDB:status_tc\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Flash_Blink_TI:TimerUDB:control_0\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_1\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_2\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_3\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_4\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_5\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_6\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:control_7\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:per_zero\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:status_2\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:status_3\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Flash_Blink_TI:TimerUDB:status_tc\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \LowFreq_DV:count_0\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_0\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \LowFreq_DV:count_1\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_1\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \LowFreq_DV:count_2\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_2\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \LowFreq_DV:count_3\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_3\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \LowFreq_DV:count_4\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_4\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \LowFreq_DV:count_5\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_5\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \LowFreq_DV:count_6\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_6\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \LowFreq_DV:count_7\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_7\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \LowFreq_DV:count_8\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_8\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \LowFreq_DV:count_9\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:count_9\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \LowFreq_DV:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \LowFreq_DV:not_last_reset\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_79\ : bit;
    SIGNAL \USBUART:Net_81\ : bit;
    SIGNAL \USBUART:Net_824\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_req_0\ : bit;
    SIGNAL \USBUART:dma_req_1\ : bit;
    SIGNAL \USBUART:dma_req_2\ : bit;
    SIGNAL \USBUART:dma_req_3\ : bit;
    SIGNAL \USBUART:dma_req_4\ : bit;
    SIGNAL \USBUART:dma_req_5\ : bit;
    SIGNAL \USBUART:dma_req_6\ : bit;
    SIGNAL \USBUART:dma_req_7\ : bit;
    SIGNAL \USBUART:ept_int_0\ : bit;
    SIGNAL \USBUART:ept_int_1\ : bit;
    SIGNAL \USBUART:ept_int_2\ : bit;
    SIGNAL \USBUART:ept_int_3\ : bit;
    SIGNAL \USBUART:ept_int_4\ : bit;
    SIGNAL \USBUART:ept_int_5\ : bit;
    SIGNAL \USBUART:ept_int_6\ : bit;
    SIGNAL \USBUART:ept_int_7\ : bit;
    SIGNAL \USBUART:ept_int_8\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_0\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_1\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_2\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_3\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_4\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_5\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_6\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:control_7\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:per_zero\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:status_2\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:status_3\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \USB_Blink_TI:TimerUDB:status_tc\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(3,2,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF EEPROM_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF EEPROM_LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF FLASH_LED(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF FLASH_LED(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Hibernate_B(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Hibernate_B(0) : LABEL IS "P6[1]";
    ATTRIBUTE Location OF Hibernate_B(0)_SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF Hibernate_IRQ : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF Net_1047 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_1047 : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF Net_1047__SYNC : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF Net_1047__SYNC_1 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF Net_1047__SYNC_2 : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF Net_1047__SYNC_3 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF Net_1047__SYNC_4 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1103 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_1103 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_1117 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_1117 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_1178 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_1178 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_1186 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_1186 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_146 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_146 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_408 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_408 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_818 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_818 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_820 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_820 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_843 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_843 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_849 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_849 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_865 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_865 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF PM : LABEL IS "F(PM,0)";
    ATTRIBUTE lib_model OF Sensor_In(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Sensor_In(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF StartCollection_B(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF StartCollection_B(0) : LABEL IS "P3[0]";
    ATTRIBUTE Location OF StartCollection_B(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF StartCollection_IRQ : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF StopCollection_B(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF StopCollection_B(0) : LABEL IS "P3[1]";
    ATTRIBUTE Location OF StopCollection_B(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF StopCollection_IRQ : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF TakeSample_B(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF TakeSample_B(0) : LABEL IS "P15[5]";
    ATTRIBUTE Location OF TakeSample_B(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF TakeSample_IRQ : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF USB_LED(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF USB_LED(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Vbus(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Vbus(0) : LABEL IS "P6[0]";
    ATTRIBUTE Location OF Vbus(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF Vbus_IRQ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(29)]";
    ATTRIBUTE lib_model OF \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \EEPROM_Blink_TI:TimerUDB:status_tc\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \EEPROM_Blink_TI:TimerUDB:status_tc\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Flash_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Flash_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Flash_Blink_TI:TimerUDB:status_tc\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Flash_Blink_TI:TimerUDB:status_tc\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Hibernate_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Hibernate_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \LowFreq_DV:count_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_1\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \LowFreq_DV:count_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \LowFreq_DV:count_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_3\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \LowFreq_DV:count_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_4\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \LowFreq_DV:count_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_5\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \LowFreq_DV:count_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_6\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \LowFreq_DV:count_6\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_7\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \LowFreq_DV:count_7\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_8\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \LowFreq_DV:count_8\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:count_9\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \LowFreq_DV:count_9\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \LowFreq_DV:not_last_reset\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \LowFreq_DV:not_last_reset\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \RTC:isr\ : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \StartCollection_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \StartCollection_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \StopCollection_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \StopCollection_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \TakeSample_DB:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \TakeSample_DB:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrHod=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrHod=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrHod=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrHod=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrHod=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrHod=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrHod=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \USB_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \USB_Blink_TI:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \USB_Blink_TI:TimerUDB:status_tc\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \USB_Blink_TI:TimerUDB:status_tc\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(3,2)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC:Net_93\,
            dclk_0 => \ADC:Net_93_local\,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            dclk_glb_1 => Net_946,
            dclk_1 => Net_946_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    EEPROM_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EEPROM_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EEPROM_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => EEPROM_LED(0)__PA,
            oe => open,
            pin_input => Net_843,
            pad_out => EEPROM_LED(0)_PAD,
            pad_in => EEPROM_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FLASH_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5ad0d964-babc-442b-9c73-2b848f7d0e0d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FLASH_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FLASH_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => FLASH_LED(0)__PA,
            oe => open,
            pin_input => Net_1178,
            pad_out => FLASH_LED(0)_PAD,
            pad_in => FLASH_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Hibernate_B:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d4aac9f7-8a51-4499-838a-2f873c2ed55e",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Hibernate_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Hibernate_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Hibernate_B(0)__PA,
            oe => open,
            fb => Net_824,
            pad_in => Hibernate_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Hibernate_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_824,
            out => Net_824_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Hibernate_IRQ:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_818,
            clock => ClockBlock_BUS_CLK);

    Net_1047:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * main_11) + (!main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * main_9 * main_10 * main_11)")
        PORT MAP(
            q => Net_1047,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => Net_1047,
            main_2 => \LowFreq_DV:count_9\,
            main_3 => \LowFreq_DV:count_8\,
            main_4 => \LowFreq_DV:count_7\,
            main_5 => \LowFreq_DV:count_6\,
            main_6 => \LowFreq_DV:count_5\,
            main_7 => \LowFreq_DV:count_4\,
            main_8 => \LowFreq_DV:count_3\,
            main_9 => \LowFreq_DV:count_2\,
            main_10 => \LowFreq_DV:count_1\,
            main_11 => \LowFreq_DV:count_0\);

    Net_1047__SYNC:synccell
        PORT MAP(
            in => Net_1047,
            out => Net_1047__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_1047__SYNC_1:synccell
        PORT MAP(
            in => Net_1047,
            out => Net_1047__SYNC_OUT_1,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_1047__SYNC_2:synccell
        PORT MAP(
            in => Net_1047,
            out => Net_1047__SYNC_OUT_2,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_1047__SYNC_3:synccell
        PORT MAP(
            in => Net_1047,
            out => Net_1047__SYNC_OUT_3,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_1047__SYNC_4:synccell
        PORT MAP(
            in => Net_1047,
            out => Net_1047__SYNC_OUT_4,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    Net_1103:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_1103,
            clock_0 => Net_946,
            main_0 => Net_1117);

    Net_1117:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_1117,
            clock_0 => Net_946,
            main_0 => \USB_Blink_TI:TimerUDB:control_7\,
            main_1 => \USB_Blink_TI:TimerUDB:per_zero\);

    Net_1178:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_1178,
            clock_0 => Net_946,
            main_0 => Net_1186);

    Net_1186:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_1186,
            clock_0 => Net_946,
            main_0 => \Flash_Blink_TI:TimerUDB:control_7\,
            main_1 => \Flash_Blink_TI:TimerUDB:per_zero\);

    Net_146:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_146,
            clock_0 => Net_946,
            main_0 => \EEPROM_Blink_TI:TimerUDB:control_7\,
            main_1 => \EEPROM_Blink_TI:TimerUDB:per_zero\);

    Net_408:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)")
        PORT MAP(
            q => Net_408,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_4,
            main_0 => \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\);

    Net_818:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => Net_818,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT,
            main_0 => \Hibernate_DB:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Hibernate_DB:DEBOUNCER[0]:d_sync_1\);

    Net_820:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => Net_820,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_2,
            main_0 => \StopCollection_DB:DEBOUNCER[0]:d_sync_0\,
            main_1 => \StopCollection_DB:DEBOUNCER[0]:d_sync_1\);

    Net_843:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_843,
            clock_0 => Net_946,
            main_0 => Net_146);

    Net_849:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => Net_849,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_1,
            main_0 => \StartCollection_DB:DEBOUNCER[0]:d_sync_0\,
            main_1 => \StartCollection_DB:DEBOUNCER[0]:d_sync_1\);

    Net_865:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => Net_865,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_3,
            main_0 => \TakeSample_DB:DEBOUNCER[0]:d_sync_0\,
            main_1 => \TakeSample_DB:DEBOUNCER[0]:d_sync_1\);

    PM:pmcell
        PORT MAP(
            onepps_int => OPPS_OUT);

    Sensor_In:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Sensor_In(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Sensor_In",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Sensor_In(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    StartCollection_B:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7bd73714-fc02-4433-9733-e47f5d6532cc",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    StartCollection_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "StartCollection_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => StartCollection_B(0)__PA,
            oe => open,
            fb => Net_836,
            pad_in => StartCollection_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    StartCollection_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_836,
            out => Net_836_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    StartCollection_IRQ:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_849,
            clock => ClockBlock_BUS_CLK);

    StopCollection_B:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "59f65110-8c59-4596-b9cb-7482b9b42450",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    StopCollection_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "StopCollection_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => StopCollection_B(0)__PA,
            oe => open,
            fb => Net_850,
            pad_in => StopCollection_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    StopCollection_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_850,
            out => Net_850_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    StopCollection_IRQ:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_820,
            clock => ClockBlock_BUS_CLK);

    TakeSample_B:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "916b7ba2-2da0-474e-8982-582d25ad1bdf",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    TakeSample_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TakeSample_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TakeSample_B(0)__PA,
            oe => open,
            fb => Net_879,
            pad_in => TakeSample_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TakeSample_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_879,
            out => Net_879_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    TakeSample_IRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_865,
            clock => ClockBlock_BUS_CLK);

    USB_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2cf5d462-3571-4294-a162-e64ac1ee780c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    USB_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "USB_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => USB_LED(0)__PA,
            oe => open,
            pin_input => Net_1103,
            pad_out => USB_LED(0)_PAD,
            pad_in => USB_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vbus:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Vbus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vbus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Vbus(0)__PA,
            oe => open,
            fb => Net_249,
            pad_in => Vbus(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vbus(0)_SYNC:synccell
        PORT MAP(
            in => Net_249,
            out => Net_249_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Vbus_IRQ:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_408,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_566);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_566,
            clock => ClockBlock_BUS_CLK);

    \EEPROM_Blink_TI:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            clock => Net_946,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \EEPROM_Blink_TI:TimerUDB:status_3\,
            status_2 => \EEPROM_Blink_TI:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \EEPROM_Blink_TI:TimerUDB:status_tc\);

    \EEPROM_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_946,
            control_7 => \EEPROM_Blink_TI:TimerUDB:control_7\,
            control_6 => \EEPROM_Blink_TI:TimerUDB:control_6\,
            control_5 => \EEPROM_Blink_TI:TimerUDB:control_5\,
            control_4 => \EEPROM_Blink_TI:TimerUDB:control_4\,
            control_3 => \EEPROM_Blink_TI:TimerUDB:control_3\,
            control_2 => \EEPROM_Blink_TI:TimerUDB:control_2\,
            control_1 => \EEPROM_Blink_TI:TimerUDB:control_1\,
            control_0 => \EEPROM_Blink_TI:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \EEPROM_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \EEPROM_Blink_TI:TimerUDB:per_zero\,
            z0_comb => \EEPROM_Blink_TI:TimerUDB:per_zero\,
            f0_bus_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_3\,
            f0_blk_stat_comb => \EEPROM_Blink_TI:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \EEPROM_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \EEPROM_Blink_TI:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \EEPROM_Blink_TI:TimerUDB:status_tc\,
            main_0 => \EEPROM_Blink_TI:TimerUDB:control_7\,
            main_1 => \EEPROM_Blink_TI:TimerUDB:per_zero\);

    \Flash_Blink_TI:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            clock => Net_946,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Flash_Blink_TI:TimerUDB:status_3\,
            status_2 => \Flash_Blink_TI:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Flash_Blink_TI:TimerUDB:status_tc\);

    \Flash_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_946,
            control_7 => \Flash_Blink_TI:TimerUDB:control_7\,
            control_6 => \Flash_Blink_TI:TimerUDB:control_6\,
            control_5 => \Flash_Blink_TI:TimerUDB:control_5\,
            control_4 => \Flash_Blink_TI:TimerUDB:control_4\,
            control_3 => \Flash_Blink_TI:TimerUDB:control_3\,
            control_2 => \Flash_Blink_TI:TimerUDB:control_2\,
            control_1 => \Flash_Blink_TI:TimerUDB:control_1\,
            control_0 => \Flash_Blink_TI:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \Flash_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \Flash_Blink_TI:TimerUDB:per_zero\,
            z0_comb => \Flash_Blink_TI:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Flash_Blink_TI:TimerUDB:status_3\,
            f0_blk_stat_comb => \Flash_Blink_TI:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Flash_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Flash_Blink_TI:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Flash_Blink_TI:TimerUDB:status_tc\,
            main_0 => \Flash_Blink_TI:TimerUDB:control_7\,
            main_1 => \Flash_Blink_TI:TimerUDB:per_zero\);

    \Hibernate_DB:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Hibernate_DB:DEBOUNCER[0]:d_sync_0\,
            main_0 => Net_824_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT);

    \Hibernate_DB:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Hibernate_DB:DEBOUNCER[0]:d_sync_1\,
            main_0 => \Hibernate_DB:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT);

    \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)")
        PORT MAP(
            q => \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => \LowFreq_DV:count_7\,
            main_1 => \LowFreq_DV:count_6\,
            main_2 => \LowFreq_DV:count_5\,
            main_3 => \LowFreq_DV:count_4\,
            main_4 => \LowFreq_DV:count_3\,
            main_5 => \LowFreq_DV:count_2\,
            main_6 => \LowFreq_DV:count_1\,
            main_7 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \LowFreq_DV:count_0\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\);

    \LowFreq_DV:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \LowFreq_DV:count_1\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => \LowFreq_DV:count_2\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_1\,
            main_2 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_8) + (!main_9) + (!main_10)")
        PORT MAP(
            q => \LowFreq_DV:count_3\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \LowFreq_DV:count_4\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_3\,
            main_2 => \LowFreq_DV:count_2\,
            main_3 => \LowFreq_DV:count_1\,
            main_4 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_6 * main_7 * main_8 * main_9 * main_10)")
        PORT MAP(
            q => \LowFreq_DV:count_5\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)")
        PORT MAP(
            q => \LowFreq_DV:count_6\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9 * main_10)")
        PORT MAP(
            q => \LowFreq_DV:count_7\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\);

    \LowFreq_DV:count_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_11)")
        PORT MAP(
            q => \LowFreq_DV:count_8\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\,
            main_11 => \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \LowFreq_DV:count_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6 * !main_7 * main_8 * main_9 * main_10) + (main_0 * main_2 * main_11)")
        PORT MAP(
            q => \LowFreq_DV:count_9\,
            clk_en => open,
            clock_0 => ClockBlock_100k,
            main_0 => \LowFreq_DV:not_last_reset\,
            main_1 => \LowFreq_DV:count_9\,
            main_2 => \LowFreq_DV:count_8\,
            main_3 => \LowFreq_DV:count_7\,
            main_4 => \LowFreq_DV:count_6\,
            main_5 => \LowFreq_DV:count_5\,
            main_6 => \LowFreq_DV:count_4\,
            main_7 => \LowFreq_DV:count_3\,
            main_8 => \LowFreq_DV:count_2\,
            main_9 => \LowFreq_DV:count_1\,
            main_10 => \LowFreq_DV:count_0\,
            main_11 => \LowFreq_DV:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\);

    \LowFreq_DV:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \LowFreq_DV:not_last_reset\,
            clk_en => open,
            clock_0 => ClockBlock_100k);

    \RTC:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => OPPS_OUT,
            clock => ClockBlock_BUS_CLK);

    \StartCollection_DB:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \StartCollection_DB:DEBOUNCER[0]:d_sync_0\,
            main_0 => Net_836_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_1);

    \StartCollection_DB:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \StartCollection_DB:DEBOUNCER[0]:d_sync_1\,
            main_0 => \StartCollection_DB:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_1);

    \StopCollection_DB:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \StopCollection_DB:DEBOUNCER[0]:d_sync_0\,
            main_0 => Net_850_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_2);

    \StopCollection_DB:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \StopCollection_DB:DEBOUNCER[0]:d_sync_1\,
            main_0 => \StopCollection_DB:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_2);

    \TakeSample_DB:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \TakeSample_DB:DEBOUNCER[0]:d_sync_0\,
            main_0 => Net_879_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_3);

    \TakeSample_DB:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \TakeSample_DB:DEBOUNCER[0]:d_sync_1\,
            main_0 => \TakeSample_DB:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_3);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000010000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000001000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_714,
            arb_int => \USBUART:Net_79\,
            usb_int => \USBUART:Net_81\,
            ept_int_8 => \USBUART:ept_int_8\,
            ept_int_7 => \USBUART:ept_int_7\,
            ept_int_6 => \USBUART:ept_int_6\,
            ept_int_5 => \USBUART:ept_int_5\,
            ept_int_4 => \USBUART:ept_int_4\,
            ept_int_3 => \USBUART:ept_int_3\,
            ept_int_2 => \USBUART:ept_int_2\,
            ept_int_1 => \USBUART:ept_int_1\,
            ept_int_0 => \USBUART:ept_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_req_7\,
            dma_req_6 => \USBUART:dma_req_6\,
            dma_req_5 => \USBUART:dma_req_5\,
            dma_req_4 => \USBUART:dma_req_4\,
            dma_req_3 => \USBUART:dma_req_3\,
            dma_req_2 => \USBUART:dma_req_2\,
            dma_req_1 => \USBUART:dma_req_1\,
            dma_req_0 => \USBUART:dma_req_0\,
            dma_termin => \USBUART:Net_824\);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_714,
            clock => ClockBlock_BUS_CLK);

    \USB_Blink_TI:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            clock => Net_946,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \USB_Blink_TI:TimerUDB:status_3\,
            status_2 => \USB_Blink_TI:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \USB_Blink_TI:TimerUDB:status_tc\);

    \USB_Blink_TI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_946,
            control_7 => \USB_Blink_TI:TimerUDB:control_7\,
            control_6 => \USB_Blink_TI:TimerUDB:control_6\,
            control_5 => \USB_Blink_TI:TimerUDB:control_5\,
            control_4 => \USB_Blink_TI:TimerUDB:control_4\,
            control_3 => \USB_Blink_TI:TimerUDB:control_3\,
            control_2 => \USB_Blink_TI:TimerUDB:control_2\,
            control_1 => \USB_Blink_TI:TimerUDB:control_1\,
            control_0 => \USB_Blink_TI:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \USB_Blink_TI:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \USB_Blink_TI:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_946,
            cs_addr_1 => \USB_Blink_TI:TimerUDB:control_7\,
            cs_addr_0 => \USB_Blink_TI:TimerUDB:per_zero\,
            z0_comb => \USB_Blink_TI:TimerUDB:per_zero\,
            f0_bus_stat_comb => \USB_Blink_TI:TimerUDB:status_3\,
            f0_blk_stat_comb => \USB_Blink_TI:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \USB_Blink_TI:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \USB_Blink_TI:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \USB_Blink_TI:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \USB_Blink_TI:TimerUDB:status_tc\,
            main_0 => \USB_Blink_TI:TimerUDB:control_7\,
            main_1 => \USB_Blink_TI:TimerUDB:per_zero\);

    \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\,
            main_0 => Net_249_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_4);

    \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Vbus_Debounce:DEBOUNCER[0]:d_sync_1\,
            main_0 => \Vbus_Debounce:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => Net_1047__SYNC_OUT_4);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

END __DEFAULT__;
