# ğŸ‘‹ Hi, I'm Erin Xu (Hua)

I'm currently a B.S./M.S. student in Electrical and Computer Engineering at the University of Michigan, with a strong interest in SoC architecture, RTL design, and custom instruction sets.


---

## ğŸ”§ Current Projects

- **CalCore-ISA**: A modular instruction set and simulation platform for structured health data processing.  
  â†’ Exploring how domain-specific ISAs can enhance edge AI applications.

- **gLayout (UMich EDA Lab)**: Graph-based rule modeling for automated layout generation and PDK validation.  
  â†’ Working on rule-driven cell factory generation and DRC-aware placement.

- **OpenVINO AI Deployment (Intel AI PC project)**:  
  â†’ Deployed diffusion/text-to-image generative models using OpenVINO Runtime on low-power platforms.

---

## ğŸ§  Research Interests

- RTL design & hardware simulation for processor datapaths  
- Instruction set architecture and low-power SoC microarchitectures  
- AI-assisted hardware design (EDA + Generative AI)  
- Embedding LLMs in edge devices & hardware-aware model deployment

---

## ğŸ“« Let's connect!

- ğŸ’» GitHub: [ErinXU2004](https://github.com/ErinXU2004)  
- ğŸ“¬ Email: erinhua@umich.edu  
- ğŸ—‚ Resume: [Erin Xu â€“ PhD Resume (PDF)](link-to-your-resume.pdf)  
- ğŸŒ Portfolio (Coming soon...)

