// Seed: 3396527716
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2;
  function id_3(input id_4 id_5, input reg id_6, input reg id_7);
    SystemTFIdentifier(id_4);
    id_3 <= id_6;
    id_2 = id_5;
  endfunction
  type_13(
      1'b0, 1
  );
  always @(posedge id_2 or posedge id_2) id_4 = id_2;
  logic id_8, id_9;
  initial begin
    id_7 = id_2;
  end
endmodule
