; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_clone_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 6, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 2, !dbg !12
  %11 = and i32 %9, 62, !dbg !12
  %12 = lshr i32 %8, 1, !dbg !12
  %13 = and i32 %12, 63, !dbg !12
  %14 = or disjoint i32 %7, %11, !dbg !13
  %15 = or disjoint i32 %7, %13, !dbg !13
  %16 = icmp slt i32 %14, 48, !dbg !14
  %17 = icmp slt i32 %15, 48, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 2, !dbg !16
  %20 = lshr i32 %8, 5, !dbg !17
  %21 = and i32 %20, 3, !dbg !17
  %22 = or disjoint i32 %19, %21, !dbg !18
  %23 = or disjoint i32 %19, %10, !dbg !18
  %24 = icmp slt i32 %22, 4, !dbg !19
  %25 = icmp slt i32 %23, 4, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %26 = sdiv i32 %.frozen, 12, !dbg !20
  %27 = sdiv i32 %15, 12, !dbg !20
  %28 = mul i32 %26, 12, !dbg !21
  %.decomposed = sub i32 %.frozen, %28, !dbg !21
  %.frozen3 = freeze i32 %15, !dbg !22
  %29 = sdiv i32 %.frozen3, 4, !dbg !22
  %30 = mul i32 %29, 4, !dbg !23
  %.decomposed4 = sub i32 %.frozen3, %30, !dbg !23
  %31 = srem i32 %29, 3, !dbg !24
  %32 = mul i32 %22, 12, !dbg !25
  %33 = add i32 %32, %.decomposed, !dbg !26
  %34 = mul i32 %26, 48, !dbg !27
  %35 = mul i32 %27, 48, !dbg !27
  %36 = add i32 %33, %34, !dbg !28
  %37 = sext i32 %36 to i64, !dbg !29
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !29
  %39 = and i1 %16, %24, !dbg !30
  %40 = and i1 %17, %25, !dbg !30
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %38, i1 %39) #2, !dbg !31
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !31
  %43 = extractvalue { i32, i32 } %41, 1, !dbg !31
  %44 = bitcast i32 %42 to float, !dbg !31
  %45 = bitcast i32 %43 to float, !dbg !31
  %46 = sext i32 %.decomposed to i64, !dbg !32
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %46, !dbg !32
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %47, i1 %16) #2, !dbg !33
  %49 = extractvalue { i32, i32 } %48, 0, !dbg !33
  %50 = extractvalue { i32, i32 } %48, 1, !dbg !33
  %51 = bitcast i32 %49 to float, !dbg !33
  %52 = bitcast i32 %50 to float, !dbg !33
  %53 = fadd float %44, %51, !dbg !34
  %54 = fadd float %45, %52, !dbg !34
  %55 = shl nsw i32 %31, 2, !dbg !35
  %56 = mul nsw i32 %.decomposed4, 12, !dbg !36
  %57 = add i32 %56, %23, !dbg !37
  %58 = add i32 %57, %35, !dbg !38
  %59 = add i32 %58, %55, !dbg !39
  %60 = sext i32 %59 to i64, !dbg !40
  %61 = getelementptr float, ptr addrspace(1) %2, i64 %60, !dbg !40
  %62 = shl i32 %8, 3, !dbg !41
  %63 = and i32 %62, 248, !dbg !41
  %64 = or disjoint i32 %63, %21, !dbg !41
  %65 = and i32 %9, 254, !dbg !41
  %66 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %63, !dbg !41
  %67 = getelementptr inbounds float, ptr addrspace(3) %66, i32 %64, !dbg !41
  %68 = bitcast float %53 to <1 x i32>, !dbg !41
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %67, <1 x i32> %68, i1 true) #2, !dbg !41
  %69 = or disjoint i32 %64, 4, !dbg !41
  %70 = lshr i32 %69, 2, !dbg !41
  %71 = getelementptr float, ptr addrspace(3) @global_smem, i32 %70, !dbg !41
  %72 = getelementptr float, ptr addrspace(3) %71, i32 %69, !dbg !41
  %73 = bitcast float %54 to <1 x i32>, !dbg !41
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %72, <1 x i32> %73, i1 true) #2, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !41
  %74 = lshr i32 %65, 2, !dbg !41
  %75 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %74, !dbg !41
  %76 = getelementptr inbounds float, ptr addrspace(3) %75, i32 %65, !dbg !41
  %77 = load i32, ptr addrspace(3) %76, align 4, !dbg !41
  %78 = or disjoint i32 %65, 1, !dbg !41
  %79 = getelementptr inbounds float, ptr addrspace(3) %75, i32 %78, !dbg !41
  %80 = load i32, ptr addrspace(3) %79, align 4, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %77, i32 %80, ptr addrspace(1) %61, i1 %40) #2, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cptu3hkvhtdzguhvabkjjsga4v4x7xzfodnktnv3kjerel6t3kqj.py", directory: "inductor_cache/pt")
!4 = !{ptr @triton_poi_fused_clone_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_1", linkageName: "triton_poi_fused_clone_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 21, scope: !7)
!23 = !DILocation(line: 31, column: 19, scope: !7)
!24 = !DILocation(line: 32, column: 26, scope: !7)
!25 = !DILocation(line: 33, column: 38, scope: !7)
!26 = !DILocation(line: 33, column: 35, scope: !7)
!27 = !DILocation(line: 33, column: 46, scope: !7)
!28 = !DILocation(line: 33, column: 43, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 59, scope: !7)
!31 = !DILocation(line: 33, column: 51, scope: !7)
!32 = !DILocation(line: 34, column: 30, scope: !7)
!33 = !DILocation(line: 34, column: 35, scope: !7)
!34 = !DILocation(line: 35, column: 18, scope: !7)
!35 = !DILocation(line: 36, column: 32, scope: !7)
!36 = !DILocation(line: 36, column: 40, scope: !7)
!37 = !DILocation(line: 36, column: 30, scope: !7)
!38 = !DILocation(line: 36, column: 37, scope: !7)
!39 = !DILocation(line: 36, column: 45, scope: !7)
!40 = !DILocation(line: 36, column: 25, scope: !7)
!41 = !DILocation(line: 36, column: 59, scope: !7)
!42 = !DILocation(line: 36, column: 4, scope: !7)
