Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:12:45 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                        Violations  
--------  --------  -------------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set         1           
TIMING-9  Warning   Unknown CDC Logic                                  1           
XDCB-5    Warning   Runtime inefficient way to find pin objects        2           
CLKC-69   Advisory  MMCME5 not driven by IO has BUFG in feedback loop  1           
CLKC-72   Advisory  Substitute PLL for MMCME5 check                    1           
CLKC-75   Advisory  MMCME5 with global clock driver has no LOC         2           
XDCB-6    Advisory  Timing constraint pointing to hierarchical pins    2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0               205620        0.011        0.000                      0               205399        0.000        0.000                       0                105730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)           Period(ns)      Frequency(MHz)
-----                         ------------           ----------      --------------
clk_pl_0                      {0.000 5.000}          10.000          100.000         
  clkfbout_primitive          {0.000 5.000}          10.000          100.000         
  clkout1_primitive           {0.000 0.800}          1.600           625.000         
    clk_wizard_0_clk_out1_o2  {0.000 1.600}          3.200           312.500         
  clkout4_primitive           {0.000 1.200}          2.400           416.667         
    clkout1_primitive_1       {0.000 3.906}          7.813           128.000         
ddr4_dimm1_sma_clk_clk_p      {0.000 2.500}          5.000           200.000         
  bank1_clkout0               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                {0.000 0.156}          0.312           3200.000        
lpddr4_sma_clk1_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_1             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_1        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_1        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_1   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_1               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_1              {0.000 0.128}          0.256           3906.248        
lpddr4_sma_clk2_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_2             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_2        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_2        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_2   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_2               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_2              {0.000 0.128}          0.256           3906.248        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            2.148        0.000                      0                38257        0.011        0.000                      0                38257        4.000        0.000                       0                 20410  
  clkfbout_primitive                                                                                                                                                            4.609        0.000                       0                     3  
  clkout1_primitive                 0.667        0.000                      0                   22        0.038        0.000                      0                   22        0.194        0.000                       0                    17  
    clk_wizard_0_clk_out1_o2        0.668        0.000                      0                 8406        0.030        0.000                      0                 8406        0.171        0.000                       0                  4057  
  clkout4_primitive                 1.492        0.000                      0                   48        0.038        0.000                      0                   48        0.594        0.000                       0                    40  
    clkout1_primitive_1             0.412        0.000                      0               158666        0.017        0.000                      0               158666        2.906        0.000                       0                 81034  
ddr4_dimm1_sma_clk_clk_p                                                                                                                                                        2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                            0.054        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                  0.054        0.000                       0                    10  
lpddr4_sma_clk1_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_1                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_1                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                0.002        0.000                       0                     9  
lpddr4_sma_clk2_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_2                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_2                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                0.002        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_primitive_1       clk_wizard_0_clk_out1_o2        8.776        0.000                      0                   72                                                                        
clk_pl_0                  clkout1_primitive_1             7.258        0.000                      0                   35                                                                        
clk_wizard_0_clk_out1_o2  clkout1_primitive_1             2.678        0.000                      0                  114                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                              clk_pl_0                  
(none)                    clkout1_primitive_1       clk_pl_0                  
(none)                                              clk_wizard_0_clk_out1_o2  
(none)                    clk_wizard_0_clk_out1_o2  clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive_1       clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive         clkout1_primitive         
(none)                    clk_pl_0                  clkout1_primitive_1       
(none)                    clk_wizard_0_clk_out1_o2  clkout1_primitive_1       
(none)                    clkout1_primitive_1       clkout1_primitive_1       
(none)                    clkout4_primitive         clkout1_primitive_1       
(none)                                              clkout4_primitive         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     pll_clk_xpll                                          
(none)                     pll_clk_xpll_1                                        
(none)                     pll_clk_xpll_2                                        
(none)                     pll_clktoxphy[0]                                      
(none)                     pll_clktoxphy[0]_1                                    
(none)                     pll_clktoxphy[0]_2                                    
(none)                     pll_clktoxphy[2]                                      
(none)                     pll_clktoxphy[2]_1                                    
(none)                     pll_clktoxphy[2]_2                                    
(none)                                                bank1_xpll0_fifo_rd_clk    
(none)                                                bank1_xpll0_fifo_rd_clk_1  
(none)                                                bank1_xpll0_fifo_rd_clk_2  
(none)                                                clk_pl_0                   
(none)                                                clk_wizard_0_clk_out1_o2   
(none)                                                clkout1_primitive          
(none)                                                clkout1_primitive_1        
(none)                                                clkout4_primitive          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.219ns (2.876%)  route 7.395ns (97.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.078ns, distribution 2.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.733    10.793    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X2Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.112    13.167    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/clkb
    RAMB36_X2Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKL
                         clock pessimism              0.214    13.381    
                         clock uncertainty           -0.111    13.270    
    RAMB36_X2Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    12.941    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRU[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.219ns (2.876%)  route 7.395ns (97.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.078ns, distribution 2.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.733    10.793    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X2Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRU[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.112    13.167    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/clkb
    RAMB36_X2Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKU
                         clock pessimism              0.214    13.381    
                         clock uncertainty           -0.111    13.270    
    RAMB36_X2Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[10])
                                                     -0.329    12.941    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRU[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.219ns (2.983%)  route 7.121ns (97.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 12.981 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.078ns, distribution 1.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.460    10.519    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X3Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRU[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.926    12.981    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKU
                         clock pessimism              0.249    13.230    
                         clock uncertainty           -0.111    13.119    
    RAMB36_X3Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[10])
                                                     -0.329    12.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.219ns (3.005%)  route 7.070ns (96.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 12.981 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.078ns, distribution 1.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.408    10.468    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X3Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.926    12.981    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLKL
                         clock pessimism              0.249    13.230    
                         clock uncertainty           -0.111    13.119    
    RAMB36_X3Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    12.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.219ns (2.879%)  route 7.387ns (97.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 13.433 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.378ns (routing 1.078ns, distribution 2.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.726    10.785    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X0Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.378    13.433    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKL
                         clock pessimism              0.173    13.606    
                         clock uncertainty           -0.111    13.495    
    RAMB36_X0Y70         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    13.166    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.219ns (3.038%)  route 6.990ns (96.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 12.971 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 2.916ns (routing 1.078ns, distribution 1.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.328    10.388    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X4Y66         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.916    12.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X4Y66         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
                         clock pessimism              0.249    13.220    
                         clock uncertainty           -0.111    13.109    
    RAMB36_X4Y66         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    12.780    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 0.219ns (2.898%)  route 7.338ns (97.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 13.432 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.377ns (routing 1.078ns, distribution 2.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.676    10.735    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X0Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.377    13.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLKL
                         clock pessimism              0.173    13.605    
                         clock uncertainty           -0.111    13.494    
    RAMB36_X0Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    13.165    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRBWRADDRU[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 0.219ns (2.898%)  route 7.338ns (97.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns = ( 13.432 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.377ns (routing 1.078ns, distribution 2.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.676    10.735    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X0Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ADDRBWRADDRU[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.377    13.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLKU
                         clock pessimism              0.173    13.605    
                         clock uncertainty           -0.111    13.494    
    RAMB36_X0Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[10])
                                                     -0.329    13.165    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.219ns (2.940%)  route 7.229ns (97.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.429ns = ( 13.429 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.374ns (routing 1.078ns, distribution 2.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.568    10.627    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X0Y67         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.374    13.429    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y67         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
                         clock pessimism              0.173    13.602    
                         clock uncertainty           -0.111    13.491    
    RAMB36_X0Y67         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[10])
                                                     -0.329    13.162    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 0.219ns (2.948%)  route 7.210ns (97.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 13.428 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.244ns, distribution 1.832ns)
  Clock Net Delay (Destination): 3.373ns (routing 1.078ns, distribution 2.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.076     3.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/dest_clk
    SLICE_X220Y237       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.271 f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/xpm_cdc_en_deep_strg_o/syncstages_ff_reg[1]/Q
                         net (fo=12, routed)          0.662     3.932    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/dest_out
    SLICE_X219Y241       LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.127     4.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_3/O
                         net (fo=215, routed)         6.549    10.608    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[8]
    RAMB36_X0Y67         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.373    13.428    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y67         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                         clock pessimism              0.173    13.601    
                         clock uncertainty           -0.111    13.490    
    RAMB36_X0Y67         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[10])
                                                     -0.329    13.161    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  2.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1265]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.093ns (36.905%)  route 0.159ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      2.648ns (routing 1.078ns, distribution 1.570ns)
  Clock Net Delay (Destination): 3.128ns (routing 1.244ns, distribution 1.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.648     2.703    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X6Y38         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y38         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[25])
                                                      0.093     2.796 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[25]
                         net (fo=1, routed)           0.159     2.955    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1265]
    SLICE_X202Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1265]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.128     3.231    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X202Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1265]/C
                         clock pessimism             -0.326     2.905    
    SLICE_X202Y151       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.039     2.944    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1265]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3044]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.092ns (19.913%)  route 0.370ns (80.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.851ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      3.176ns (routing 1.078ns, distribution 2.098ns)
  Clock Net Delay (Destination): 3.748ns (routing 1.244ns, distribution 2.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.176     3.231    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y75         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y75         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.323 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/DOUTBDOUT[16]
                         net (fo=1, routed)           0.370     3.693    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3044]
    SLICE_X57Y283        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3044]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.748     3.851    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X57Y283        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3044]/C
                         clock pessimism             -0.208     3.643    
    SLICE_X57Y283        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.039     3.682    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3044]
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[853]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.099ns (38.372%)  route 0.159ns (61.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.824ns (routing 1.078ns, distribution 1.746ns)
  Clock Net Delay (Destination): 3.322ns (routing 1.244ns, distribution 2.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.824     2.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y39         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y39         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[17])
                                                      0.099     2.978 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DOUTBDOUT[17]
                         net (fo=1, routed)           0.159     3.137    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[853]
    SLICE_X186Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[853]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.322     3.425    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y154       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[853]/C
                         clock pessimism             -0.340     3.085    
    SLICE_X186Y154       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.125    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[853]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2740]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.087ns (35.656%)  route 0.157ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      3.363ns (routing 1.078ns, distribution 2.285ns)
  Clock Net Delay (Destination): 3.891ns (routing 1.244ns, distribution 2.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.363     3.418    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X0Y64         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y64         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     3.505 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[0]
                         net (fo=1, routed)           0.157     3.662    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2740]
    SLICE_X26Y252        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2740]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.891     3.994    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X26Y252        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2740]/C
                         clock pessimism             -0.383     3.611    
    SLICE_X26Y252        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.039     3.650    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2740]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3396]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.087ns (35.950%)  route 0.155ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.855ns (routing 1.078ns, distribution 1.777ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.244ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.855     2.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y73         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y73         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     2.997 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DOUTBDOUT[0]
                         net (fo=1, routed)           0.155     3.152    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3396]
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3396]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.344     3.447    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3396]/C
                         clock pessimism             -0.348     3.099    
    SLICE_X130Y288       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     3.139    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3396]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.084ns (39.555%)  route 0.128ns (60.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      2.189ns (routing 0.707ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.557ns (routing 0.872ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.189     2.231    <hidden>
    SLICE_X107Y188       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y188       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     2.281 r  <hidden>
                         net (fo=7, routed)           0.111     2.392    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/cfg_en
    SLICE_X107Y187       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.034     2.426 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.017     2.443    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/next_state__0[0]
    SLICE_X107Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.557     2.637    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/cfg_clk
    SLICE_X107Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state_reg[0]/C
                         clock pessimism             -0.242     2.395    
    SLICE_X107Y187       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1060]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.087ns (35.510%)  route 0.158ns (64.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.842ns (routing 1.078ns, distribution 1.764ns)
  Clock Net Delay (Destination): 3.328ns (routing 1.244ns, distribution 2.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.842     2.897    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y47         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y47         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     2.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[0]
                         net (fo=1, routed)           0.158     3.142    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1060]
    SLICE_X186Y184       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1060]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.328     3.431    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y184       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1060]/C
                         clock pessimism             -0.340     3.091    
    SLICE_X186Y184       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.038     3.129    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1060]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3324]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.087ns (35.125%)  route 0.161ns (64.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.849ns (routing 1.078ns, distribution 1.771ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.244ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.849     2.904    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y72         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     2.991 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DOUTBDOUT[0]
                         net (fo=1, routed)           0.161     3.152    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3324]
    SLICE_X130Y284       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.344     3.447    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y284       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3324]/C
                         clock pessimism             -0.348     3.099    
    SLICE_X130Y284       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.039     3.138    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3324]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[3].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1853]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.087ns (34.118%)  route 0.168ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      2.661ns (routing 1.078ns, distribution 1.583ns)
  Clock Net Delay (Destination): 3.140ns (routing 1.244ns, distribution 1.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.661     2.716    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[3].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X7Y50         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[3].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y50         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[29])
                                                      0.087     2.803 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[3].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/DOUTBDOUT[29]
                         net (fo=1, routed)           0.168     2.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1853]
    SLICE_X205Y199       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1853]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.140     3.243    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y199       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1853]/C
                         clock pessimism             -0.326     2.917    
    SLICE_X205Y199       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.039     2.956    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1853]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.092ns (36.948%)  route 0.157ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      3.108ns (routing 1.078ns, distribution 2.030ns)
  Clock Net Delay (Destination): 3.615ns (routing 1.244ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.108     3.163    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X2Y44         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y44         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.255 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[16]
                         net (fo=1, routed)           0.157     3.412    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[52]
    SLICE_X114Y172       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.615     3.718    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X114Y172       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[52]/C
                         clock pessimism             -0.361     3.357    
    SLICE_X114Y172       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     3.397    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X215Y116   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X111Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X107Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X107Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X111Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X111Y159   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X113Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S1/CLK
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       10.000      90.000     MMCM_X8Y0        vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X215Y116   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X215Y116   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X111Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X111Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X215Y116   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X215Y116   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X221Y238   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X111Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X111Y161   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.935         10.000      9.065      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.240ns (27.966%)  route 0.618ns (72.034%))
  Logic Levels:           2  (LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 4.222 - 1.600 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.549ns (routing 0.772ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.267ns (routing 0.677ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.549     3.636    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.726 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/Q
                         net (fo=5, routed)           0.336     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/A1
    SLICE_X201Y111       RAMS32 (Prop_H6LUT_SLICEM_ADR1_O)
                                                      0.121     4.183 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/SP/O
                         net (fo=1, routed)           0.211     4.394    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/data_o
    SLICE_X200Y109       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.029     4.423 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.071     4.494    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.267     4.222    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism              0.964     5.186    
                         clock uncertainty           -0.032     5.154    
    SLICE_X200Y109       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.162    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                          5.162    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.218ns (28.903%)  route 0.536ns (71.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 4.219 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.677ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.465     4.194    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X204Y92        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.126     4.320 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     4.391    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.264     4.219    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
                         clock pessimism              0.930     5.149    
                         clock uncertainty           -0.032     5.117    
    SLICE_X204Y92        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.125    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          5.125    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.177ns (34.694%)  route 0.333ns (65.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4.185 - 1.600 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.575ns (routing 0.772ns, distribution 1.803ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.677ns, distribution 1.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.575     3.662    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X192Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.754 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.172     3.926    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X192Y109       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     4.011 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_i_1/O
                         net (fo=1, routed)           0.161     4.172    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in
    SLICE_X193Y109       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.230     4.185    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y109       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                         clock pessimism              0.968     5.153    
                         clock uncertainty           -0.032     5.120    
    SLICE_X193Y109       SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.023     5.097    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5
  -------------------------------------------------------------------
                         required time                          5.097    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.092ns (21.095%)  route 0.344ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.344     4.073    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism              0.964     5.185    
                         clock uncertainty           -0.032     5.153    
    SLICE_X200Y111       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.092ns (21.095%)  route 0.344ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.344     4.073    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.964     5.185    
                         clock uncertainty           -0.032     5.153    
    SLICE_X200Y111       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.092ns (21.095%)  route 0.344ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.344     4.073    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism              0.964     5.185    
                         clock uncertainty           -0.032     5.153    
    SLICE_X200Y111       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.092ns (21.095%)  route 0.344ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.344     4.073    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.964     5.185    
                         clock uncertainty           -0.032     5.153    
    SLICE_X200Y111       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.092ns (21.095%)  route 0.344ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.964ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 0.772ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.550     3.637    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.729 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.344     4.073    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.964     5.185    
                         clock uncertainty           -0.032     5.153    
    SLICE_X200Y111       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.223ns (41.311%)  route 0.317ns (58.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.549ns (routing 0.772ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.549     3.636    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.728 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.254     3.982    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X200Y111       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.131     4.113 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.063     4.176    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.980     5.201    
                         clock uncertainty           -0.032     5.169    
    SLICE_X200Y111       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     5.177    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.230ns (43.494%)  route 0.299ns (56.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 4.221 - 1.600 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.980ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.549ns (routing 0.772ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.677ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.549     3.636    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     3.728 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.254     3.982    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X200Y111       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.138     4.120 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.045     4.165    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[1]
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.266     4.221    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.980     5.201    
                         clock uncertainty           -0.032     5.169    
    SLICE_X200Y111       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     5.177    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.177    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.548ns (routing 0.463ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.553ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.548     1.657    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y109       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y109       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.771 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/Q
                         net (fo=1, routed)           0.016     1.787    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_n_0
    SLICE_X193Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.849     2.678    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/C
                         clock pessimism             -0.963     1.714    
    SLICE_X193Y109       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.749    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.080ns (41.986%)  route 0.111ns (58.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.096     1.827    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
    SLICE_X200Y111       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     1.857 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.015     1.872    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[3]
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.949     1.709    
    SLICE_X200Y111       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.744    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.378%)  route 0.164ns (76.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.895    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.929     1.729    
    SLICE_X200Y111       FDRE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.762    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.378%)  route 0.164ns (76.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.895    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.929     1.729    
    SLICE_X200Y111       FDRE (Hold_AFF_SLICEL_C_CE)
                                                      0.033     1.762    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.378%)  route 0.164ns (76.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.895    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.929     1.729    
    SLICE_X200Y111       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.762    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.378%)  route 0.164ns (76.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.895    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.929     1.729    
    SLICE_X200Y111       FDRE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.762    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.050ns (23.162%)  route 0.166ns (76.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y109       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.166     1.897    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.929     1.729    
    SLICE_X200Y111       FDRE (Hold_CFF2_SLICEL_C_CE)
                                                      0.032     1.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.774%)  route 0.117ns (58.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.731 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/Q
                         net (fo=6, routed)           0.100     1.831    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
    SLICE_X200Y111       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.034     1.865 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[0]_i_1/O
                         net (fo=1, routed)           0.017     1.882    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[0]
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.949     1.709    
    SLICE_X200Y111       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.744    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.050ns (24.510%)  route 0.154ns (75.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Net Delay (Source):      1.581ns (routing 0.463ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.553ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.581     1.690    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y109       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.740 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.154     1.894    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.853     2.682    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.963     1.718    
    SLICE_X194Y109       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.753    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.081ns (39.373%)  route 0.125ns (60.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.572ns (routing 0.463ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.553ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.572     1.681    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y111       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.731 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.101     1.832    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
    SLICE_X200Y111       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     1.863 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.024     1.887    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.829     2.658    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X200Y111       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.949     1.709    
    SLICE_X200Y111       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.744    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         1.600       0.387      SLICE_X193Y109  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         1.600       0.665      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Min Period        n/a     MBUFGCE/I       n/a            0.935         1.600       0.665      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         1.600       0.666      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X204Y92   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y109  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y109  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y109  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y109  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X200Y111  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.296ns (50.440%)  route 1.273ns (49.560%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 5.803 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.755ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[7])
                                                      1.002     4.469 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[7]
                         net (fo=1, routed)           0.318     4.787    <hidden>
    SLICE_X42Y28         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.117     4.904 r  <hidden>
                         net (fo=2, routed)           0.167     5.071    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.028     5.099 r  <hidden>
                         net (fo=10, routed)          0.194     5.294    <hidden>
    SLICE_X43Y25         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.094     5.388 r  <hidden>
                         net (fo=2, routed)           0.298     5.685    <hidden>
    SLICE_X44Y25         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.055     5.740 r  <hidden>
                         net (fo=1, routed)           0.296     6.036    <hidden>
    SLICE_X44Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.256     5.803    <hidden>
    SLICE_X44Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.744    
                         clock uncertainty           -0.047     6.696    
    SLICE_X44Y25         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     6.704    <hidden>
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.410ns (17.590%)  route 1.921ns (82.410%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 5.764 - 3.200 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.882ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.755ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.534     3.613    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y51         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.705 f  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=6, routed)           0.506     4.211    <hidden>
    SLICE_X60Y49         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.053     4.264 f  <hidden>
                         net (fo=2, routed)           0.307     4.571    <hidden>
    SLICE_X65Y47         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.084     4.655 r  <hidden>
                         net (fo=1, routed)           0.218     4.873    <hidden>
    SLICE_X65Y47         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     4.962 f  <hidden>
                         net (fo=6, routed)           0.484     5.446    <hidden>
    SLICE_X56Y41         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.092     5.538 r  <hidden>
                         net (fo=1, routed)           0.406     5.944    <hidden>
    SLICE_X57Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.217     5.764    <hidden>
    SLICE_X57Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.705    
                         clock uncertainty           -0.047     6.657    
    SLICE_X57Y41         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     6.664    <hidden>
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.hw_intr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.211ns (9.244%)  route 2.072ns (90.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.787 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.755ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.818     5.406    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y54         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     5.526 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar[7]_i_1/O
                         net (fo=3, routed)           0.254     5.780    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.hw_intr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     5.787    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.hw_intr_reg[7]/C
                         clock pessimism              0.888     6.675    
                         clock uncertainty           -0.047     6.627    
    SLICE_X49Y54         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.123     6.504    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[7].EDGE_DETECT_GEN.hw_intr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.211ns (9.244%)  route 2.072ns (90.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.787 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.755ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.818     5.406    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y54         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     5.526 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar[7]_i_1/O
                         net (fo=3, routed)           0.254     5.780    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     5.787    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg[7]/C
                         clock pessimism              0.888     6.675    
                         clock uncertainty           -0.047     6.627    
    SLICE_X49Y54         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.123     6.504    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg[7]
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].isr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.211ns (9.244%)  route 2.072ns (90.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.787 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.755ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.818     5.406    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y54         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     5.526 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar[7]_i_1/O
                         net (fo=3, routed)           0.254     5.780    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].isr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     5.787    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y54         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].isr_reg[7]/C
                         clock pessimism              0.888     6.675    
                         clock uncertainty           -0.047     6.627    
    SLICE_X49Y54         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.123     6.504    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[7].isr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.170ns (7.065%)  route 2.236ns (92.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 5.794 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.755ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.896     5.484    vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X48Y55         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.079     5.563 r  vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[2].sie[2]_i_1/O
                         net (fo=1, routed)           0.340     5.903    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]_0
    SLICE_X48Y55         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.247     5.794    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X48Y55         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]/C
                         clock pessimism              0.888     6.682    
                         clock uncertainty           -0.047     6.635    
    SLICE_X48Y55         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     6.643    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[2].sie_reg[2]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0RLAST
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.444ns (28.796%)  route 1.098ns (71.204%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 5.635 - 3.200 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.558ns (routing 0.882ns, distribution 1.676ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.755ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.558     3.637    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.729 f  <hidden>
                         net (fo=2, routed)           0.227     3.956    <hidden>
    SLICE_X52Y27         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.128     4.084 f  <hidden>
                         net (fo=4, routed)           0.180     4.264    <hidden>
    SLICE_X51Y27         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.391 r  <hidden>
                         net (fo=12, routed)          0.299     4.690    <hidden>
    SLICE_X43Y27         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.097     4.787 r  <hidden>
                         net (fo=1, routed)           0.392     5.179    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_rlast
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0RLAST
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.088     5.635    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                         clock pessimism              0.941     6.576    
                         clock uncertainty           -0.047     6.529    
    PS9_X0Y0             PS9 (Setup_PS9_MAXIGP0ACLK_MAXIGP0RLAST)
                                                     -0.603     5.926    vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst
  -------------------------------------------------------------------
                         required time                          5.926    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.hw_intr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.899%)  route 2.030ns (90.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 5.792 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.755ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.776     5.364    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y59         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132     5.496 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar[13]_i_1/O
                         net (fo=3, routed)           0.254     5.750    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.hw_intr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.245     5.792    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.hw_intr_reg[13]/C
                         clock pessimism              0.888     6.680    
                         clock uncertainty           -0.047     6.632    
    SLICE_X49Y59         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.123     6.509    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.hw_intr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.899%)  route 2.030ns (90.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 5.792 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.755ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.776     5.364    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y59         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132     5.496 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar[13]_i_1/O
                         net (fo=3, routed)           0.254     5.750    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.245     5.792    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg[13]/C
                         clock pessimism              0.888     6.680    
                         clock uncertainty           -0.047     6.632    
    SLICE_X49Y59         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.123     6.509    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg[13]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].isr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.899%)  route 2.030ns (90.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 5.792 - 3.200 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.755ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.776     5.364    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X49Y59         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132     5.496 r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar[13]_i_1/O
                         net (fo=3, routed)           0.254     5.750    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].IAR_NORMAL_MODE_GEN.iar_reg0
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].isr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.245     5.792    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X49Y59         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].isr_reg[13]/C
                         clock pessimism              0.888     6.680    
                         clock uncertainty           -0.047     6.632    
    SLICE_X49Y59         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.123     6.509    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/REG_GEN[13].isr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.509    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.601%)  route 0.117ns (70.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.597ns (routing 0.548ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.655ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.597     1.701    <hidden>
    SLICE_X69Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.750 r  <hidden>
                         net (fo=2, routed)           0.117     1.867    <hidden>
    SLICE_X66Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.864     2.686    <hidden>
    SLICE_X66Y79         FDRE                                         r  <hidden>
                         clock pessimism             -0.885     1.801    
    SLICE_X66Y79         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     1.836    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.944ns
  Clock Net Delay (Source):      1.564ns (routing 0.548ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.655ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.564     1.668    <hidden>
    SLICE_X67Y57         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.778 r  <hidden>
                         net (fo=1, routed)           0.017     1.795    <hidden>
    SLICE_X67Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.847     2.669    <hidden>
    SLICE_X67Y57         FDRE                                         r  <hidden>
                         clock pessimism             -0.944     1.725    
    SLICE_X67Y57         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.760    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      1.564ns (routing 0.548ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.655ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.564     1.668    <hidden>
    SLICE_X67Y60         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.778 r  <hidden>
                         net (fo=1, routed)           0.017     1.795    <hidden>
    SLICE_X67Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X67Y60         FDRE                                         r  <hidden>
                         clock pessimism             -0.940     1.725    
    SLICE_X67Y60         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.760    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Net Delay (Source):      1.573ns (routing 0.548ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.655ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.573     1.677    <hidden>
    SLICE_X67Y80         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.787 r  <hidden>
                         net (fo=1, routed)           0.017     1.804    <hidden>
    SLICE_X67Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X67Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.941     1.734    
    SLICE_X67Y80         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.769    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Net Delay (Source):      1.568ns (routing 0.548ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.655ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.568     1.672    <hidden>
    SLICE_X69Y79         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.782 r  <hidden>
                         net (fo=1, routed)           0.017     1.799    <hidden>
    SLICE_X69Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.840     2.662    <hidden>
    SLICE_X69Y79         FDRE                                         r  <hidden>
                         clock pessimism             -0.933     1.729    
    SLICE_X69Y79         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.764    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      1.573ns (routing 0.548ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.655ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.573     1.677    <hidden>
    SLICE_X67Y78         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.787 r  <hidden>
                         net (fo=1, routed)           0.017     1.804    <hidden>
    SLICE_X67Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.853     2.675    <hidden>
    SLICE_X67Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.940     1.734    
    SLICE_X67Y78         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.769    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.936ns
  Clock Net Delay (Source):      1.561ns (routing 0.548ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.655ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.561     1.665    <hidden>
    SLICE_X63Y57         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.775 r  <hidden>
                         net (fo=1, routed)           0.017     1.792    <hidden>
    SLICE_X63Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.836     2.658    <hidden>
    SLICE_X63Y57         FDRE                                         r  <hidden>
                         clock pessimism             -0.936     1.722    
    SLICE_X63Y57         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.757    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Net Delay (Source):      1.563ns (routing 0.548ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.655ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.563     1.667    <hidden>
    SLICE_X63Y60         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.777 r  <hidden>
                         net (fo=1, routed)           0.017     1.794    <hidden>
    SLICE_X63Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.839     2.661    <hidden>
    SLICE_X63Y60         FDRE                                         r  <hidden>
                         clock pessimism             -0.937     1.724    
    SLICE_X63Y60         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.759    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Net Delay (Source):      1.576ns (routing 0.548ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.655ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.576     1.680    <hidden>
    SLICE_X65Y81         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.790 r  <hidden>
                         net (fo=1, routed)           0.017     1.807    <hidden>
    SLICE_X65Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.861     2.683    <hidden>
    SLICE_X65Y81         FDRE                                         r  <hidden>
                         clock pessimism             -0.946     1.737    
    SLICE_X65Y81         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.772    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.474ns (routing 0.548ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.474     1.578    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X85Y46         SRL16E                                       r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     1.689 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.017     1.706    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/Q
    SLICE_X85Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X85Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0/C
                         clock pessimism             -0.927     1.635    
    SLICE_X85Y46         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.670    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1_o2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         3.200       0.343      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X83Y53  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X57Y41  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y40  <hidden>
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y40  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y33  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y33  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y33  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y33  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X63Y33  <hidden>
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X83Y53  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X83Y53  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X57Y41  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X57Y41  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X83Y53  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X83Y53  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X57Y41  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X57Y41  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X63Y40  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.178ns (26.807%)  route 0.486ns (73.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.982 - 2.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.767ns, distribution 1.747ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.668ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.514     3.601    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     3.691 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/Q
                         net (fo=1, routed)           0.167     3.858    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0_n_0
    SLICE_X243Y94        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.946 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.319     4.265    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.227     4.982    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism              0.932     5.914    
                         clock uncertainty           -0.034     5.879    
    SLICE_X245Y94        FDSE (Setup_AFF2_SLICEM_C_S)
                                                     -0.123     5.756    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.178ns (26.807%)  route 0.486ns (73.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.982 - 2.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.767ns, distribution 1.747ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.668ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.514     3.601    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     3.691 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/Q
                         net (fo=1, routed)           0.167     3.858    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0_n_0
    SLICE_X243Y94        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.946 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.319     4.265    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.227     4.982    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.932     5.914    
                         clock uncertainty           -0.034     5.879    
    SLICE_X245Y94        FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.123     5.756    vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.178ns (26.807%)  route 0.486ns (73.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.982 - 2.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.767ns, distribution 1.747ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.668ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.514     3.601    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     3.691 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/Q
                         net (fo=1, routed)           0.167     3.858    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0_n_0
    SLICE_X243Y94        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.946 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.319     4.265    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.227     4.982    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.932     5.914    
                         clock uncertainty           -0.034     5.879    
    SLICE_X245Y94        FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.123     5.756    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.178ns (26.807%)  route 0.486ns (73.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.982 - 2.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.767ns, distribution 1.747ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.668ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.514     3.601    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     3.691 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0/Q
                         net (fo=1, routed)           0.167     3.858    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__0_n_0
    SLICE_X243Y94        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.946 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.319     4.265    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X245Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.227     4.982    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.932     5.914    
                         clock uncertainty           -0.034     5.879    
    SLICE_X245Y94        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.123     5.756    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.165ns (23.810%)  route 0.528ns (76.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 4.990 - 2.400 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.767ns, distribution 1.749ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.668ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.516     3.603    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     3.694 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.243     3.937    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X245Y94        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.074     4.011 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.285     4.296    vitis_design_i/proc_sys_reset_6/U0/SEQ_n_4
    SLICE_X246Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.235     4.990    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X246Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.970     5.960    
                         clock uncertainty           -0.034     5.925    
    SLICE_X246Y94        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     5.933    vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.175ns (25.216%)  route 0.519ns (74.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 4.982 - 2.400 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.987ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.767ns, distribution 1.749ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.668ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.516     3.603    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     3.694 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.243     3.937    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X245Y94        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     4.021 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.276     4.297    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1_n_0
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.227     4.982    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.987     5.969    
                         clock uncertainty           -0.034     5.934    
    SLICE_X245Y94        FDSE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     5.941    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.177ns (31.213%)  route 0.390ns (68.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 4.980 - 2.400 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.932ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.516ns (routing 0.767ns, distribution 1.749ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.668ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.516     3.603    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.693 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.333     4.026    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en
    SLICE_X243Y94        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.087     4.113 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.057     4.170    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0__0
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.225     4.980    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.932     5.912    
                         clock uncertainty           -0.034     5.877    
    SLICE_X243Y94        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     5.883    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          5.883    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.219ns (35.494%)  route 0.398ns (64.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4.989 - 2.400 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.987ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.524ns (routing 0.767ns, distribution 1.757ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.668ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.524     3.611    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y94        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     3.702 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.325     4.027    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X242Y94        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.128     4.155 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.073     4.228    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.234     4.989    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.987     5.976    
                         clock uncertainty           -0.034     5.941    
    SLICE_X242Y94        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     5.948    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.948    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.179ns (31.064%)  route 0.397ns (68.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 4.980 - 2.400 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.524ns (routing 0.767ns, distribution 1.757ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.668ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.524     3.611    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y94        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.701 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.333     4.034    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt[3]
    SLICE_X243Y94        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     4.123 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.064     4.187    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.225     4.980    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.970     5.950    
                         clock uncertainty           -0.034     5.915    
    SLICE_X243Y94        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     5.922    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.750%)  route 0.381ns (64.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4.989 - 2.400 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.970ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.767ns, distribution 1.747ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.668ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.514     3.601    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X243Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y93        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     3.692 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.323     4.015    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/scndry_out
    SLICE_X242Y93        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121     4.136 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.058     4.194    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.234     4.989    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.970     5.959    
                         clock uncertainty           -0.034     5.924    
    SLICE_X242Y93        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     5.931    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  1.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.521ns (routing 0.461ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.550ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.521     1.629    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        SRL16E                                       r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.743 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.759    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/Q
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.807     2.635    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.949     1.686    
    SLICE_X243Y94        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.721    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.071ns (36.788%)  route 0.122ns (63.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.550ns (routing 0.461ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.550ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.550     1.658    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y94        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.707 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.106     1.813    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_0_in
    SLICE_X245Y94        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.022     1.835 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.016     1.851    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1_n_0
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.810     2.638    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism             -0.896     1.742    
    SLICE_X245Y94        FDSE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.777    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.714%)  route 0.167ns (77.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.167     1.875    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.778    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.714%)  route 0.167ns (77.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.167     1.875    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.778    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.450%)  route 0.112ns (69.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.555ns (routing 0.461ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.555     1.663    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y93        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.712 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.112     1.824    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_1_in4_in
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.949     1.691    
    SLICE_X242Y93        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.726    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.082ns (38.300%)  route 0.132ns (61.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.550ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.108     1.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en
    SLICE_X243Y94        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.033     1.849 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.024     1.873    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.807     2.635    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.896     1.739    
    SLICE_X243Y94        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.774    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.505%)  route 0.169ns (77.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.169     1.877    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                      0.031     1.776    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.505%)  route 0.169ns (77.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.169     1.877    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_EFF_SLICEL_C_CE)
                                                      0.031     1.776    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.398%)  route 0.170ns (77.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.170     1.878    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_CFF2_SLICEL_C_CE)
                                                      0.032     1.777    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.398%)  route 0.170ns (77.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.551ns (routing 0.461ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.551     1.659    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X245Y94        FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y94        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.708 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.170     1.878    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X242Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.896     1.745    
    SLICE_X242Y94        FDRE (Hold_CFF_SLICEL_C_CE)
                                                      0.032     1.777    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout4_primitive
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         2.400       1.187      SLICE_X243Y94  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         2.400       1.465      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Min Period        n/a     MMCME5/CLKIN1   n/a            0.934         2.400       1.466      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKOUT3  n/a            0.934         2.400       1.466      MMCM_X8Y0      vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X246Y94  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       2.400       97.600     MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X243Y94  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X243Y94  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X246Y94  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X246Y94  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X243Y94  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X243Y94  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0      vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21   vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X246Y94  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X246Y94  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X242Y93  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2780]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.219ns (2.989%)  route 7.107ns (97.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 13.050 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.019ns (routing 1.027ns, distribution 1.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.038    13.731    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X36Y260        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.858 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2780]_i_1/O
                         net (fo=1, routed)           0.069    13.927    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2780]
    SLICE_X36Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2780]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.019    13.050    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X36Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2780]/C
                         clock pessimism              1.346    14.397    
                         clock uncertainty           -0.066    14.331    
    SLICE_X36Y260        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    14.339    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2780]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2802]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 0.209ns (2.853%)  route 7.115ns (97.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.049 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.018ns (routing 1.027ns, distribution 1.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.039    13.732    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X38Y260        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.117    13.849 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2802]_i_1/O
                         net (fo=1, routed)           0.076    13.925    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2802]
    SLICE_X38Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2802]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.018    13.049    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X38Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2802]/C
                         clock pessimism              1.346    14.396    
                         clock uncertainty           -0.066    14.330    
    SLICE_X38Y260        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    14.338    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2802]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3004]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.222ns (3.065%)  route 7.022ns (96.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.054 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.263ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.027ns, distribution 1.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.952    13.645    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X59Y285        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.130    13.775 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[3004]_i_1/O
                         net (fo=1, routed)           0.070    13.845    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[3004]
    SLICE_X59Y285        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3004]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.023    13.054    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X59Y285        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3004]/C
                         clock pessimism              1.263    14.317    
                         clock uncertainty           -0.066    14.251    
    SLICE_X59Y285        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007    14.258    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3004]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3008]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 0.177ns (2.420%)  route 7.138ns (97.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.042 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.011ns (routing 1.027ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.069    13.762    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X58Y281        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.085    13.847 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[3008]_i_1/O
                         net (fo=1, routed)           0.069    13.916    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[3008]
    SLICE_X58Y281        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3008]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.011    13.042    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X58Y281        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3008]/C
                         clock pessimism              1.346    14.389    
                         clock uncertainty           -0.066    14.323    
    SLICE_X58Y281        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    14.331    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3008]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2744]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 0.163ns (2.230%)  route 7.148ns (97.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 13.039 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.008ns (routing 1.027ns, distribution 1.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.072    13.765    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X40Y254        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071    13.836 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2744]_i_1/O
                         net (fo=1, routed)           0.076    13.912    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2744]
    SLICE_X40Y254        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2744]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.008    13.039    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X40Y254        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2744]/C
                         clock pessimism              1.346    14.386    
                         clock uncertainty           -0.066    14.320    
    SLICE_X40Y254        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    14.328    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2744]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2922]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 0.219ns (2.996%)  route 7.090ns (97.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 13.042 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.010ns (routing 1.027ns, distribution 1.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.021    13.714    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X52Y275        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.841 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2922]_i_1/O
                         net (fo=1, routed)           0.069    13.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2922]
    SLICE_X52Y275        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2922]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.010    13.042    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X52Y275        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2922]/C
                         clock pessimism              1.346    14.388    
                         clock uncertainty           -0.066    14.322    
    SLICE_X52Y275        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    14.330    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2922]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2792]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.211ns (2.884%)  route 7.105ns (97.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 13.050 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.019ns (routing 1.027ns, distribution 1.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.032    13.725    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X36Y260        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    13.844 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2792]_i_1/O
                         net (fo=1, routed)           0.073    13.917    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2792]
    SLICE_X36Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2792]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.019    13.050    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X36Y260        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2792]/C
                         clock pessimism              1.346    14.397    
                         clock uncertainty           -0.066    14.331    
    SLICE_X36Y260        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    14.338    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2792]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2836]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 0.219ns (2.994%)  route 7.095ns (97.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 13.048 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.017ns (routing 1.027ns, distribution 1.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.026    13.719    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X38Y270        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.846 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[2836]_i_1/O
                         net (fo=1, routed)           0.069    13.915    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[2836]
    SLICE_X38Y270        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2836]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.017    13.048    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X38Y270        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2836]/C
                         clock pessimism              1.346    14.395    
                         clock uncertainty           -0.066    14.329    
    SLICE_X38Y270        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    14.337    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[2836]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3016]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 0.177ns (2.422%)  route 7.131ns (97.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.042 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.011ns (routing 1.027ns, distribution 1.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        7.062    13.755    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X58Y282        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.085    13.840 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[3016]_i_1/O
                         net (fo=1, routed)           0.069    13.909    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[3016]
    SLICE_X58Y282        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3016]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.011    13.042    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X58Y282        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3016]/C
                         clock pessimism              1.346    14.389    
                         clock uncertainty           -0.066    14.323    
    SLICE_X58Y282        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    14.331    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3016]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3005]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 0.232ns (3.208%)  route 6.999ns (96.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.054 - 7.813 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.263ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.202ns, distribution 2.069ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.027ns, distribution 1.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.271     6.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.952    13.645    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X59Y285        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.140    13.785 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[3005]_i_1/O
                         net (fo=1, routed)           0.047    13.832    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[3005]
    SLICE_X59Y285        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3005]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.023    13.054    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X59Y285        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3005]/C
                         clock pessimism              1.263    14.317    
                         clock uncertainty           -0.066    14.251    
    SLICE_X59Y285        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    14.257    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[3005]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.ASR_47_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/pc_status_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.082ns (31.907%)  route 0.175ns (68.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    1.242ns
  Clock Net Delay (Source):      1.939ns (routing 0.763ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.293ns (routing 0.918ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.939     3.324    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/aclk
    SLICE_X140Y282       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.ASR_47_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y282       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     3.374 r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/gen_deflt_chks.gen_ltwt_slave_side.ASR_47_reg/Q
                         net (fo=1, routed)           0.151     3.525    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/Axi4PC_asr_inline_out[46]
    SLICE_X140Y288       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.557 r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/pc_status_i[46]_i_1/O
                         net (fo=1, routed)           0.024     3.581    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline_n_19
    SLICE_X140Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/pc_status_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.293     4.771    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/aclk
    SLICE_X140Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/pc_status_i_reg[46]/C
                         clock pessimism             -1.242     3.529    
    SLICE_X140Y288       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.564    vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/pc_status_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.079ns (31.045%)  route 0.175ns (68.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Net Delay (Source):      2.102ns (routing 0.763ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.492ns (routing 0.918ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.102     3.487    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X68Y90         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     3.536 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg[3]/Q
                         net (fo=4, routed)           0.153     3.690    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf_reg_n_5_[3]
    SLICE_X68Y96         LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.030     3.720 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step[6]_i_1/O
                         net (fo=1, routed)           0.022     3.742    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step[6]_i_1_n_5
    SLICE_X68Y96         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.492     4.970    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X68Y96         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[6]/C
                         clock pessimism             -1.282     3.688    
    SLICE_X68Y96         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.035     3.723    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/sub_ln136_96_reg_10626_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.093ns (26.630%)  route 0.256ns (73.370%))
  Logic Levels:           1  (LUTCY1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Net Delay (Source):      1.915ns (routing 0.763ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.918ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.915     3.300    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X183Y198       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/sub_ln136_96_reg_10626_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y198       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     3.349 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/sub_ln136_96_reg_10626_reg[7]/Q
                         net (fo=3, routed)           0.234     3.583    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]_i_1__0/I2
    SLICE_X189Y202       LUTCY1 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.044     3.627 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     3.649    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_fu_4687_p2[7]
    SLICE_X189Y202       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.417     4.895    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X189Y202       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]/C
                         clock pessimism             -1.300     3.595    
    SLICE_X189Y202       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.035     3.630    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp235_reg_11475_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.058ns (26.825%)  route 0.158ns (73.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    1.284ns
  Clock Net Delay (Source):      2.029ns (routing 0.763ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.918ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.029     3.414    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X94Y91         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     3.464 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=2, routed)           0.134     3.598    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg[3]
    SLICE_X94Y92         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.008     3.606 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.024     3.630    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X94Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.381     4.859    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X94Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -1.284     3.575    
    SLICE_X94Y92         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     3.610    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/data_out_reg[1186]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.050ns (17.857%)  route 0.230ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Net Delay (Source):      2.029ns (routing 0.763ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.482ns (routing 0.918ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.029     3.414    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/mon_clk
    SLICE_X76Y213        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/data_out_reg[1186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y213        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.464 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/data_out_reg[1186]/Q
                         net (fo=1, routed)           0.230     3.694    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[63]_1[198]
    SLICE_X75Y212        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.482     4.960    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/mon_clk
    SLICE_X75Y212        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[6]/C
                         clock pessimism             -1.322     3.638    
    SLICE_X75Y212        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     3.673    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.049ns (16.498%)  route 0.248ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    1.302ns
  Clock Net Delay (Source):      1.929ns (routing 0.763ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.929     3.314    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/mon_clk
    SLICE_X118Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y137       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     3.363 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[187]/Q
                         net (fo=1, routed)           0.248     3.611    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[63]_1[31]
    SLICE_X114Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.857    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/mon_clk
    SLICE_X114Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[31]/C
                         clock pessimism             -1.302     3.555    
    SLICE_X114Y137       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.035     3.590    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.142ns (54.806%)  route 0.117ns (45.194%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    1.282ns
  Clock Net Delay (Source):      2.099ns (routing 0.763ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.918ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.099     3.484    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X67Y91         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     3.533 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]/Q
                         net (fo=3, routed)           0.091     3.624    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]_i_1/I1
    SLICE_X67Y91         LUTCY2 (Prop_H6LUT_SLICEM_I1_GE)
                                                      0.032     3.656 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.002     3.658    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[7]_i_1_n_5
    SLICE_X67Y91         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEH_COUTH)
                                                      0.030     3.688 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[2]_i_2/COUTH
                         net (fo=3, routed)           0.001     3.689    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]_i_1/I4
    SLICE_X67Y92         LUTCY1 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.031     3.720 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     3.743    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]_i_1_n_6
    SLICE_X67Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.490     4.968    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X67Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/C
                         clock pessimism             -1.282     3.686    
    SLICE_X67Y92         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     3.721    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE22.mem_shift_probe22_reg[1017]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[1208]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.108ns (23.337%)  route 0.355ns (76.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.632ns
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    1.338ns
  Clock Net Delay (Source):      2.674ns (routing 1.027ns, distribution 1.647ns)
  Clock Net Delay (Destination): 3.302ns (routing 1.202ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.674     4.893    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X179Y160       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE22.mem_shift_probe22_reg[1017]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y160       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     4.962 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE22.mem_shift_probe22_reg[1017]/Q
                         net (fo=2, routed)           0.339     5.301    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/D[1208]
    SLICE_X188Y157       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.039     5.340 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[1208]_i_1/O
                         net (fo=1, routed)           0.016     5.356    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[1208]
    SLICE_X188Y157       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[1208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.302     6.632    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X188Y157       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[1208]/C
                         clock pessimism             -1.338     5.294    
    SLICE_X188Y157       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.039     5.333    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[1208]
  -------------------------------------------------------------------
                         required time                         -5.333    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.049ns (16.118%)  route 0.255ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    1.302ns
  Clock Net Delay (Source):      1.924ns (routing 0.763ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.924     3.309    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/mon_clk
    SLICE_X119Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y137       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.358 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/data_out_reg[215]/Q
                         net (fo=1, routed)           0.255     3.613    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Write_Address_Int_reg[63]_1[59]
    SLICE_X114Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.857    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/mon_clk
    SLICE_X114Y137       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[59]/C
                         clock pessimism             -1.302     3.555    
    SLICE_X114Y137       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     3.590    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/GEN_DEBUG.Last_Read_Data_Int_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.050ns (17.182%)  route 0.241ns (82.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Net Delay (Source):      2.019ns (routing 0.763ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.480ns (routing 0.918ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.019     3.404    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/mon_clk
    SLICE_X77Y223        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.454 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i_reg[59]/Q
                         net (fo=1, routed)           0.241     3.695    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i_reg_n_0_[59]
    SLICE_X74Y223        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.480     4.958    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/mon_clk
    SLICE_X74Y223        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]/C
                         clock pessimism             -1.322     3.636    
    SLICE_X74Y223        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     3.671    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_counters_i/GEN_COUNTERS_EXT[3].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive_1
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.813
Sources:            { vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y49    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y60    vitis_design_i/VitisRegion/harness_1/inst/store_U0/nums_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y23     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y23     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y23     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y23     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKU
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y49    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y49    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y49    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y49    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr4_dimm1_sma_clk_clk_p
  To Clock:  ddr4_dimm1_sma_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr4_dimm1_sma_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr4_dimm1_sma_clk_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X13Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk1_clk_p
  To Clock:  lpddr4_sma_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk1_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X105Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X106Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X107Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X22Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X96Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X97Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X98Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk2_clk_p
  To Clock:  lpddr4_sma_clk2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk2_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X51Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X52Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X53Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X42Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X43Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X44Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        8.776ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.832ns  (logic 0.089ns (10.697%)  route 0.743ns (89.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84                                      0.000     0.000 r  <hidden>
    SLICE_X67Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  <hidden>
                         net (fo=1, routed)           0.743     0.832    <hidden>
    SLICE_X66Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y83         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.819ns  (logic 0.090ns (10.989%)  route 0.729ns (89.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72                                      0.000     0.000 r  <hidden>
    SLICE_X66Y72         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.729     0.819    <hidden>
    SLICE_X66Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y51         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.786ns  (logic 0.091ns (11.578%)  route 0.695ns (88.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85                                      0.000     0.000 r  <hidden>
    SLICE_X68Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.695     0.786    <hidden>
    SLICE_X65Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X65Y82         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.764ns  (logic 0.091ns (11.911%)  route 0.673ns (88.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84                                      0.000     0.000 r  <hidden>
    SLICE_X67Y84         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.673     0.764    <hidden>
    SLICE_X66Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y84         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.760ns  (logic 0.091ns (11.974%)  route 0.669ns (88.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84                                      0.000     0.000 r  <hidden>
    SLICE_X67Y84         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.669     0.760    <hidden>
    SLICE_X66Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y84         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.760ns  (logic 0.092ns (12.105%)  route 0.668ns (87.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81                                      0.000     0.000 r  <hidden>
    SLICE_X72Y81         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.668     0.760    <hidden>
    SLICE_X66Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y80         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.743ns  (logic 0.092ns (12.382%)  route 0.651ns (87.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85                                      0.000     0.000 r  <hidden>
    SLICE_X68Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.651     0.743    <hidden>
    SLICE_X66Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y81         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.740ns  (logic 0.091ns (12.297%)  route 0.649ns (87.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86                                      0.000     0.000 r  <hidden>
    SLICE_X74Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.649     0.740    <hidden>
    SLICE_X69Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X69Y85         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.724ns  (logic 0.091ns (12.569%)  route 0.633ns (87.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84                                      0.000     0.000 r  <hidden>
    SLICE_X67Y84         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.633     0.724    <hidden>
    SLICE_X66Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X66Y84         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  8.883    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.723ns  (logic 0.092ns (12.725%)  route 0.631ns (87.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85                                      0.000     0.000 r  <hidden>
    SLICE_X68Y85         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.631     0.723    <hidden>
    SLICE_X64Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X64Y81         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  8.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        7.258ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.562ns  (logic 0.091ns (16.192%)  route 0.471ns (83.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
    SLICE_X212Y244       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.562    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[1]
    SLICE_X213Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X213Y241       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.538ns  (logic 0.091ns (16.914%)  route 0.447ns (83.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y241                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/C
    SLICE_X209Y241       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.447     0.538    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[103]
    SLICE_X208Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X208Y241       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.524ns  (logic 0.091ns (17.366%)  route 0.433ns (82.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/C
    SLICE_X212Y244       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.433     0.524    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[2]
    SLICE_X213Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X213Y241       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.006     7.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.515ns  (logic 0.091ns (17.670%)  route 0.424ns (82.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y246                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/C
    SLICE_X208Y246       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.424     0.515    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[6]
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X213Y246       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.514ns  (logic 0.092ns (17.899%)  route 0.422ns (82.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y242                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/C
    SLICE_X208Y242       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.422     0.514    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[102]
    SLICE_X208Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X208Y241       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.512ns  (logic 0.090ns (17.578%)  route 0.422ns (82.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y247                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
    SLICE_X207Y247       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.422     0.512    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[9]
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y247       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.506ns  (logic 0.090ns (17.787%)  route 0.416ns (82.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
    SLICE_X213Y249       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           0.416     0.506    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[112]
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X213Y246       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.006     7.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.505ns  (logic 0.091ns (18.020%)  route 0.414ns (81.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y241                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/C
    SLICE_X214Y241       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[99]/Q
                         net (fo=1, routed)           0.414     0.505    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[99]
    SLICE_X214Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X214Y240       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[99]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.501ns  (logic 0.092ns (18.363%)  route 0.409ns (81.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/C
    SLICE_X212Y244       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/Q
                         net (fo=1, routed)           0.409     0.501    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[97]
    SLICE_X213Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X213Y241       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006     7.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.487ns  (logic 0.091ns (18.686%)  route 0.396ns (81.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y248                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[104]/C
    SLICE_X209Y248       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[104]/Q
                         net (fo=1, routed)           0.396     0.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[104]
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y247       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[104]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.529ns  (logic 0.092ns (17.391%)  route 0.437ns (82.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113                                     0.000     0.000 r  <hidden>
    SLICE_X64Y113        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.437     0.529    <hidden>
    SLICE_X67Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X67Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.527ns  (logic 0.092ns (17.457%)  route 0.435ns (82.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113                                     0.000     0.000 r  <hidden>
    SLICE_X60Y113        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.435     0.527    <hidden>
    SLICE_X61Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X61Y114        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.523ns  (logic 0.090ns (17.208%)  route 0.433ns (82.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122                                     0.000     0.000 r  <hidden>
    SLICE_X75Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.433     0.523    <hidden>
    SLICE_X74Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X74Y122        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.208    <hidden>
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.514ns  (logic 0.091ns (17.704%)  route 0.423ns (82.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122                                     0.000     0.000 r  <hidden>
    SLICE_X75Y122        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.423     0.514    <hidden>
    SLICE_X74Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X74Y122        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008     3.208    <hidden>
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.505ns  (logic 0.090ns (17.822%)  route 0.415ns (82.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101                                     0.000     0.000 r  <hidden>
    SLICE_X63Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.415     0.505    <hidden>
    SLICE_X60Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X60Y102        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.502ns  (logic 0.092ns (18.327%)  route 0.410ns (81.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113                                     0.000     0.000 r  <hidden>
    SLICE_X64Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.410     0.502    <hidden>
    SLICE_X67Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X67Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.500ns  (logic 0.093ns (18.600%)  route 0.407ns (81.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113                                     0.000     0.000 r  <hidden>
    SLICE_X64Y113        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  <hidden>
                         net (fo=1, routed)           0.407     0.500    <hidden>
    SLICE_X67Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X67Y114        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.486ns  (logic 0.091ns (18.724%)  route 0.395ns (81.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101                                     0.000     0.000 r  <hidden>
    SLICE_X63Y101        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.395     0.486    <hidden>
    SLICE_X65Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X65Y103        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.463ns  (logic 0.090ns (19.438%)  route 0.373ns (80.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122                                     0.000     0.000 r  <hidden>
    SLICE_X75Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.373     0.463    <hidden>
    SLICE_X74Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X74Y122        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.460ns  (logic 0.092ns (20.000%)  route 0.368ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121                                     0.000     0.000 r  <hidden>
    SLICE_X78Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.368     0.460    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y125        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  2.746    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.036ns  (logic 0.049ns (1.614%)  route 2.987ns (98.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.752ns (routing 1.078ns, distribution 1.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.624     2.624    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X214Y113       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.049     2.673 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.363     3.036    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X214Y113       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.752     2.807    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X214Y113       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.021ns (1.182%)  route 1.756ns (98.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.571     1.571    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X214Y113       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021     1.592 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.185     1.777    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X214Y113       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X214Y113       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.090ns (12.791%)  route 0.614ns (87.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    6.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.254ns (routing 1.202ns, distribution 2.052ns)
  Clock Net Delay (Destination): 2.728ns (routing 1.078ns, distribution 1.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.254     6.584    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X210Y238       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y238       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.674 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/Q
                         net (fo=10, routed)          0.614     7.288    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X209Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.728     2.783    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.091ns (14.031%)  route 0.558ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        -3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.260ns (routing 1.202ns, distribution 2.058ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.078ns, distribution 1.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.260     6.590    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X211Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y240       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.681 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/Q
                         net (fo=10, routed)          0.558     7.239    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X215Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.731     2.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X215Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.090ns (15.290%)  route 0.499ns (84.710%))
  Logic Levels:           0  
  Clock Path Skew:        -3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.272ns (routing 1.202ns, distribution 2.070ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.272     6.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     6.692 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/Q
                         net (fo=10, routed)          0.499     7.190    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.590ns  (logic 0.091ns (15.422%)  route 0.499ns (84.578%))
  Logic Levels:           0  
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.260ns (routing 1.202ns, distribution 2.058ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.260     6.590    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X211Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y240       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     6.681 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/Q
                         net (fo=13, routed)          0.499     7.180    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.091ns (16.033%)  route 0.477ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        -3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.272ns (routing 1.202ns, distribution 2.070ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.078ns, distribution 1.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.272     6.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/Q
                         net (fo=4, routed)           0.477     7.169    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X209Y242       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.739     2.794    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y242       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.091ns (17.636%)  route 0.425ns (82.364%))
  Logic Levels:           0  
  Clock Path Skew:        -3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.312ns (routing 1.202ns, distribution 2.110ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.078ns, distribution 1.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.312     6.642    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_clk
    SLICE_X227Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X227Y244       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.733 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.425     7.158    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/p_0_in[0]
    SLICE_X229Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.722     2.777    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X229Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.092ns (17.581%)  route 0.431ns (82.419%))
  Logic Levels:           0  
  Clock Path Skew:        -3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.272ns (routing 1.202ns, distribution 2.070ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.078ns, distribution 1.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.272     6.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.694 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/Q
                         net (fo=7, routed)           0.431     7.125    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.735     2.790    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.089ns (16.709%)  route 0.444ns (83.291%))
  Logic Levels:           0  
  Clock Path Skew:        -3.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.260ns (routing 1.202ns, distribution 2.058ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.078ns, distribution 1.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.260     6.590    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X211Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y240       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     6.679 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/Q
                         net (fo=12, routed)          0.444     7.123    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.740     2.795    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.093ns (18.226%)  route 0.417ns (81.774%))
  Logic Levels:           0  
  Clock Path Skew:        -3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.272ns (routing 1.202ns, distribution 2.070ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.272     6.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.695 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/Q
                         net (fo=5, routed)           0.417     7.112    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.507ns  (logic 0.092ns (18.135%)  route 0.415ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        -3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    6.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.272ns (routing 1.202ns, distribution 2.070ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.078ns, distribution 1.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.272     6.602    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     6.694 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/Q
                         net (fo=5, routed)           0.415     7.109    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X209Y242       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.739     2.794    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y242       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.045ns (routing 0.763ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.872ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.045     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X207Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y241       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     3.479 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[0]/Q
                         net (fo=2, routed)           0.114     3.593    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.210     2.290    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.178%)  route 0.113ns (69.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.050ns (routing 0.763ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.872ns, distribution 1.337ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.050     3.435    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X214Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y240       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.484 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.113     3.598    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X216Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.209     2.289    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X216Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.050ns (26.462%)  route 0.139ns (73.538%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.050ns (routing 0.763ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.872ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.050     3.435    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.485 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/Q
                         net (fo=6, routed)           0.139     3.624    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.210     2.290    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.050ns (24.631%)  route 0.153ns (75.369%))
  Logic Levels:           0  
  Clock Path Skew:        -1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.043ns (routing 0.763ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.872ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.043     3.428    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X207Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y239       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.478 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.153     3.631    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X209Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.200     2.280    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X209Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.050ns (24.118%)  route 0.157ns (75.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.050ns (routing 0.763ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.050     3.435    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     3.485 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/Q
                         net (fo=8, routed)           0.157     3.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.917%)  route 0.165ns (77.083%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.044ns (routing 0.763ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.872ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.044     3.429    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X210Y238       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y238       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.478 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/Q
                         net (fo=5, routed)           0.165     3.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X211Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.199     2.279    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X211Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.050ns (23.515%)  route 0.163ns (76.485%))
  Logic Levels:           0  
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.045ns (routing 0.763ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.045     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X211Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y240       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.480 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/Q
                         net (fo=8, routed)           0.163     3.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.050ns (23.148%)  route 0.166ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.043ns (routing 0.763ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.872ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.043     3.428    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X207Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y239       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.478 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ct_state_reg[1]/Q
                         net (fo=2, routed)           0.166     3.644    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X209Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.200     2.280    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y239       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.354%)  route 0.170ns (77.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.050ns (routing 0.763ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.050     3.435    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     3.484 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/Q
                         net (fo=7, routed)           0.170     3.655    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X210Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.291%)  route 0.181ns (78.709%))
  Logic Levels:           0  
  Clock Path Skew:        -1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.050ns (routing 0.763ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.872ns, distribution 1.340ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.050     3.435    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X208Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y240       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     3.484 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/Q
                         net (fo=9, routed)           0.181     3.665    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.212     2.292    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X212Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.055ns (1.967%)  route 2.741ns (98.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.169ns (routing 0.755ns, distribution 1.414ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.294     2.294    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X193Y57        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.055     2.349 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.447     2.796    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X193Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.169     2.516    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X193Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.031ns (1.905%)  route 1.597ns (98.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.787ns (routing 0.655ns, distribution 1.132ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.370     1.370    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X193Y57        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.031     1.401 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.227     1.628    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X193Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.787     2.609    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X193Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.878ns  (logic 0.217ns (11.554%)  route 1.661ns (88.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.755ns, distribution 1.467ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.406     4.994    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X56Y42         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     5.120 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.255     5.375    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X56Y42         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.222     2.569    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X56Y42         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 0.090ns (5.165%)  route 1.653ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.653     5.220    <hidden>
    SLICE_X49Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X49Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 0.090ns (5.165%)  route 1.653ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.653     5.220    <hidden>
    SLICE_X49Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X49Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 0.090ns (5.165%)  route 1.653ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.653     5.220    <hidden>
    SLICE_X49Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X49Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.090ns (5.278%)  route 1.615ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.755ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.615     5.183    <hidden>
    SLICE_X64Y27         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.235     2.582    <hidden>
    SLICE_X64Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.090ns (5.278%)  route 1.615ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.755ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.615     5.183    <hidden>
    SLICE_X64Y27         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.235     2.582    <hidden>
    SLICE_X64Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.090ns (5.278%)  route 1.615ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.755ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.615     5.183    <hidden>
    SLICE_X64Y27         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.235     2.582    <hidden>
    SLICE_X64Y27         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.090ns (5.351%)  route 1.592ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.592     5.160    <hidden>
    SLICE_X50Y26         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     2.601    <hidden>
    SLICE_X50Y26         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.090ns (5.351%)  route 1.592ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.592     5.160    <hidden>
    SLICE_X50Y26         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     2.601    <hidden>
    SLICE_X50Y26         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.090ns (5.351%)  route 1.592ns (94.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.882ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.399     3.478    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.568 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.592     5.160    <hidden>
    SLICE_X50Y26         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     2.601    <hidden>
    SLICE_X50Y26         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.752%)  route 0.212ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.548ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.655ns, distribution 1.097ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.507     1.611    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.660 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         0.212     1.872    <hidden>
    SLICE_X82Y56         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.752     2.574    <hidden>
    SLICE_X82Y56         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.752%)  route 0.212ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.548ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.655ns, distribution 1.097ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.507     1.611    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.660 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         0.212     1.872    <hidden>
    SLICE_X82Y56         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.752     2.574    <hidden>
    SLICE_X82Y56         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.752%)  route 0.212ns (81.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.548ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.655ns, distribution 1.097ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.507     1.611    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.660 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         0.212     1.872    <hidden>
    SLICE_X82Y56         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.752     2.574    <hidden>
    SLICE_X82Y56         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.330%)  route 0.218ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.548ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.655ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.505     1.609    vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X81Y46         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y46         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.658 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.218     1.877    <hidden>
    SLICE_X82Y49         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.740     2.562    <hidden>
    SLICE_X82Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.050ns (17.503%)  route 0.236ns (82.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.548ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.655ns, distribution 1.084ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.508     1.612    vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y47         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     1.662 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.236     1.898    <hidden>
    SLICE_X78Y42         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.739     2.561    <hidden>
    SLICE_X78Y42         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay            16 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.885ns  (logic 0.091ns (10.282%)  route 0.794ns (89.718%))
  Logic Levels:           0  
  Clock Path Skew:        -4.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    6.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.388ns (routing 1.202ns, distribution 2.186ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.755ns, distribution 1.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.388     6.718    <hidden>
    SLICE_X68Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     6.809 r  <hidden>
                         net (fo=1, routed)           0.794     7.603    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.259     2.606    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.092ns (10.698%)  route 0.768ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        -4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    6.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.389ns (routing 1.202ns, distribution 2.187ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.755ns, distribution 1.502ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.389     6.719    <hidden>
    SLICE_X62Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.811 r  <hidden>
                         net (fo=1, routed)           0.768     7.579    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.257     2.604    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.089ns (10.404%)  route 0.766ns (89.596%))
  Logic Levels:           0  
  Clock Path Skew:        -4.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    6.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.255ns (routing 1.202ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.755ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.255     6.585    vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/ap_clk
    SLICE_X87Y197        FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y197        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     6.674 r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.766     7.440    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/intr[1]
    SLICE_X76Y150        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.142     2.489    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X76Y150        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.724ns  (logic 0.091ns (12.569%)  route 0.633ns (87.431%))
  Logic Levels:           0  
  Clock Path Skew:        -4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    6.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.369ns (routing 1.202ns, distribution 2.167ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.755ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.369     6.699    <hidden>
    SLICE_X74Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.790 r  <hidden>
                         net (fo=1, routed)           0.633     7.423    <hidden>
    SLICE_X64Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.248     2.595    <hidden>
    SLICE_X64Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.591ns  (logic 0.091ns (15.398%)  route 0.500ns (84.602%))
  Logic Levels:           0  
  Clock Path Skew:        -4.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.393ns (routing 1.202ns, distribution 2.191ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.755ns, distribution 1.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.393     6.723    <hidden>
    SLICE_X62Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.814 r  <hidden>
                         net (fo=1, routed)           0.500     7.314    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.259     2.606    <hidden>
    SLICE_X58Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.092ns (16.637%)  route 0.461ns (83.363%))
  Logic Levels:           0  
  Clock Path Skew:        -4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.406ns (routing 1.202ns, distribution 2.204ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.755ns, distribution 1.502ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.406     6.736    <hidden>
    SLICE_X58Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.828 r  <hidden>
                         net (fo=1, routed)           0.461     7.289    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.257     2.604    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.221ns (29.784%)  route 0.521ns (70.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.199ns (routing 1.202ns, distribution 1.997ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.755ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.199     6.529    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/aclk1
    SLICE_X85Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     6.619 f  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.180     6.799    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X83Y54         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.131     6.930 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.341     7.271    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.113     2.460    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X83Y54         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.091ns (18.841%)  route 0.392ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        -4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.406ns (routing 1.202ns, distribution 2.204ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.755ns, distribution 1.502ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.406     6.736    <hidden>
    SLICE_X58Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.827 r  <hidden>
                         net (fo=1, routed)           0.392     7.219    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.257     2.604    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.092ns (20.756%)  route 0.351ns (79.244%))
  Logic Levels:           0  
  Clock Path Skew:        -4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.344ns (routing 1.202ns, distribution 2.142ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.755ns, distribution 1.491ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.344     6.674    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     6.766 r  <hidden>
                         net (fo=2, routed)           0.351     7.117    <hidden>
    SLICE_X66Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.246     2.593    <hidden>
    SLICE_X66Y69         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.092ns (21.550%)  route 0.335ns (78.450%))
  Logic Levels:           0  
  Clock Path Skew:        -4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.343ns (routing 1.202ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.755ns, distribution 1.495ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.343     6.673    <hidden>
    SLICE_X66Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.765 r  <hidden>
                         net (fo=2, routed)           0.335     7.100    <hidden>
    SLICE_X66Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.250     2.597    <hidden>
    SLICE_X66Y84         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.456%)  route 0.129ns (72.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.002ns (routing 0.763ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.655ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.002     3.387    <hidden>
    SLICE_X79Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.436 r  <hidden>
                         net (fo=2, routed)           0.129     3.566    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.747     2.569    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.049ns (20.940%)  route 0.185ns (79.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.005ns (routing 0.763ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.655ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.005     3.390    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.439 r  <hidden>
                         net (fo=1, routed)           0.185     3.624    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.747     2.569    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.050ns (20.833%)  route 0.190ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.005ns (routing 0.763ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.655ns, distribution 1.108ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.005     3.390    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.440 r  <hidden>
                         net (fo=1, routed)           0.190     3.630    <hidden>
    SLICE_X82Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.763     2.585    <hidden>
    SLICE_X82Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.893%)  route 0.133ns (73.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.096ns (routing 0.763ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.655ns, distribution 1.198ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.096     3.481    <hidden>
    SLICE_X67Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.530 r  <hidden>
                         net (fo=2, routed)           0.133     3.663    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.853     2.675    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.050ns (25.773%)  route 0.144ns (74.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.100ns (routing 0.763ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.655ns, distribution 1.193ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.100     3.485    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     3.535 r  <hidden>
                         net (fo=1, routed)           0.144     3.679    <hidden>
    SLICE_X66Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.848     2.670    <hidden>
    SLICE_X66Y69         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.126%)  route 0.149ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.099ns (routing 0.763ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.655ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.099     3.484    <hidden>
    SLICE_X68Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.534 r  <hidden>
                         net (fo=1, routed)           0.149     3.683    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.860     2.682    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.050ns (24.752%)  route 0.152ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.099ns (routing 0.763ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.655ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.099     3.484    <hidden>
    SLICE_X68Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     3.534 r  <hidden>
                         net (fo=1, routed)           0.152     3.686    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.860     2.682    <hidden>
    SLICE_X67Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.126%)  route 0.149ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.102ns (routing 0.763ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.102     3.487    <hidden>
    SLICE_X62Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     3.537 r  <hidden>
                         net (fo=1, routed)           0.149     3.686    <hidden>
    SLICE_X62Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X62Y73         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.096ns (routing 0.763ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.096     3.481    <hidden>
    SLICE_X67Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     3.530 r  <hidden>
                         net (fo=1, routed)           0.162     3.692    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.727%)  route 0.170ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.099ns (routing 0.763ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.655ns, distribution 1.192ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.099     3.484    <hidden>
    SLICE_X70Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.534 r  <hidden>
                         net (fo=1, routed)           0.170     3.704    <hidden>
    SLICE_X69Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.847     2.669    <hidden>
    SLICE_X69Y81         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.090ns (23.196%)  route 0.298ns (76.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 0.772ns, distribution 1.792ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.677ns, distribution 1.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.564     3.651    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X195Y109       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y109       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.741 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.298     4.039    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.279     2.634    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.463ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.553ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.576     1.685    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X195Y109       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y109       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.734 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.151     1.885    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.853     2.682    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X194Y109       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Max Delay            99 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 3.329ns (65.467%)  route 1.756ns (34.533%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.242ns (routing 1.244ns, distribution 1.998ns)
  Clock Net Delay (Destination): 2.726ns (routing 1.027ns, distribution 1.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.242     3.345    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/cfg_clk
    SLICE_X163Y123       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.732 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.535     4.267    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X157Y112       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.355 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.391    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X157Y112       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.633 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.635    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X157Y113       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.675 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.677    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X157Y114       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.717 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.719    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X157Y115       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.759 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.761    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X157Y116       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.801 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.803    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X157Y117       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.843 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.845    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X157Y118       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.885 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.887    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X157Y119       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.927 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.929    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X157Y120       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.969 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X157Y121       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.011 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.013    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X157Y122       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.053 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.055    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X157Y123       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.095 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.097    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X157Y124       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.137 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.139    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X157Y125       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.179 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.181    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X157Y126       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.221 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.223    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X157Y127       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.263 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.265    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X157Y128       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.305 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.307    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X157Y129       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.347 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.349    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X157Y130       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.389 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.391    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X157Y131       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.431 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.433    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X157Y132       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.473 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.475    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X157Y133       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.515 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.517    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X157Y134       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.557 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.559    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X157Y135       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.599 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.601    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X157Y136       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.641 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X157Y137       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.683 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.685    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X157Y138       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.725 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.727    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X157Y139       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.767 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.009     5.776    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X157Y140       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.816 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.818    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X157Y141       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.858 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.860    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X157Y142       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.900 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.902    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X157Y143       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.942 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.944    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X157Y144       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.986    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X157Y145       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.026 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.028    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X157Y146       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.068 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.070    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X157Y147       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.110 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.112    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X157Y148       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.152 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.154    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X157Y149       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.194 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.196    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X157Y150       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.236 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.238    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X157Y151       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.278 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.280    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X157Y152       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.320 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.322    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X157Y153       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.362 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X157Y154       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.404 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.406    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X157Y155       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.446 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.448    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X157Y156       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.488 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.490    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X157Y157       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.530 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.532    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X157Y158       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.572 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.574    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X157Y159       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.614 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.616    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X157Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.656 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.658    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X157Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.698 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.700    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X157Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.740 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.742    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X157Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.782 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.784    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X157Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.824 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.826    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X157Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.866 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.868    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X157Y166       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.908 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X157Y167       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.950 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.952    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X157Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.992 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.994    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X157Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.034 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.036    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X157Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.076 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.078    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X157Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.118 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.120    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X157Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.160 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.162    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X157Y173       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.202 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.204    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X157Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.244 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.246    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X157Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.286 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.288    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X157Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     7.330 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.988     8.318    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X120Y211       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     8.368 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.062     8.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X120Y211       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.726     4.945    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/clk
    SLICE_X120Y211       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 3.408ns (72.096%)  route 1.319ns (27.903%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.071ns (routing 1.244ns, distribution 1.827ns)
  Clock Net Delay (Destination): 2.887ns (routing 1.027ns, distribution 1.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.071     3.174    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/cfg_clk
    SLICE_X207Y177       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y177       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.561 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.544     4.105    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X213Y152       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.193 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X213Y152       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.471 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.473    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X213Y153       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.513 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.515    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X213Y154       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.555 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.557    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X213Y155       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.597 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.599    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X213Y156       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.639 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.641    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X213Y157       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.681 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.683    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X213Y158       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.723 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.725    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X213Y159       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.765 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.767    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X213Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.807 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.809    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X213Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.849 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.851    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X213Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.891 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.893    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X213Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.933 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.935    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X213Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.975 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.977    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X213Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.017 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.019    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X213Y166       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.061    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X213Y167       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.101 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.103    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X213Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.143 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X213Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.185 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.187    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X213Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.227 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X213Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.269 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.271    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X213Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.311 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.313    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X213Y173       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.353 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.355    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X213Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.395 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.397    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X213Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.437 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.439    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X213Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.479 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.481    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X213Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.521 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.523    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X213Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.563 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.565    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X213Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.605 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.607    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X213Y180       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.647 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.649    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X213Y181       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.689 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.691    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X213Y182       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.731 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.733    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X213Y183       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.773 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.775    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X213Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.815 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X213Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.857 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.859    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X213Y186       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.899 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.901    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X213Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.941 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.003     5.944    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X213Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.986    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X213Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.026 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.028    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X213Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.068 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.070    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X213Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.110 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.112    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X213Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.152 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.154    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X213Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.194 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.196    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X213Y194       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.236 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.238    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X213Y195       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.278 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.280    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X213Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.320 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.322    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X213Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.362 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X213Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.404 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.406    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X213Y199       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.446 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.448    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X213Y200       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.488 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.490    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X213Y201       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.530 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.532    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X213Y202       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.572 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.574    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X213Y203       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.614 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.616    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X213Y204       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.656 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.658    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X213Y205       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.698 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.700    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X213Y206       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.740 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.742    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X213Y207       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.782 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.784    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X213Y208       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.824 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.826    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X213Y209       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.866 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.868    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X213Y210       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.908 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X213Y211       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.950 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.952    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X213Y212       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.992 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.994    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X213Y213       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.034 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.036    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X213Y214       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.076 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.078    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X213Y215       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.118 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     7.120    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X213Y216       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     7.162 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.553     7.715    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X196Y229       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     7.844 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     7.901    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X196Y229       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.887     5.106    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/clk
    SLICE_X196Y229       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 2.120ns (60.519%)  route 1.383ns (39.480%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.683ns (routing 1.244ns, distribution 2.439ns)
  Clock Net Delay (Destination): 2.866ns (routing 1.027ns, distribution 1.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.683     3.786    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/cfg_clk
    SLICE_X59Y259        SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y259        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.173 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.512     4.685    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X53Y244        LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.773 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.809    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X53Y244        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     5.051 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.053    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X53Y245        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.093 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.095    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X53Y246        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.135 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.137    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X53Y247        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.177 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.179    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X53Y248        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.219 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.221    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X53Y249        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.261 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.263    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X53Y250        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.305    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X53Y251        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.345 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.347    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X53Y252        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.387 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.389    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X53Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.429 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.431    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X53Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.471 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.473    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X53Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.513 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.515    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X53Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.555 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.557    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X53Y257        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.597 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.599    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X53Y258        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.639 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.641    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X53Y259        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.681 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.683    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X53Y260        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.723 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.725    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X53Y261        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.765 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.767    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X53Y262        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.807 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.809    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X53Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.849 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.851    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X53Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.891 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.893    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X53Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.933 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.935    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X53Y266        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.975 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.977    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X53Y267        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.017 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.019    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X53Y268        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.059 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.061    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X53Y269        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.101 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.103    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X53Y270        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.143 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X53Y271        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.185 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.187    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X53Y272        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.227 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X53Y273        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.269 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.271    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X53Y274        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.311 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.313    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X53Y275        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.353 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.355    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X53Y276        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     6.397 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.713     7.110    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X94Y271        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.121     7.231 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     7.289    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X94Y271        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.866     5.085    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/clk
    SLICE_X94Y271        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 2.055ns (67.025%)  route 1.011ns (32.975%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.549ns (routing 1.244ns, distribution 2.305ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.027ns, distribution 1.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.549     3.652    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/cfg_clk
    SLICE_X101Y263       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y263       SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.369     4.021 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.334     4.355    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X107Y260       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.443 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X107Y260       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.721 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.722    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X107Y261       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.762 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.763    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X107Y262       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.803 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X107Y263       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.844 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.845    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X107Y264       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.885 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.886    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X107Y265       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.926 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.927    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X107Y266       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.967 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.968    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X107Y267       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.008 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.009    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X107Y268       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.049 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.050    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X107Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.091    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X107Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.131 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.132    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X107Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.172 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.173    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X107Y272       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.213 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X107Y273       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.254 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.255    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X107Y274       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.295 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.296    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X107Y275       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.336 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.337    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X107Y276       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.377 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.378    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X107Y277       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.418 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.419    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X107Y278       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.459 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.460    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X107Y279       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.500 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.501    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X107Y280       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.541 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.542    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X107Y281       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.582 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.583    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X107Y282       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.623 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.624    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X107Y283       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.664 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.010     5.674    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X107Y284       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.714 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.715    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X107Y285       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.755 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.756    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X107Y286       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.796 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.797    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X107Y287       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.837 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.838    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X107Y288       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.878 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X107Y289       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.919 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.920    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X107Y290       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.960 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.961    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X107Y291       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.001 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.002    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X107Y292       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     6.044 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.533     6.577    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X99Y271        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.074     6.651 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.067     6.718    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X99Y271        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.867     5.086    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/clk
    SLICE_X99Y271        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.125ns  (logic 0.090ns (2.880%)  route 3.035ns (97.120%))
  Logic Levels:           0  
  Clock Path Skew:        1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.107ns (routing 1.244ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.027ns, distribution 1.843ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.107     3.210    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X215Y119       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.300 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        3.035     6.334    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X215Y240       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.870     5.089    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X215Y240       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.125ns  (logic 0.090ns (2.880%)  route 3.035ns (97.120%))
  Logic Levels:           0  
  Clock Path Skew:        1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.107ns (routing 1.244ns, distribution 1.863ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.027ns, distribution 1.843ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.107     3.210    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X215Y119       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y119       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.300 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        3.035     6.334    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X215Y240       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.870     5.089    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X215Y240       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[13].l1_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 0.653ns (33.124%)  route 1.318ns (66.876%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.548ns (routing 1.244ns, distribution 2.304ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.027ns, distribution 1.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.548     3.651    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/cfg_clk
    SLICE_X89Y274        SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[13].l1_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y274        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.038 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[13].l1_cfglut/Q
                         net (fo=2, routed)           0.825     4.863    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/o6_o[13]
    SLICE_X106Y235       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.126     4.989 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_6/O
                         net (fo=1, routed)           0.019     5.008    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_6_n_0
    SLICE_X106Y235       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.061     5.069 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_4/O
                         net (fo=1, routed)           0.214     5.283    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/p_0_in
    SLICE_X106Y235       LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.079     5.362 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1/O
                         net (fo=1, routed)           0.260     5.622    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1_n_0
    SLICE_X106Y235       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.837     5.056    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/clk
    SLICE_X106Y235       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.873ns (46.585%)  route 1.001ns (53.415%))
  Logic Levels:           6  (LOOKAHEAD8=4 LUT2=1 LUTCY1=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.535ns (routing 1.244ns, distribution 2.291ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.027ns, distribution 1.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.535     3.638    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/CLK
    SLICE_X107Y160       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y160       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.025 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.467     4.492    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_1/I2
    SLICE_X110Y162       LUTCY1 (Prop_B5LUT_SLICEL_I2_PROP)
                                                      0.070     4.562 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.563    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/PROP_net_33
    SLICE_X110Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPB_COUTH)
                                                      0.176     4.739 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.740    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X110Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.779 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.780    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X110Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.819 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X110Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     4.862 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.463     5.325    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X109Y187       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.120     5.445 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.067     5.512    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X109Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.867     5.086    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X109Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 1.000ns (54.585%)  route 0.832ns (45.415%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.547ns (routing 1.244ns, distribution 2.303ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.027ns, distribution 1.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.547     3.650    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/cfg_clk
    SLICE_X113Y175       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y175       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.037 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.303     4.340    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X109Y175       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.428 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.464    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X109Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.706 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.708    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X109Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.748 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.750    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X109Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.790 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.792    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X109Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.832 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.834    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X109Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     4.876 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.427     5.303    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X112Y192       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.121     5.424 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     5.482    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X112Y192       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.875     5.094    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/clk
    SLICE_X112Y192       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.707ns  (logic 0.625ns (36.614%)  route 1.082ns (63.386%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.668ns (routing 1.244ns, distribution 2.424ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.027ns, distribution 1.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.668     3.771    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/CLK
    SLICE_X55Y220        SRL16E                                       r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     4.134 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S2/Q
                         net (fo=1, routed)           0.336     4.470    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/DI[0]
    SLICE_X59Y221        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.134     4.604 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/LA8_TRANSFORM_NIY/O
                         net (fo=1, routed)           0.678     5.282    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/O52_net_3
    SLICE_X86Y229        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.128     5.410 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.068     5.478    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X86Y229        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.837     5.056    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/clk
    SLICE_X86Y229        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.u_allx_carry/co_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.050ns (30.675%)  route 0.113ns (69.325%))
  Logic Levels:           0  
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.869ns (routing 0.707ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.869     1.911    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X214Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y246       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.961 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[98]/Q
                         net (fo=1, routed)           0.113     2.074    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[98]
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[98]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.866ns (routing 0.707ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.866     1.908    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X213Y245       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y245       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.957 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.121     2.078    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.050ns (29.070%)  route 0.122ns (70.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.865ns (routing 0.707ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.918ns, distribution 1.461ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.865     1.907    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y241       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.957 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.122     2.079    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[32]
    SLICE_X213Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.379     4.857    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X213Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[32]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.050ns (29.586%)  route 0.119ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.873ns (routing 0.707ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.392ns (routing 0.918ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.873     1.915    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X206Y245       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y245       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.965 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.119     2.084    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[7]
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.392     4.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.049ns (24.378%)  route 0.152ns (75.622%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.858ns (routing 0.707ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.401ns (routing 0.918ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.858     1.900    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X209Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y240       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.949 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.152     2.101    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[38]
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.401     4.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.126%)  route 0.149ns (74.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.869ns (routing 0.707ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.869     1.911    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X214Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y246       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.961 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.149     2.110    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[4]
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X213Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.858ns (routing 0.707ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.401ns (routing 0.918ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.858     1.900    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X209Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y240       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.949 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.163     2.112    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[39]
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.401     4.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.050ns (24.390%)  route 0.155ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.866ns (routing 0.707ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.392ns (routing 0.918ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.866     1.908    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y247       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.958 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[105]/Q
                         net (fo=1, routed)           0.155     2.113    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[105]
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.392     4.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[105]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.050ns (24.876%)  route 0.151ns (75.124%))
  Logic Levels:           0  
  Clock Path Skew:        2.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.870ns (routing 0.707ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.401ns (routing 0.918ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.870     1.912    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X208Y242       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y242       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.962 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.151     2.113    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[40]
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.401     4.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X212Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[40]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.050ns (22.936%)  route 0.168ns (77.064%))
  Logic Levels:           0  
  Clock Path Skew:        2.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.865ns (routing 0.707ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.401ns (routing 0.918ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.865     1.907    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X214Y241       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y241       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.957 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.168     2.125    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[106]
    SLICE_X214Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.401     4.879    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X214Y240       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Max Delay            16 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.090ns  (logic 0.162ns (14.856%)  route 0.928ns (85.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.027ns, distribution 1.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         0.553     4.141    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X84Y53         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.212 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.376     4.587    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X83Y55         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.813     5.032    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X83Y55         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.092ns (10.386%)  route 0.794ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.972ns (routing 1.027ns, distribution 1.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.724 r  <hidden>
                         net (fo=2, routed)           0.794     4.518    <hidden>
    SLICE_X74Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.972     5.191    <hidden>
    SLICE_X74Y130        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.091ns (10.311%)  route 0.792ns (89.689%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.027ns, distribution 1.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.723 r  <hidden>
                         net (fo=2, routed)           0.792     4.514    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.838     5.057    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.090ns (10.269%)  route 0.786ns (89.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.991ns (routing 1.027ns, distribution 1.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.722 r  <hidden>
                         net (fo=2, routed)           0.786     4.508    <hidden>
    SLICE_X61Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.991     5.210    <hidden>
    SLICE_X61Y101        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.091ns (10.425%)  route 0.782ns (89.575%))
  Logic Levels:           0  
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 3.004ns (routing 1.027ns, distribution 1.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.723 r  <hidden>
                         net (fo=2, routed)           0.782     4.505    <hidden>
    SLICE_X60Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.004     5.223    <hidden>
    SLICE_X60Y107        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.162ns (16.087%)  route 0.845ns (83.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.418ns (routing 0.882ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.027ns, distribution 1.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.418     3.497    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X106Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.588 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         0.553     4.141    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X84Y53         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.212 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.292     4.504    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X84Y53         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.822     5.041    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X84Y53         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.092ns (12.905%)  route 0.621ns (87.095%))
  Logic Levels:           0  
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 3.004ns (routing 1.027ns, distribution 1.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.724 r  <hidden>
                         net (fo=2, routed)           0.621     4.345    <hidden>
    SLICE_X60Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.004     5.223    <hidden>
    SLICE_X60Y107        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.092ns (14.076%)  route 0.562ns (85.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.553ns (routing 0.882ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.027ns, distribution 1.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.553     3.632    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.724 r  <hidden>
                         net (fo=2, routed)           0.562     4.285    <hidden>
    SLICE_X74Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.973     5.192    <hidden>
    SLICE_X74Y122        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.090ns (15.598%)  route 0.487ns (84.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.531ns (routing 0.882ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.947ns (routing 1.027ns, distribution 1.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.531     3.610    <hidden>
    SLICE_X67Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.700 r  <hidden>
                         net (fo=1, routed)           0.487     4.187    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.947     5.166    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.541ns  (logic 0.090ns (16.636%)  route 0.451ns (83.364%))
  Logic Levels:           0  
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.531ns (routing 0.882ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.947ns (routing 1.027ns, distribution 1.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.531     3.610    <hidden>
    SLICE_X67Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.700 r  <hidden>
                         net (fo=1, routed)           0.451     4.151    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.947     5.166    <hidden>
    SLICE_X66Y72         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.509ns (routing 0.548ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.918ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.509     1.613    <hidden>
    SLICE_X78Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.662 r  <hidden>
                         net (fo=1, routed)           0.142     1.804    <hidden>
    SLICE_X78Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.345     4.823    <hidden>
    SLICE_X78Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.511ns (routing 0.548ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.918ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.511     1.615    <hidden>
    SLICE_X81Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.664 r  <hidden>
                         net (fo=1, routed)           0.160     1.824    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.343     4.821    <hidden>
    SLICE_X81Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.050ns (25.253%)  route 0.148ns (74.747%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.918ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.148     1.832    <hidden>
    SLICE_X80Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.381     4.859    <hidden>
    SLICE_X80Y127        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.050ns (24.390%)  route 0.155ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.537ns (routing 0.548ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.356ns (routing 0.918ns, distribution 1.438ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.537     1.641    <hidden>
    SLICE_X78Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.691 r  <hidden>
                         net (fo=1, routed)           0.155     1.846    <hidden>
    SLICE_X78Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.356     4.834    <hidden>
    SLICE_X78Y131        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.041%)  route 0.167ns (76.959%))
  Logic Levels:           0  
  Clock Path Skew:        3.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.918ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.167     1.851    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.369     4.847    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.531ns (routing 0.548ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.386ns (routing 0.918ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.531     1.635    <hidden>
    SLICE_X79Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.684 r  <hidden>
                         net (fo=1, routed)           0.176     1.860    <hidden>
    SLICE_X81Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.386     4.864    <hidden>
    SLICE_X81Y114        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.050ns (21.930%)  route 0.178ns (78.070%))
  Logic Levels:           0  
  Clock Path Skew:        3.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.918ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.178     1.862    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.369     4.847    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.050ns (21.834%)  route 0.179ns (78.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.918ns, distribution 1.449ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.179     1.863    <hidden>
    SLICE_X78Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.367     4.845    <hidden>
    SLICE_X78Y127        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.050ns (21.645%)  route 0.181ns (78.355%))
  Logic Levels:           0  
  Clock Path Skew:        3.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.369ns (routing 0.918ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.181     1.865    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.369     4.847    <hidden>
    SLICE_X79Y125        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.050ns (21.645%)  route 0.181ns (78.355%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.530ns (routing 0.548ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.918ns, distribution 1.463ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.530     1.634    <hidden>
    SLICE_X78Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.684 r  <hidden>
                         net (fo=1, routed)           0.181     1.865    <hidden>
    SLICE_X80Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.381     4.859    <hidden>
    SLICE_X80Y127        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Max Delay           610 Endpoints
Min Delay          1002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.212ns  (logic 0.209ns (6.507%)  route 3.003ns (93.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.318ns (routing 1.202ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.968ns (routing 1.027ns, distribution 1.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.318     6.648    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X198Y95        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y95        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.739 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.945     9.685    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_resetn
    SLICE_X72Y148        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.118     9.803 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/write_going_on_i_1/O
                         net (fo=1, routed)           0.058     9.861    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst_n_1
    SLICE_X72Y148        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.968     5.187    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/mon_clk
    SLICE_X72Y148        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.130ns  (logic 0.120ns (3.834%)  route 3.010ns (96.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.318ns (routing 1.202ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.959ns (routing 1.027ns, distribution 1.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.318     6.648    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X198Y95        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y95        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.739 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.951     9.691    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_resetn
    SLICE_X73Y148        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.029     9.720 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/read_going_on_i_1/O
                         net (fo=1, routed)           0.059     9.779    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst_n_0
    SLICE_X73Y148        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.959     5.178    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/mon_clk
    SLICE_X73Y148        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 0.091ns (2.999%)  route 2.943ns (97.001%))
  Logic Levels:           0  
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.318ns (routing 1.202ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.918ns (routing 1.027ns, distribution 1.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.318     6.648    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X198Y95        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y95        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.739 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.943     9.683    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/trace_rst
    SLICE_X73Y148        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.918     5.137    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X73Y148        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 0.162ns (5.458%)  route 2.806ns (94.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.318ns (routing 1.202ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.027ns, distribution 1.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.318     6.648    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X198Y95        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y95        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.739 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.494     9.234    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X106Y143       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     9.305 r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.312     9.617    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X106Y143       FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.852     5.071    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X106Y143       FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.449ns  (logic 0.178ns (7.267%)  route 2.271ns (92.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.318ns (routing 1.202ns, distribution 2.116ns)
  Clock Net Delay (Destination): 3.010ns (routing 1.027ns, distribution 1.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.318     6.648    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X198Y95        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y95        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.739 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         1.917     8.657    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X54Y109        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.087     8.744 r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.354     9.098    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X54Y109        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.010     5.229    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X54Y109        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.303ns (12.877%)  route 2.050ns (87.123%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.338ns (routing 1.202ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.027ns, distribution 1.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.338     6.668    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X73Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.759 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.471     7.230    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in_1
    SLICE_X74Y136        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.315 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.261     7.576    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X74Y136        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.703 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          1.318     9.021    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.843     5.062    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.303ns (12.877%)  route 2.050ns (87.123%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.338ns (routing 1.202ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.027ns, distribution 1.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.338     6.668    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X73Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.759 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.471     7.230    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in_1
    SLICE_X74Y136        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.315 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.261     7.576    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X74Y136        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.703 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          1.318     9.021    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.843     5.062    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.303ns (12.877%)  route 2.050ns (87.123%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.338ns (routing 1.202ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.027ns, distribution 1.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.338     6.668    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X73Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.759 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.471     7.230    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in_1
    SLICE_X74Y136        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.315 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.261     7.576    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X74Y136        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.703 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          1.318     9.021    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.843     5.062    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.353ns  (logic 0.303ns (12.877%)  route 2.050ns (87.123%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.338ns (routing 1.202ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.027ns, distribution 1.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.338     6.668    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X73Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.759 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.471     7.230    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in_1
    SLICE_X74Y136        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.315 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.261     7.576    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X74Y136        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.703 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          1.318     9.021    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.843     5.062    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X84Y72         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.303ns (13.089%)  route 2.012ns (86.911%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns
    Source Clock Delay      (SCD):    6.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.338ns (routing 1.202ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.027ns, distribution 1.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.338     6.668    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X73Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.759 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/Q
                         net (fo=4, routed)           0.471     7.230    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in_1
    SLICE_X74Y136        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.085     7.315 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.261     7.576    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X74Y136        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.703 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          1.280     8.983    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X83Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.831     5.050    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X83Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.918ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X79Y71         RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.477 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.494    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[27]
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.345     4.823    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.918ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X91Y138        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y138        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.477 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.494    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[27]
    SLICE_X91Y138        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.352     4.830    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y138        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[27]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.763ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.354ns (routing 0.918ns, distribution 1.436ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.983     3.368    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X91Y137        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.478 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.495    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[13]
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.354     4.832    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[13]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.763ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.353ns (routing 0.918ns, distribution 1.435ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.984     3.369    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/WCLK
    SLICE_X91Y140        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y140        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.479 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.496    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[41]
    SLICE_X91Y140        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.353     4.831    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y140        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.114ns (87.023%)  route 0.017ns (12.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.918ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X79Y71         RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.481 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/O
                         net (fo=1, routed)           0.017     3.498    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[23]
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.345     4.823    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.114ns (87.023%)  route 0.017ns (12.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.918ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X91Y138        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y138        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.481 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/O
                         net (fo=1, routed)           0.017     3.498    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[23]
    SLICE_X91Y138        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.352     4.830    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y138        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[23]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.763ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.918ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.986     3.371    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/WCLK
    SLICE_X91Y142        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.481 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.498    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[55]
    SLICE_X91Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.355     4.833    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.113ns (85.606%)  route 0.019ns (14.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.918ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X79Y71         RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.113     3.480 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/O
                         net (fo=1, routed)           0.019     3.499    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[19]
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.345     4.823    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.116ns (87.879%)  route 0.016ns (12.121%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.763ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.918ns, distribution 1.427ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.982     3.367    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X79Y71         RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.116     3.483 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/O
                         net (fo=1, routed)           0.016     3.499    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0[15]
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.345     4.823    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y71         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.114ns (87.023%)  route 0.017ns (12.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.763ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.354ns (routing 0.918ns, distribution 1.436ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.983     3.368    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X91Y137        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.482 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.017     3.499    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[9]
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.354     4.832    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout4_primitive
  To Clock:  clkout1_primitive_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.119ns (18.510%)  route 0.524ns (81.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.741ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.149ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.525ns (routing 0.767ns, distribution 1.758ns)
  Clock Net Delay (Destination): 2.971ns (routing 1.027ns, distribution 1.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.525     3.612    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X246Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X246Y94        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.703 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.199     3.902    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X244Y94        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.028     3.930 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.325     4.255    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X244Y94        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.971     5.190    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X244Y94        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.059ns (17.702%)  route 0.274ns (82.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.741ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.149ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.555ns (routing 0.461ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.918ns, distribution 1.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.555     1.663    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X246Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X246Y94        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.713 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.105     1.818    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X244Y94        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.009     1.827 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.169     1.996    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X244Y94        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.462     4.940    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X244Y94        FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 0.126ns (3.845%)  route 3.151ns (96.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.234ns (routing 0.668ns, distribution 1.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.788     2.788    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X242Y93        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     2.914 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.363     3.277    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.234     2.589    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.060ns (3.126%)  route 1.859ns (96.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.813ns (routing 0.550ns, distribution 1.263ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.674     1.674    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X242Y93        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     1.734 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.185     1.919    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.813     2.641    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X242Y93        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.034     1.138    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.033     1.137    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.031     1.135    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.141    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.138    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.158    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.155    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.969    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.966    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.972    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.969    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.989    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.986    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.034     1.984    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.032     1.982    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.031     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.988    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.985    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.148     1.387    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.174     1.595    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.173     1.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.178     1.599    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.180     1.601    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.171     1.592    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.170     1.591    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.384    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.627    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.626    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.631    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.633    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.624    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.623    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.400    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.644    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.643    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.648    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.650    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.641    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.640    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.255ns (39.110%)  route 0.397ns (60.890%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.733ns (routing 1.078ns, distribution 1.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.054     0.120 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.140    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     0.206 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.316     0.522    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X221Y271       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.082     0.604 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.048     0.652    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X221Y271       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.733     2.788    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y271       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.336ns (51.534%)  route 0.316ns (48.466%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     0.185 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.027     0.212    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.068     0.280 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.228     0.508    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X221Y269       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.097     0.605 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.047     0.652    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.303ns (47.792%)  route 0.331ns (52.208%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     0.202 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.022     0.224    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     0.290 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.225     0.515    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X221Y269       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.048     0.563 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.071     0.634    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.575ns  (logic 0.291ns (50.609%)  route 0.284ns (49.391%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.013     0.149    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.061     0.210 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.226     0.436    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X221Y269       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.094     0.530 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.045     0.575    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.228ns (42.458%)  route 0.309ns (57.542%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.014     0.127    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.065     0.192 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.236     0.428    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X221Y269       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     0.478 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.059     0.537    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.211ns (42.369%)  route 0.287ns (57.631%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.053     0.053 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.013     0.066    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     0.127 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.228     0.355    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X221Y269       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.097     0.452 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.046     0.498    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.093ns (37.500%)  route 0.155ns (62.500%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.129     0.180    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X221Y269       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.045     0.225 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.023     0.248    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.090ns (35.156%)  route 0.166ns (64.844%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.030     0.073 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.138     0.211    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X221Y269       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.020     0.231 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.025     0.256    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.130ns (45.936%)  route 0.153ns (54.064%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.023     0.081 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.089    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.032     0.121 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.125     0.246    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X221Y269       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.020     0.266 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.017     0.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.130ns (45.296%)  route 0.157ns (54.704%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.003     0.058    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.030     0.088 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.131     0.219    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X221Y269       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.045     0.264 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.023     0.287    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.142ns (46.254%)  route 0.165ns (53.746%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.217ns (routing 0.872ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.024     0.067 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.075    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.032     0.107 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.130     0.237    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X221Y269       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.046     0.283 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.024     0.307    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.217     2.297    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.116ns (34.018%)  route 0.225ns (65.982%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.198ns (routing 0.872ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X223Y269       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X223Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X223Y269       LUTCY2 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.024     0.045 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.053    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X223Y269       LUTCY1 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.032     0.085 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.191     0.276    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X221Y271       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.042     0.318 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.023     0.341    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X221Y271       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.198     2.278    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X221Y271       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.050ns  (logic 0.000ns (0.000%)  route 2.050ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.178ns (routing 0.755ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.050     2.050    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X192Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.178     2.525    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X192Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.000ns (0.000%)  route 1.200ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.791ns (routing 0.655ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.200     1.200    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X192Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.791     2.613    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X192Y57        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.736ns  (logic 0.000ns (0.000%)  route 2.736ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.270ns (routing 0.677ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.736     2.736    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X195Y109       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.270     2.625    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X195Y109       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C

Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.163ns  (logic 0.085ns (3.930%)  route 2.078ns (96.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.264ns (routing 0.677ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.007     2.007    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X204Y92        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085     2.092 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     2.163    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.264     2.619    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.034ns (2.710%)  route 1.220ns (97.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.827ns (routing 0.553ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.205     1.205    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X204Y92        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.034     1.239 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.015     1.254    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.827     2.656    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X204Y92        FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C

Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.000ns (0.000%)  route 1.627ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.847ns (routing 0.553ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.627     1.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X195Y109       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.847     2.676    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X195Y109       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive_1

Max Delay          4288 Endpoints
Min Delay          4288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.847ns (49.752%)  route 1.865ns (50.248%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.871     3.712    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[31]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[27]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.847ns (49.930%)  route 1.852ns (50.070%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.858     3.699    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[27]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[26]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.847ns (49.943%)  route 1.851ns (50.057%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.857     3.698    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[26]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[25]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.696ns  (logic 1.847ns (49.970%)  route 1.849ns (50.030%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.855     3.696    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[25]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[29]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.847ns (50.314%)  route 1.824ns (49.686%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.830     3.671    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[29]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[32]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 1.847ns (50.349%)  route 1.821ns (49.651%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.827     3.668    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[32]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[33]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.668ns  (logic 1.847ns (50.349%)  route 1.821ns (49.651%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.827     3.668    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[33]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[34]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.847ns (50.479%)  route 1.812ns (49.521%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.818     3.659    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[34]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[54]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 1.847ns (50.536%)  route 1.808ns (49.464%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.814     3.655    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[54]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[54]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[55]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 1.847ns (50.536%)  route 1.808ns (49.464%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.607ns (routing 1.027ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y126           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y126           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[0])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[0]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<0>
    DSP_X2Y126           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[0]_V_DATA[0])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<0>
    DSP_X2Y126           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[0]_Y[0])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[0]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<0>
    DSP_X2Y126           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[0]_ALU_OUT[3])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[3]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<3>
    DSP_X2Y126           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[3]_P[3])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[3]
                         net (fo=3, routed)           0.561     1.841    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_122
    SLICE_X145Y252       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.129     1.970 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1/O
                         net (fo=3, routed)           0.182     2.152    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_49__1_n_0
    SLICE_X146Y252       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.117     2.269 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_45__1/O
                         net (fo=2, routed)           0.238     2.507    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/I0
    SLICE_X144Y252       LUTCY1 (Prop_E5LUT_SLICEL_I0_PROP)
                                                      0.080     2.587 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.589    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_11__12_n_3
    SLICE_X144Y252       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     2.719 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X144Y253       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.774 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.783    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X144Y253       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.841 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.814     3.655    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[55]
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[55]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.607     4.826    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X2Y138           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     4.885 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     4.885    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X2Y138           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.392ns (routing 0.918ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1_n_7
    SLICE_X88Y94         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[7]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/I4
    SLICE_X88Y94         LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/add_ln77_fu_239_p2[4]
    SLICE_X88Y94         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.392     4.870    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_clk
    SLICE_X88Y94         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.422ns (routing 0.918ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y199       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1_n_2
    SLICE_X190Y199       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[12]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/I4
    SLICE_X190Y199       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_fu_2449_p2[5]
    SLICE_X190Y199       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.422     4.900    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X190Y199       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.252ns (routing 0.918ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y197       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1_n_2
    SLICE_X168Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[13]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/I4
    SLICE_X168Y197       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_fu_2549_p2[6]
    SLICE_X168Y197       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.252     4.730    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X168Y197       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.424ns (routing 0.918ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y209       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[3]_i_1_n_2
    SLICE_X190Y209       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]_i_1/I4
    SLICE_X190Y209       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_fu_3149_p2[4]
    SLICE_X190Y209       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.424     4.902    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X190Y209       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_23_reg_11081_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.241ns (routing 0.918ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y222       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1_n_2
    SLICE_X180Y222       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/I4
    SLICE_X180Y222       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_fu_3690_p2[4]
    SLICE_X180Y222       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.241     4.719    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X180Y222       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.262ns (routing 0.918ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y187       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1_n_2
    SLICE_X174Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[4]_i_1/I4
    SLICE_X174Y187       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[11]_0[2]
    SLICE_X174Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.262     4.740    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X174Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.424ns (routing 0.918ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y187       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0_n_2
    SLICE_X188Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/I4
    SLICE_X188Y187       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[11]_0[2]
    SLICE_X188Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.424     4.902    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X188Y187       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.243ns (routing 0.918ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y217       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0_n_2
    SLICE_X170Y217       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[10]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/I4
    SLICE_X170Y217       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_fu_6402_p2[4]
    SLICE_X170Y217       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.243     4.721    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X170Y217       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.245ns (routing 0.918ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y215       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0_n_2
    SLICE_X172Y215       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[9]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/I4
    SLICE_X172Y215       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_fu_6625_p2[3]
    SLICE_X172Y215       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.245     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X172Y215       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.257ns (routing 0.918ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y213       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0_n_2
    SLICE_X164Y213       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/I4
    SLICE_X164Y213       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_fu_4277_p2[3]
    SLICE_X164Y213       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.257     4.735    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X164Y213       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.817ns  (logic 0.000ns (0.000%)  route 1.817ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.225ns (routing 0.668ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.817     1.817    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.225     2.580    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.000ns (0.000%)  route 1.062ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.807ns (routing 0.550ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.062     1.062    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.807     2.635    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X243Y94        FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





