INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_TB
INFO: [VRFC 10-2458] undeclared symbol event_frame_started, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:163]
INFO: [VRFC 10-2458] undeclared symbol event_tlast_unexpected, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:164]
INFO: [VRFC 10-2458] undeclared symbol event_tlast_missing, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:165]
INFO: [VRFC 10-2458] undeclared symbol event_status_channel_halt, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:166]
INFO: [VRFC 10-2458] undeclared symbol event_data_in_channel_halt, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:167]
INFO: [VRFC 10-2458] undeclared symbol event_data_out_channel_halt, assumed default net type wire [D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sim_1/new/FFT_TB.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Drive_D/ELD2023/Lab7_HW_1/Lab7_HW_1.srcs/sources_1/ip/xfft_32/sim/xfft_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_32'
