<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__ll__fmc_8c_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_fmc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal_8h.html">stm32f7xx_hal.h</a>&quot;</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* ----------------------- FMC registers bit mask --------------------------- */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* --- BCR Register ---*/</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* BCR register clear mask */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* --- BTR Register ---*/</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* BTR register clear mask */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD  |\</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">                                      FMC_BTR1_DATAST | FMC_BTR1_BUSTURN |\</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">                                      FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT  |\</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">                                      FMC_BTR1_ACCMOD))</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* --- BWTR Register ---*/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* BWTR register clear mask */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD  |\</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">                                      FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN |\</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                      FMC_BWTR1_ACCMOD))</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                      FMC_PCR_PTYP    | FMC_PCR_PWID   | \</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">                                      FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                      FMC_PCR_TAR     | FMC_PCR_ECCPS))</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 |\</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">                                      FMC_PMEM_MEMHOLD3 | FMC_PMEM_MEMHIZ3))</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 |\</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">                                      FMC_PATT_ATTHOLD3 | FMC_PATT_ATTHIZ3))</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* --- SDCR Register ---*/</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* SDCR register clear mask */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCR1_NC    | FMC_SDCR1_NR     | \</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                                      FMC_SDCR1_MWID  | FMC_SDCR1_NB     | \</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">                                      FMC_SDCR1_CAS   | FMC_SDCR1_WP     | \</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">                                      FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | \</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                      FMC_SDCR1_RPIPE))</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* --- SDTR Register ---*/</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* SDTR register clear mask */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR   | \</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                      FMC_SDTR1_TRAS  | FMC_SDTR1_TRC    | \</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">                                      FMC_SDTR1_TWR   | FMC_SDTR1_TRP    | \</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">                                      FMC_SDTR1_TRCD))</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                    <a class="code" href="structFMC__NORSRAM__InitTypeDef.html">FMC_NORSRAM_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>)</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  uint32_t flashaccess;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  uint32_t btcr_reg;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  uint32_t mask;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NSBank));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad87f37e2727d76c5ae4db83123968694">IS_FMC_MUX</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;DataAddressMux));</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga65201c4e5988afaf4c14d8c3d451458a">IS_FMC_MEMORY</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryType));</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">IS_FMC_NORSRAM_MEMORY_WIDTH</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth));</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">IS_FMC_BURSTMODE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;BurstAccessMode));</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga3e45c42296be40252db7166cab9c2957">IS_FMC_WAIT_POLARITY</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WaitSignalPolarity));</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga60a02187e4d7ea8c535150859180bfac">IS_FMC_WAIT_SIGNAL_ACTIVE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WaitSignalActive));</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga441e854710b80b55470e998a3040a452">IS_FMC_WRITE_OPERATION</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteOperation));</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gac78f27571ace17ee6b78dfa8142a31be">IS_FMC_WAITE_SIGNAL</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WaitSignal));</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ExtendedMode));</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">IS_FMC_ASYNWAIT</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;AsynchronousWait));</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaa086b431bbb5a722303649cacdf5963f">IS_FMC_WRITE_BURST</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteBurst));</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">IS_FMC_CONTINOUS_CLOCK</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ContinuousClock));</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga507a7489e5416486f92a2edf841ad915">IS_FMC_WRITE_FIFO</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteFifo));</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga0aea060c641910bdadc1f48044f2ed8f">IS_FMC_PAGESIZE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;PageSize));</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Disable NORSRAM Device */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="group__FMC__LL__NOR__Macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a>(Device, <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NSBank);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryType == <a class="code" href="group__FMC__Memory__Type.html#ga09cccfa7eb21563c0573214113a64ab5">FMC_MEMORY_TYPE_NOR</a>)</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    flashaccess = <a class="code" href="group__FMC__NORSRAM__Flash__Access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">FMC_NORSRAM_FLASH_ACCESS_ENABLE</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  }</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    flashaccess = <a class="code" href="group__FMC__NORSRAM__Flash__Access.html#gada21371f712db11ebd92f152f712a2bf">FMC_NORSRAM_FLASH_ACCESS_DISABLE</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  btcr_reg = (flashaccess                   | \</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;              Init-&gt;DataAddressMux          | \</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;              Init-&gt;MemoryType              | \</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;              Init-&gt;MemoryDataWidth         | \</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;              Init-&gt;BurstAccessMode         | \</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;              Init-&gt;WaitSignalPolarity      | \</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;              Init-&gt;WaitSignalActive        | \</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;              Init-&gt;WriteOperation          | \</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;              Init-&gt;WaitSignal              | \</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;              Init-&gt;ExtendedMode            | \</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;              Init-&gt;AsynchronousWait        | \</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;              Init-&gt;WriteBurst);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  btcr_reg |= <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ContinuousClock;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  btcr_reg |= <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteFifo;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  btcr_reg |= <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;PageSize;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  mask = (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8071c51a621c27198498af06ea0adf15">FMC_BCR1_MBKEN</a>                |</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga264e6e4d5724db35b934f697b0a0cbba">FMC_BCR1_MUXEN</a>                |</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38">FMC_BCR1_MTYP</a>                 |</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5cf441da43ab55821ee7274c2eff4951">FMC_BCR1_MWID</a>                 |</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0">FMC_BCR1_FACCEN</a>               |</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76">FMC_BCR1_BURSTEN</a>              |</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga884394e393c0b7719ee4297989690956">FMC_BCR1_WAITPOL</a>              |</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3c3965a2c338566154c6fe79c5d07989">FMC_BCR1_WAITCFG</a>              |</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga48d44d438efe1c501fe1705b8c24674a">FMC_BCR1_WREN</a>                 |</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98">FMC_BCR1_WAITEN</a>               |</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a1fcf43df17e45825939c7839de4f8d">FMC_BCR1_EXTMOD</a>               |</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga19306ae46c68880f1e10ad7e973a329f">FMC_BCR1_ASYNCWAIT</a>            |</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;          <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87">FMC_BCR1_CBURSTRW</a>);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  mask |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  mask |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  mask |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac648a5eb8b02da6f44559de903bcef5f">FMC_BCR1_CPSIZE</a>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NSBank], mask, btcr_reg);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ContinuousClock == <a class="code" href="group__FMC__Continous__Clock.html#gaa8893acc7cf9c703518f8182926679ed">FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</a>) &amp;&amp; (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NSBank != <a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>))</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>, <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ContinuousClock);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  }</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NSBank != <a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[<a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], (uint32_t)(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteFifo));</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                     <a class="code" href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a>(ExDevice));</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">/* Disable the FMC_NORSRAM device */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="group__FMC__LL__NOR__Macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a>(Device, Bank);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">/* De-initialize the FMC_NORSRAM device */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">/* FMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (Bank == <a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    Device-&gt;BTCR[Bank] = 0x000030DBU;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  }</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">/* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    Device-&gt;BTCR[Bank] = 0x000030D2U;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  ExDevice-&gt;BWTR[Bank]   = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                          <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  uint32_t tmpr;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressSetupTime));</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressHoldTime));</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataSetupTime));</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;BusTurnAroundDuration));</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">IS_FMC_CLK_DIV</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;CLKDivision));</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaff7bf46d90db1e9fc9960e25728d7524">IS_FMC_DATA_LATENCY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataLatency));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AccessMode));</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">/* Set FMC_NORSRAM device timing parameters */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Bank + 1U], BTR_CLEAR_MASK, (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressSetupTime                                  |</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                                       ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressHoldTime)        &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga43a2ed87e91bb85b86b0a09cf3c259de">FMC_BTR1_ADDHLD_Pos</a>)  |</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                                       ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataSetupTime)          &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaacf32b91bfd7822a6c1b6ff4ca17bdc">FMC_BTR1_DATAST_Pos</a>)  |</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                                       ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;BusTurnAroundDuration)  &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7da82962fb40a544f3ffc70d3db9c4bd">FMC_BTR1_BUSTURN_Pos</a>) |</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                                       (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;CLKDivision) - 1U)     &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>)  |</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                                       (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataLatency) - 2U)     &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b816b8cf4b3cf96f31e6970024dd2db">FMC_BTR1_DATLAT_Pos</a>)  |</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                                       (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AccessMode)));</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="stm32f7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[<a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>))</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    tmpr = (uint32_t)(Device-&gt;BTCR[<a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U] &amp; ~((0x0FU) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>));</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    tmpr |= (uint32_t)(((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;CLKDivision) - 1U) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code" href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U], <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad2da3afe5989bb714b10d6b5a608e8a1">FMC_BTR1_CLKDIV</a>, tmpr);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  }</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                                   <a class="code" href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                                   uint32_t ExtendedMode)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a>(ExtendedMode));</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span> (ExtendedMode == <a class="code" href="group__FMC__Extended__Mode.html#ga9239a72c8a1a58ee12189743905b8e29">FMC_EXTENDED_MODE_ENABLE</a>)</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  {</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a>(Device));</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressSetupTime));</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressHoldTime));</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataSetupTime));</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;BusTurnAroundDuration));</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AccessMode));</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BWTR[Bank], BWTR_CLEAR_MASK, (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressSetupTime                                    |</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                                     ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AddressHoldTime)        &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga70a8344e3ddf226b5613f4b777e1095e">FMC_BWTR1_ADDHLD_Pos</a>)  |</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                                     ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;DataSetupTime)          &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacc9e343d436bb974eabe79e165d1372c">FMC_BWTR1_DATAST_Pos</a>)  |</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                                     <a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;AccessMode                                          |</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                                     ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;BusTurnAroundDuration)  &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga155239c6574221c6fbb99fe2cd7a644a">FMC_BWTR1_BUSTURN_Pos</a>)));</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[Bank], <a class="code" href="group__FMC__Write__Operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;{</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;BTCR[Bank], <a class="code" href="group__FMC__Write__Operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;}</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code" href="structFMC__NAND__InitTypeDef.html">FMC_NAND_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>)</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;NandBank));</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga742fdeaeb9643171c25bb0db3a08aead">IS_FMC_WAIT_FEATURE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;Waitfeature));</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga91d26a1d2a469d32f98c940341219274">IS_FMC_NAND_MEMORY_WIDTH</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth));</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga5f44655899c2a891ee14631279421313">IS_FMC_ECC_STATE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;EccComputation));</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8be3779dd2458ffabe6d801927ca37b9">IS_FMC_ECCPAGE_SIZE</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ECCPageSize));</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga677da7875fd938d22b61ea6b6d3f600d">IS_FMC_TCLR_TIME</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;TCLRSetupTime));</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">IS_FMC_TAR_TIME</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;TARSetupTime));</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR, PCR_CLEAR_MASK, (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;Waitfeature                            |</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                           <a class="code" href="group__FMC__PCR__Memory__Type.html#ga5c234a89c5d925a16c55eeee5d5173b2">FMC_PCR_MEMORY_TYPE_NAND</a>                     |</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                           <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth                        |</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                           <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;EccComputation                         |</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                           <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ECCPageSize                            |</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                           ((<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;TCLRSetupTime) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a>)  |</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                           ((<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;TARSetupTime)  &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a>)));</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                                   <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank)</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;SetupTime));</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PMEM, PMEM_CLEAR_MASK, (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;SetupTime                                 |</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;WaitSetupTime) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga54a54f53c28d173b3415544e8738bbf8">FMC_PMEM_MEMWAIT3_Pos</a>) |</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HoldSetupTime) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4f80e8e84e9ca14a8ed78d43a1bc05dc">FMC_PMEM_MEMHOLD3_Pos</a>) |</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HiZSetupTime)  &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8b0f1a0c811ea07272bea71838e86439">FMC_PMEM_MEMHIZ3_Pos</a>)));</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                                      <a class="code" href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank)</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;SetupTime));</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;WaitSetupTime));</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HoldSetupTime));</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HiZSetupTime));</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PATT, PATT_CLEAR_MASK, (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;SetupTime                                 |</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;WaitSetupTime) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a0a9cd52aa184f2d7286f53c17b7cf5">FMC_PATT_ATTWAIT3_Pos</a>) |</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HoldSetupTime) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf27e7ca37947a666e67be94a86d79b74">FMC_PATT_ATTHOLD3_Pos</a>) |</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;HiZSetupTime)  &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad7fdc8188a16ef0a41fb280534d9515e">FMC_PATT_ATTHIZ3_Pos</a>)));</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160; </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;}</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="group__FMC__LL__NAND__Macros.html#ga0acd69e4346d06332021a4dea5e16666">__FMC_NAND_DISABLE</a>(Device, Bank);</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">/* Set the FMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR,  0x00000018U);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR,   0x00000040U);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM, 0xFCFCFCFCU);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT, 0xFCFCFCFCU);</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;{</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;{</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160; </div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;}</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__NAND__Private__Functions__Group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                  uint32_t Timeout)</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  uint32_t tickstart;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="comment">/* Get tick */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  tickstart = <a class="code" href="group__HAL__Exported__Functions__Group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="group__FMC__LL__NAND__Interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">__FMC_NAND_GET_FLAG</a>(Device, Bank, <a class="code" href="group__FMC__LL__Flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a>) == <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  {</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">if</span> (Timeout != <a class="code" href="stm32f7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    {</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">if</span> (((<a class="code" href="group__HAL__Exported__Functions__Group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      }</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    }</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  }</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">/* Get the ECCR register value */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  *ECCval = (uint32_t)Device-&gt;ECCR;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code" href="structFMC__SDRAM__InitTypeDef.html">FMC_SDRAM_InitTypeDef</a> *<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>)</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;SDBank));</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gabb01c64da09cf165970746dcc232406f">IS_FMC_COLUMNBITS_NUMBER</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ColumnBitsNumber));</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaf456ae17edbf51e0ab9a961f81eab335">IS_FMC_ROWBITS_NUMBER</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;RowBitsNumber));</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga7977874b28d1914847e3e9b6315bdd50">IS_FMC_SDMEMORY_WIDTH</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth));</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gabb6c4f17d25c769b8092373aa511cbaf">IS_FMC_INTERNALBANK_NUMBER</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;InternalBankNumber));</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gac2fb8438e2864c275694bc4c3629bc71">IS_FMC_CAS_LATENCY</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;CASLatency));</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">IS_FMC_WRITE_PROTECTION</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteProtection));</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gab8da2c2718d93e50fa8069ae0026da71">IS_FMC_SDCLOCK_PERIOD</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;SDClockPeriod));</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gafda7de8481c742b3f11b368abf37037c">IS_FMC_READ_BURST</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadBurst));</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga782b8f96953251d1ad51f0e04821f2ad">IS_FMC_READPIPE_DELAY</a>(<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadPipeDelay));</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160; </div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="comment">/* Set SDRAM bank configuration parameters */</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;SDBank == <a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;               SDCR_CLEAR_MASK,</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;               (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ColumnBitsNumber   |</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;RowBitsNumber      |</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth    |</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;InternalBankNumber |</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;CASLatency         |</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteProtection    |</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;SDClockPeriod      |</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadBurst          |</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadPipeDelay));</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  }</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  {</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;               <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a>           |</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;               <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a>          |</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;               <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a>,</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;               (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;SDClockPeriod      |</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadBurst          |</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ReadPipeDelay));</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a>],</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;               SDCR_CLEAR_MASK,</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;               (<a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;ColumnBitsNumber   |</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;RowBitsNumber      |</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;MemoryDataWidth    |</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;InternalBankNumber |</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;CASLatency         |</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                <a class="code" href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">Init</a>-&gt;WriteProtection));</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                        <a class="code" href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>, uint32_t Bank)</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">IS_FMC_LOADTOACTIVE_DELAY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>));</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga27027c0cb683f8076f5234b4090f5017">IS_FMC_EXITSELFREFRESH_DELAY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>));</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">IS_FMC_SELFREFRESH_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>));</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gabaab80aee88f3edea630198a603b9ed6">IS_FMC_ROWCYCLE_DELAY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>));</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">IS_FMC_WRITE_RECOVERY_TIME</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>));</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">IS_FMC_RP_DELAY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>));</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad113c5a105839c2257f7fe8a1e6ad018">IS_FMC_RCD_DELAY</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>));</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">/* Set SDRAM device timing parameters */</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span> (Bank == <a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;               SDTR_CLEAR_MASK,</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;               (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>) - 1U)                                      |</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>) - 1U) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a>) |</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>) - 1U)      &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a>) |</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>) - 1U)        &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a>)  |</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>) - 1U)    &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a>)  |</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>) - 1U)              &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a>)  |</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>) - 1U)             &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a>)));</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  {</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;               <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a> |</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;               <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a>,</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;               (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>) - 1U)         &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a>)  |</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;               (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>) - 1U)               &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a>));</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code" href="group__FMC__SDRAM__Bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a>],</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;               SDTR_CLEAR_MASK,</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;               (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>) - 1U)                                      |</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>) - 1U) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a>) |</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>) - 1U)      &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a>) |</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>) - 1U)    &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a>)  |</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a>-&gt;<a class="code" href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>) - 1U)             &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a>)));</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  }</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">/* De-initialize the SDRAM device */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  Device-&gt;SDCR[Bank] = 0x000002D0U;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  Device-&gt;SDTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  Device-&gt;SDCMR      = 0x00000000U;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  Device-&gt;SDRTR      = 0x00000000U;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  Device-&gt;SDSR       = 0x00000000U;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;{</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="comment">/* Enable write protection */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;SDCR[Bank], <a class="code" href="group__FMC__SDRAM__Write__Protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a>);</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;SDCR[Bank], <a class="code" href="group__FMC__SDRAM__Write__Protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a>);</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160; </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                        <a class="code" href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a> *<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>, uint32_t Timeout)</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;{</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">IS_FMC_COMMAND_MODE</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>));</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">IS_FMC_COMMAND_TARGET</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>));</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>));</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga707f535d97d59f32e72842b9a905de64">IS_FMC_MODE_REGISTER</a>(<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a>));</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">/* Set command register */</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a>),</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;             ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>) | (<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>) |</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;              (((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>) - 1U) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>) |</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;              ((<a class="code" href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a>-&gt;<a class="code" href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a>) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a>)));</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <a class="code" href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Timeout);</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;}</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t RefreshRate)</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga7c1256453227d10256142f1b5d15fcfc">IS_FMC_REFRESH_RATE</a>(RefreshRate));</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="comment">/* Set the refresh rate in command register */</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDRTR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a>, (RefreshRate &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a>));</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;}</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                                                 uint32_t AutoRefreshNumber)</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;{</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a>(AutoRefreshNumber));</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">/* Set the Auto-refresh number in command register */</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a>, ((AutoRefreshNumber - 1U) &lt;&lt; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>));</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;uint32_t <a class="code" href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(<a class="code" href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  uint32_t tmpreg;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">/* Get the corresponding bank mode */</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">if</span> (Bank == <a class="code" href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  {</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    tmpreg = (uint32_t)(Device-&gt;SDSR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a>);</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    tmpreg = ((uint32_t)(Device-&gt;SDSR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a>) &gt;&gt; 2U);</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  }</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160; </div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;}</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160; </div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_NOR_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructFMC__SDRAM__InitTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__InitTypeDef.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00358">stm32f7xx_ll_fmc.h:358</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaeb0b1c09b58da7c5b94e492d004c3d8a"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">IS_FMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FMC_TAR_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00109">stm32f7xx_ll_fmc.h:109</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00396">stm32f7xx_ll_fmc.h:396</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00178">stm32f7xx_ll_fmc.h:178</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00179">stm32f7xx_ll_fmc.h:179</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00043">stm32f7xx_hal_def.h:43</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Interrupt_html_ga2d5410e74f47125ccd059b590c250aaa"><div class="ttname"><a href="group__FMC__LL__NAND__Interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">__FMC_NAND_GET_FLAG</a></div><div class="ttdeci">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)</div><div class="ttdoc">Get flag status of the NAND device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00958">stm32f7xx_ll_fmc.h:958</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3b816b8cf4b3cf96f31e6970024dd2db"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3b816b8cf4b3cf96f31e6970024dd2db">FMC_BTR1_DATLAT_Pos</a></div><div class="ttdeci">#define FMC_BTR1_DATLAT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07644">stm32f746xx.h:7644</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga677da7875fd938d22b61ea6b6d3f600d"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga677da7875fd938d22b61ea6b6d3f600d">IS_FMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FMC_TCLR_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00108">stm32f7xx_ll_fmc.h:108</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_ga30de995a223a4052f68a0b632f589013"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#ga30de995a223a4052f68a0b632f589013">Timing</a></div><div class="ttdeci">static FMC_SDRAM_TimingTypeDef Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00110">stm32746g_discovery_sdram.c:110</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_acce198aed22a4a6ee69abc568393a728"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00432">stm32f7xx_ll_fmc.h:432</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a70a8dbb5650fd6686fb2c6a13aa4bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TWR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08241">stm32f746xx.h:8241</a></div></div>
<div class="ttc" id="astruct____UART__HandleTypeDef_html_a56ed519d3ec77350c528fb8536bd9f5a"><div class="ttname"><a href="struct____UART__HandleTypeDef.html#a56ed519d3ec77350c528fb8536bd9f5a">__UART_HandleTypeDef::Init</a></div><div class="ttdeci">UART_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__uart_8h_source.html#l00215">stm32f7xx_hal_uart.h:215</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gab8da2c2718d93e50fa8069ae0026da71"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gab8da2c2718d93e50fa8069ae0026da71">IS_FMC_SDCLOCK_PERIOD</a></div><div class="ttdeci">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00122">stm32f7xx_ll_fmc.h:122</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0cedbd16af9eadf6b20ff39bc5bfcc87"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87">FMC_BCR1_CBURSTRW</a></div><div class="ttdeci">#define FMC_BCR1_CBURSTRW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07434">stm32f746xx.h:7434</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gabb6c4f17d25c769b8092373aa511cbaf"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gabb6c4f17d25c769b8092373aa511cbaf">IS_FMC_INTERNALBANK_NUMBER</a></div><div class="ttdeci">#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00160">stm32f7xx_ll_fmc.h:160</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga85e8dee1f3363e5a020887cb9ba73fec"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FMC_NAND_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00094">stm32f7xx_ll_fmc.h:94</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga441e854710b80b55470e998a3040a452"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga441e854710b80b55470e998a3040a452">IS_FMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FMC_WRITE_OPERATION(__OPERATION__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00071">stm32f7xx_ll_fmc.h:71</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga8cc715bd3b1dbcc55c9f5f080649b226"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a></div><div class="ttdeci">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00150">stm32f7xx_ll_fmc.h:150</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafcbd27dae5f45c02cdc1b27d2838d767"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a></div><div class="ttdeci">#define FMC_SDCR1_RPIPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08168">stm32f746xx.h:8168</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gad113c5a105839c2257f7fe8a1e6ad018"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gad113c5a105839c2257f7fe8a1e6ad018">IS_FMC_RCD_DELAY</a></div><div class="ttdeci">#define IS_FMC_RCD_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00146">stm32f7xx_ll_fmc.h:146</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8b0f1a0c811ea07272bea71838e86439"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8b0f1a0c811ea07272bea71838e86439">FMC_PMEM_MEMHIZ3_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHIZ3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08068">stm32f746xx.h:8068</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga19306ae46c68880f1e10ad7e973a329f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga19306ae46c68880f1e10ad7e973a329f">FMC_BCR1_ASYNCWAIT</a></div><div class="ttdeci">#define FMC_BCR1_ASYNCWAIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07425">stm32f746xx.h:7425</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4e5ca0bd4982c8354c021b53ef8e65e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a></div><div class="ttdeci">#define FMC_SDCMR_CTB1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08319">stm32f746xx.h:8319</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga3de73eb610365a7ee8b54227f3e60b1c"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">IS_FMC_WRITE_RECOVERY_TIME</a></div><div class="ttdeci">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00144">stm32f7xx_ll_fmc.h:144</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a499042750059231bf7fc5bf9fc2c46aa"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a499042750059231bf7fc5bf9fc2c46aa">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00418">stm32f7xx_ll_fmc.h:418</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaa6729b1267d2487bcb3c0766394ee3ad"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">IS_FMC_COMMAND_MODE</a></div><div class="ttdeci">#define IS_FMC_COMMAND_MODE(__COMMAND__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00130">stm32f7xx_ll_fmc.h:130</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2d38e79e4fb3d46eb4e989d3898521b9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_MRD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08327">stm32f746xx.h:8327</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a05c3b7b4946d8fa707e5263a39baf73d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a05c3b7b4946d8fa707e5263a39baf73d">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00402">stm32f7xx_ll_fmc.h:402</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga552d2f02f418cd96d3a16b743b7b0098"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FMC_TURNAROUND_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00088">stm32f7xx_ll_fmc.h:88</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga3e45c42296be40252db7166cab9c2957"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga3e45c42296be40252db7166cab9c2957">IS_FMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FMC_WAIT_POLARITY(__POLARITY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00067">stm32f7xx_ll_fmc.h:67</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga8570ab8f8973ac56682f213254d57a37"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FMC_HIZ_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00113">stm32f7xx_ll_fmc.h:113</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga002da315c29cdb3bfd54e7599be390e2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a></div><div class="ttdeci">#define FMC_PCR_ECCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07989">stm32f746xx.h:7989</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga69cadb51fb2b16bfed4c1867f6a38a76"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">IS_FMC_COMMAND_TARGET</a></div><div class="ttdeci">#define IS_FMC_COMMAND_TARGET(__TARGET__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00137">stm32f7xx_ll_fmc.h:137</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gafc79ec87631dad2edba9be9334bf100d"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00090">stm32f7xx_ll_fmc.h:90</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga38d24d604092db07d03256b149437920"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a></div><div class="ttdeci">#define FMC_SDCMR_MRD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08329">stm32f746xx.h:8329</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a22efd0147d0fa1372592aae8d4c2d037"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a22efd0147d0fa1372592aae8d4c2d037">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00438">stm32f7xx_ll_fmc.h:438</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf27e7ca37947a666e67be94a86d79b74"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf27e7ca37947a666e67be94a86d79b74">FMC_PATT_ATTHOLD3_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHOLD3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08103">stm32f746xx.h:8103</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga7977874b28d1914847e3e9b6315bdd50"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga7977874b28d1914847e3e9b6315bdd50">IS_FMC_SDMEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00117">stm32f7xx_ll_fmc.h:117</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9eddbefa7bf439fb39ef0d9a2debac76"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76">FMC_BCR1_BURSTEN</a></div><div class="ttdeci">#define FMC_BCR1_BURSTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07404">stm32f746xx.h:7404</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga60a02187e4d7ea8c535150859180bfac"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga60a02187e4d7ea8c535150859180bfac">IS_FMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00069">stm32f7xx_ll_fmc.h:69</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga507a7489e5416486f92a2edf841ad915"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga507a7489e5416486f92a2edf841ad915">IS_FMC_WRITE_FIFO</a></div><div class="ttdeci">#define IS_FMC_WRITE_FIFO(__FIFO__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00059">stm32f7xx_ll_fmc.h:59</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8071c51a621c27198498af06ea0adf15"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8071c51a621c27198498af06ea0adf15">FMC_BCR1_MBKEN</a></div><div class="ttdeci">#define FMC_BCR1_MBKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07385">stm32f746xx.h:7385</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00183">stm32f7xx.h:183</a></div></div>
<div class="ttc" id="agroup__HAL__Exported__Functions__Group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group__HAL__Exported__Functions__Group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal_8c_source.html#l00301">stm32f7xx_hal.c:301</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga7c1256453227d10256142f1b5d15fcfc"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga7c1256453227d10256142f1b5d15fcfc">IS_FMC_REFRESH_RATE</a></div><div class="ttdeci">#define IS_FMC_REFRESH_RATE(__RATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00149">stm32f7xx_ll_fmc.h:149</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga707f535d97d59f32e72842b9a905de64"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga707f535d97d59f32e72842b9a905de64">IS_FMC_MODE_REGISTER</a></div><div class="ttdeci">#define IS_FMC_MODE_REGISTER(__CONTENT__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00148">stm32f7xx_ll_fmc.h:148</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gae5a73bdee17f71e21e502c1dfe1d9f9e"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">IS_FMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FMC_CLK_DIV(__DIV__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00089">stm32f7xx_ll_fmc.h:89</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga84ceccc7ed460666c05db824b8f12f4f"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_DATASETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00086">stm32f7xx_ll_fmc.h:86</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga6be3859bec5de9f6a63ce388b9ad8be4"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">IS_FMC_LOADTOACTIVE_DELAY</a></div><div class="ttdeci">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00140">stm32f7xx_ll_fmc.h:140</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00059">stm32f7xx_hal_def.h:59</a></div></div>
<div class="ttc" id="agroup__FMC__Extended__Mode_html_ga9239a72c8a1a58ee12189743905b8e29"><div class="ttname"><a href="group__FMC__Extended__Mode.html#ga9239a72c8a1a58ee12189743905b8e29">FMC_EXTENDED_MODE_ENABLE</a></div><div class="ttdeci">#define FMC_EXTENDED_MODE_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00555">stm32f7xx_ll_fmc.h:555</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga41a6c6b8e61711609c2b1c7092af5b4c"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">IS_FMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FMC_ASYNWAIT(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00077">stm32f7xx_ll_fmc.h:77</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga6fb34ef685df279f1cbde9cf83601edd"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00085">stm32f7xx_ll_fmc.h:85</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4a1fcf43df17e45825939c7839de4f8d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4a1fcf43df17e45825939c7839de4f8d">FMC_BCR1_EXTMOD</a></div><div class="ttdeci">#define FMC_BCR1_EXTMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07422">stm32f746xx.h:7422</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_aa4e0baa631f3af95366dae966699f102"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#aa4e0baa631f3af95366dae966699f102">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00398">stm32f7xx_ll_fmc.h:398</a></div></div>
<div class="ttc" id="agroup__FMC__NORSRAM__Bank_html_gae21fc4cb32bdf66a091f9b07542128c0"><div class="ttname"><a href="group__FMC__NORSRAM__Bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a></div><div class="ttdeci">#define FMC_NORSRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00460">stm32f7xx_ll_fmc.h:460</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__TimingTypeDef_html"><div class="ttname"><a href="structFMC__NORSRAM__TimingTypeDef.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00253">stm32f7xx_ll_fmc.h:253</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga70a8344e3ddf226b5613f4b777e1095e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga70a8344e3ddf226b5613f4b777e1095e">FMC_BWTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07824">stm32f746xx.h:7824</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga8ee4ea72b19ce42032042ef40d71d8a0"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">IS_FMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FMC_BURSTMODE(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00065">stm32f7xx_ll_fmc.h:65</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga10c0603a55b13a06b5100bd9bf970238"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a></div><div class="ttdeci">#define FMC_SDSR_MODES2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08353">stm32f746xx.h:8353</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gad87f37e2727d76c5ae4db83123968694"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gad87f37e2727d76c5ae4db83123968694">IS_FMC_MUX</a></div><div class="ttdeci">#define IS_FMC_MUX(__MUX__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00046">stm32f7xx_ll_fmc.h:46</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gafda7de8481c742b3f11b368abf37037c"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gafda7de8481c742b3f11b368abf37037c">IS_FMC_READ_BURST</a></div><div class="ttdeci">#define IS_FMC_READ_BURST(__RBURST__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00125">stm32f7xx_ll_fmc.h:125</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga82a35b0430898592dfc5332e97d0cf55"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08335">stm32f746xx.h:8335</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Write__Protection_html_ga6ea4cf7132de5ff229c48cafd6998545"><div class="ttname"><a href="group__FMC__SDRAM__Write__Protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a></div><div class="ttdeci">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00756">stm32f7xx_ll_fmc.h:756</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga742fdeaeb9643171c25bb0db3a08aead"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga742fdeaeb9643171c25bb0db3a08aead">IS_FMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FMC_WAIT_FEATURE(__FEATURE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00095">stm32f7xx_ll_fmc.h:95</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga43a2ed87e91bb85b86b0a09cf3c259de"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga43a2ed87e91bb85b86b0a09cf3c259de">FMC_BTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07612">stm32f746xx.h:7612</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabaeb56b5aa330ef73e41e266d097563a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08322">stm32f746xx.h:8322</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_ad766564847851a0d5cda78f70a7c7b1e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#ad766564847851a0d5cda78f70a7c7b1e">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00410">stm32f7xx_ll_fmc.h:410</a></div></div>
<div class="ttc" id="agroup__FMC__Memory__Type_html_ga09cccfa7eb21563c0573214113a64ab5"><div class="ttname"><a href="group__FMC__Memory__Type.html#ga09cccfa7eb21563c0573214113a64ab5">FMC_MEMORY_TYPE_NOR</a></div><div class="ttdeci">#define FMC_MEMORY_TYPE_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00482">stm32f7xx_ll_fmc.h:482</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Flag__definition_html_gaea0e27112081804b8a00a6d1d51e3787"><div class="ttname"><a href="group__FMC__LL__Flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a></div><div class="ttdeci">#define FMC_FLAG_FEMPT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00846">stm32f7xx_ll_fmc.h:846</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00193">stm32f7xx.h:193</a></div></div>
<div class="ttc" id="agroup__FMC__PCR__Memory__Type_html_ga5c234a89c5d925a16c55eeee5d5173b2"><div class="ttname"><a href="group__FMC__PCR__Memory__Type.html#ga5c234a89c5d925a16c55eeee5d5173b2">FMC_PCR_MEMORY_TYPE_NAND</a></div><div class="ttdeci">#define FMC_PCR_MEMORY_TYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00650">stm32f7xx_ll_fmc.h:650</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga258c6e1bc24052baac9319394072e929"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a></div><div class="ttdeci">#define FMC_SDSR_MODES1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08348">stm32f746xx.h:8348</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaead0f00cdc16a6c8d50d5b9e51d5e38"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38">FMC_BCR1_MTYP</a></div><div class="ttdeci">#define FMC_BCR1_MTYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07391">stm32f746xx.h:7391</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga56ef3ab18901d4fa2b33ebd3ffe0cac8"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">IS_FMC_WRITE_PROTECTION</a></div><div class="ttdeci">#define IS_FMC_WRITE_PROTECTION(__WRITE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00120">stm32f7xx_ll_fmc.h:120</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad2da3afe5989bb714b10d6b5a608e8a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad2da3afe5989bb714b10d6b5a608e8a1">FMC_BTR1_CLKDIV</a></div><div class="ttdeci">#define FMC_BTR1_CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07639">stm32f746xx.h:7639</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga782b8f96953251d1ad51f0e04821f2ad"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga782b8f96953251d1ad51f0e04821f2ad">IS_FMC_READPIPE_DELAY</a></div><div class="ttdeci">#define IS_FMC_READPIPE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00127">stm32f7xx_ll_fmc.h:127</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3c3965a2c338566154c6fe79c5d07989"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3c3965a2c338566154c6fe79c5d07989">FMC_BCR1_WAITCFG</a></div><div class="ttdeci">#define FMC_BCR1_WAITCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07413">stm32f746xx.h:7413</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00157">stm32f7xx.h:157</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaa2787b85b3e1e61eb35f81c941b61907"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00091">stm32f7xx_ll_fmc.h:91</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a9b4e896e7795ac9a32339a0e6520975e"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a9b4e896e7795ac9a32339a0e6520975e">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00415">stm32f7xx_ll_fmc.h:415</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d2399e833b0d207fafa5ba6d9dfb5e0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0">FMC_BCR1_FACCEN</a></div><div class="ttdeci">#define FMC_BCR1_FACCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07401">stm32f746xx.h:7401</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gabe4be7d09ec5f9c2ed328b0219db4960"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a></div><div class="ttdeci">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00147">stm32f7xx_ll_fmc.h:147</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4203a3390f8eb0fc6064f7fc23c22b98"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98">FMC_BCR1_WAITEN</a></div><div class="ttdeci">#define FMC_BCR1_WAITEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07419">stm32f746xx.h:7419</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga2344b23ef5debdfbb2f00b61c1547c14"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00042">stm32f7xx_ll_fmc.h:42</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa264455fe0e24525aec435236fc502a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRCD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08253">stm32f746xx.h:8253</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga884394e393c0b7719ee4297989690956"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga884394e393c0b7719ee4297989690956">FMC_BCR1_WAITPOL</a></div><div class="ttdeci">#define FMC_BCR1_WAITPOL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07407">stm32f746xx.h:7407</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6da70cd6989ab65f6581bb09a4cb4770"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TAR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07997">stm32f746xx.h:7997</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga6772c6d22dda7439f0afb800bd6f68f6"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">IS_FMC_RP_DELAY</a></div><div class="ttdeci">#define IS_FMC_RP_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00145">stm32f7xx_ll_fmc.h:145</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00061">stm32f7xx_hal_def.h:61</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaacf32b91bfd7822a6c1b6ff4ca17bdc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaacf32b91bfd7822a6c1b6ff4ca17bdc">FMC_BTR1_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BTR1_DATAST_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07619">stm32f746xx.h:7619</a></div></div>
<div class="ttc" id="astm32f7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__conf_8h_source.html#l00471">stm32f7xx_hal_conf.h:471</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga91d26a1d2a469d32f98c940341219274"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga91d26a1d2a469d32f98c940341219274">IS_FMC_NAND_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00097">stm32f7xx_ll_fmc.h:97</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae546be91aa380817edf5600fc8b8b696"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRAS_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08228">stm32f746xx.h:8228</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a6bc306171da085f4c7df2c66d2ff8e47"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a></div><div class="ttdeci">#define UNUSED(X)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00057">stm32f7xx_hal_def.h:57</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga334057f73f228afd64d153cd8f1ac262"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a></div><div class="ttdeci">#define FMC_SDCR1_RBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08165">stm32f746xx.h:8165</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_gaba1c548ce7fd2d0d4da284ad845ab6f5"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a></div><div class="ttdeci">#define FMC_SDRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00180">stm32f7xx_ll_fmc.h:180</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac584fdb8c76d8407c6653ed8ab97ccef"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a></div><div class="ttdeci">#define FMC_BCR1_CCLKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07437">stm32f746xx.h:7437</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ec58da17fd13c9ac14223d51803b9bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08320">stm32f746xx.h:8320</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga51b461484a0933d1a4986e421e5d526f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a></div><div class="ttdeci">#define FMC_SDCMR_MODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08310">stm32f746xx.h:8310</a></div></div>
<div class="ttc" id="astructFMC__NAND__PCC__TimingTypeDef_html"><div class="ttname"><a href="structFMC__NAND__PCC__TimingTypeDef.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00326">stm32f7xx_ll_fmc.h:326</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_a1b77fbf8ef17e12284c64f174ed736de"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00435">stm32f7xx_ll_fmc.h:435</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5cf441da43ab55821ee7274c2eff4951"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5cf441da43ab55821ee7274c2eff4951">FMC_BCR1_MWID</a></div><div class="ttdeci">#define FMC_BCR1_MWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07396">stm32f746xx.h:7396</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga350b471e546bc646fa90b67747cc3127"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_HOLD_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00112">stm32f7xx_ll_fmc.h:112</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3d0123ad7b93374bbc08987a4143bcd3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a></div><div class="ttdeci">#define FMC_SDTR1_TRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08237">stm32f746xx.h:8237</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gad453f7aca1266cec4356666b275b2415"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_SDRAM_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00151">stm32f7xx_ll_fmc.h:151</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a0a9cd52aa184f2d7286f53c17b7cf5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a0a9cd52aa184f2d7286f53c17b7cf5">FMC_PATT_ATTWAIT3_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTWAIT3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08092">stm32f746xx.h:8092</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaf456ae17edbf51e0ab9a961f81eab335"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaf456ae17edbf51e0ab9a961f81eab335">IS_FMC_ROWBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_ROWBITS_NUMBER(__ROW__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00157">stm32f7xx_ll_fmc.h:157</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga4fadec8f0a31f6bdf492741ab05d0320"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00084">stm32f7xx_ll_fmc.h:84</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a8847315f4ac89d7278021ca07281f6f1"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a8847315f4ac89d7278021ca07281f6f1">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00406">stm32f7xx_ll_fmc.h:406</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Bank_html_ga16cd8f57889d0d38ab07a21e7a0075a8"><div class="ttname"><a href="group__FMC__SDRAM__Bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a></div><div class="ttdeci">#define FMC_SDRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00696">stm32f7xx_ll_fmc.h:696</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gac78f27571ace17ee6b78dfa8142a31be"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gac78f27571ace17ee6b78dfa8142a31be">IS_FMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00073">stm32f7xx_ll_fmc.h:73</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Macros_html_ga0acd69e4346d06332021a4dea5e16666"><div class="ttname"><a href="group__FMC__LL__NAND__Macros.html#ga0acd69e4346d06332021a4dea5e16666">__FMC_NAND_DISABLE</a></div><div class="ttdeci">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__)</div><div class="ttdoc">Disable the NAND device access.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00911">stm32f7xx_ll_fmc.h:911</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga27027c0cb683f8076f5234b4090f5017"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga27027c0cb683f8076f5234b4090f5017">IS_FMC_EXITSELFREFRESH_DELAY</a></div><div class="ttdeci">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00141">stm32f7xx_ll_fmc.h:141</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9126627358994c4a4957d22187bb173d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a></div><div class="ttdeci">#define FMC_BCR1_WFDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07440">stm32f746xx.h:7440</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacc9e343d436bb974eabe79e165d1372c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacc9e343d436bb974eabe79e165d1372c">FMC_BWTR1_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_DATAST_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07831">stm32f746xx.h:7831</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga54a54f53c28d173b3415544e8738bbf8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga54a54f53c28d173b3415544e8738bbf8">FMC_PMEM_MEMWAIT3_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMWAIT3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08046">stm32f746xx.h:8046</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga481bad1d54c3eae0b2581c867b5e0e68"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08337">stm32f746xx.h:8337</a></div></div>
<div class="ttc" id="agroup__FMC__SDRAM__Bank_html_ga8006b2913c143929ed0e5bd4c38aa7e9"><div class="ttname"><a href="group__FMC__SDRAM__Bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a></div><div class="ttdeci">#define FMC_SDRAM_BANK2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00697">stm32f7xx_ll_fmc.h:697</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gabaab80aee88f3edea630198a603b9ed6"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gabaab80aee88f3edea630198a603b9ed6">IS_FMC_ROWCYCLE_DELAY</a></div><div class="ttdeci">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00143">stm32f7xx_ll_fmc.h:143</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga48d44d438efe1c501fe1705b8c24674a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga48d44d438efe1c501fe1705b8c24674a">FMC_BCR1_WREN</a></div><div class="ttdeci">#define FMC_BCR1_WREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07416">stm32f746xx.h:7416</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga0aea060c641910bdadc1f48044f2ed8f"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga0aea060c641910bdadc1f48044f2ed8f">IS_FMC_PAGESIZE</a></div><div class="ttdeci">#define IS_FMC_PAGESIZE(__SIZE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00054">stm32f7xx_ll_fmc.h:54</a></div></div>
<div class="ttc" id="astructFMC__NORSRAM__InitTypeDef_html"><div class="ttname"><a href="structFMC__NORSRAM__InitTypeDef.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00190">stm32f7xx_ll_fmc.h:190</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4f80e8e84e9ca14a8ed78d43a1bc05dc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4f80e8e84e9ca14a8ed78d43a1bc05dc">FMC_PMEM_MEMHOLD3_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHOLD3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08057">stm32f746xx.h:8057</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga54f7f362ab35efe816f13738e357c8f7"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FMC_WAIT_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00111">stm32f7xx_ll_fmc.h:111</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga8be3779dd2458ffabe6d801927ca37b9"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga8be3779dd2458ffabe6d801927ca37b9">IS_FMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FMC_ECCPAGE_SIZE(__SIZE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00102">stm32f7xx_ll_fmc.h:102</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9af6578a6b5ed0d0808ef50b6da6334"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TCLR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07990">stm32f746xx.h:7990</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00430">stm32f7xx_ll_fmc.h:430</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00040">stm32f7xx_hal_def.h:40</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad7fdc8188a16ef0a41fb280534d9515e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad7fdc8188a16ef0a41fb280534d9515e">FMC_PATT_ATTHIZ3_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHIZ3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08114">stm32f746xx.h:8114</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaff7bf46d90db1e9fc9960e25728d7524"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaff7bf46d90db1e9fc9960e25728d7524">IS_FMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FMC_DATA_LATENCY(__LATENCY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00079">stm32f7xx_ll_fmc.h:79</a></div></div>
<div class="ttc" id="astructFMC__SDRAM__TimingTypeDef_html_a99beff6ce115b68684c7872a9196e61d"><div class="ttname"><a href="structFMC__SDRAM__TimingTypeDef.html#a99beff6ce115b68684c7872a9196e61d">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00422">stm32f7xx_ll_fmc.h:422</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1c5b44117bbf7b621b5372ad66f6c7f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a></div><div class="ttdeci">#define FMC_BTR1_CLKDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07637">stm32f746xx.h:7637</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga4f2d212064380f3558a355a35d502129"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FMC_EXTENDED_MODE(__MODE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00075">stm32f7xx_ll_fmc.h:75</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaafd6756c6bf870d89b1b876e26ceb70e"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_SETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00110">stm32f7xx_ll_fmc.h:110</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00189">stm32f7xx.h:189</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="astructFMC__SDRAM__CommandTypeDef_html_ab50d70f643184b7d297f7bd3569b20d7"><div class="ttname"><a href="structFMC__SDRAM__CommandTypeDef.html#ab50d70f643184b7d297f7bd3569b20d7">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00442">stm32f7xx_ll_fmc.h:442</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga5f44655899c2a891ee14631279421313"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga5f44655899c2a891ee14631279421313">IS_FMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FMC_ECC_STATE(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00099">stm32f7xx_ll_fmc.h:99</a></div></div>
<div class="ttc" id="agroup__STM32746G__DISCOVERY__SDRAM__Private__Variables_html_gad128dc8c6b3818c6d75d057c0b7eb330"><div class="ttname"><a href="group__STM32746G__DISCOVERY__SDRAM__Private__Variables.html#gad128dc8c6b3818c6d75d057c0b7eb330">Command</a></div><div class="ttdeci">static FMC_SDRAM_CommandTypeDef Command</div><div class="ttdef"><b>Definition:</b> <a href="stm32746g__discovery__sdram_8c_source.html#l00111">stm32746g_discovery_sdram.c:111</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7da82962fb40a544f3ffc70d3db9c4bd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7da82962fb40a544f3ffc70d3db9c4bd">FMC_BTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07630">stm32f746xx.h:7630</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1d22db08969e3e4c2f5026ba7d909fc4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a></div><div class="ttdeci">#define FMC_SDCR1_SDCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08160">stm32f746xx.h:8160</a></div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__hal__def_8h_source.html#l00038">stm32f7xx_hal_def.h:38</a></div></div>
<div class="ttc" id="astructFMC__NAND__InitTypeDef_html"><div class="ttname"><a href="structFMC__NAND__InitTypeDef.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00297">stm32f7xx_ll_fmc.h:297</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac648a5eb8b02da6f44559de903bcef5f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac648a5eb8b02da6f44559de903bcef5f">FMC_BCR1_CPSIZE</a></div><div class="ttdeci">#define FMC_BCR1_CPSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07428">stm32f746xx.h:7428</a></div></div>
<div class="ttc" id="agroup__FMC__NORSRAM__Flash__Access_html_gada21371f712db11ebd92f152f712a2bf"><div class="ttname"><a href="group__FMC__NORSRAM__Flash__Access.html#gada21371f712db11ebd92f152f712a2bf">FMC_NORSRAM_FLASH_ACCESS_DISABLE</a></div><div class="ttdeci">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00501">stm32f7xx_ll_fmc.h:501</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga155239c6574221c6fbb99fe2cd7a644a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga155239c6574221c6fbb99fe2cd7a644a">FMC_BWTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07842">stm32f746xx.h:7842</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga65201c4e5988afaf4c14d8c3d451458a"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga65201c4e5988afaf4c14d8c3d451458a">IS_FMC_MEMORY</a></div><div class="ttdeci">#define IS_FMC_MEMORY(__MEMORY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00048">stm32f7xx_ll_fmc.h:48</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaeb3982d998c6d3fae9db38ff73c6ad2c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a></div><div class="ttdeci">#define FMC_SDTR1_TRP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08249">stm32f746xx.h:8249</a></div></div>
<div class="ttc" id="agroup__FMC__Continous__Clock_html_gaa8893acc7cf9c703518f8182926679ed"><div class="ttname"><a href="group__FMC__Continous__Clock.html#gaa8893acc7cf9c703518f8182926679ed">FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</a></div><div class="ttdeci">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00595">stm32f7xx_ll_fmc.h:595</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00181">stm32f7xx.h:181</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NORSRAM__Private__Functions__Group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group__FMC__LL__NORSRAM__Private__Functions__Group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gac2fb8438e2864c275694bc4c3629bc71"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gac2fb8438e2864c275694bc4c3629bc71">IS_FMC_CAS_LATENCY</a></div><div class="ttdeci">#define IS_FMC_CAS_LATENCY(__LATENCY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00162">stm32f7xx_ll_fmc.h:162</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga7f10e7cf9422fdc7c49a28439f28f7ba"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">IS_FMC_SELFREFRESH_TIME</a></div><div class="ttdeci">#define IS_FMC_SELFREFRESH_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00142">stm32f7xx_ll_fmc.h:142</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7e5937db65bb16c973a8a9a97fd67c76"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08247">stm32f746xx.h:8247</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group__FMC__LL__Exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00177">stm32f7xx_ll_fmc.h:177</a></div></div>
<div class="ttc" id="agroup__FMC__LL__NAND__Private__Functions__Group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group__FMC__LL__NAND__Private__Functions__Group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga87be0a3520cec2885d2fc16589b97ba0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a></div><div class="ttdeci">#define FMC_SDCMR_CTB2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08316">stm32f746xx.h:8316</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gae947eea7c54e01b5e96f9152dc3f0e90"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">IS_FMC_CONTINOUS_CLOCK</a></div><div class="ttdeci">#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00082">stm32f7xx_ll_fmc.h:82</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaeec6a4430bb44009476e5b4ef4e8f1c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRC_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08235">stm32f746xx.h:8235</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gabb01c64da09cf165970746dcc232406f"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gabb01c64da09cf165970746dcc232406f">IS_FMC_COLUMNBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00153">stm32f7xx_ll_fmc.h:153</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaeb6cc0f05478c4c4b0b3faffd33ec6d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TXSR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l08221">stm32f746xx.h:8221</a></div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup__FMC__LL__SDRAM__Private__Functions__Group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group__FMC__LL__SDRAM__Private__Functions__Group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gab45579566f53756a93ae84d15922db5f"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FMC_ACCESS_MODE(__MODE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00061">stm32f7xx_ll_fmc.h:61</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gaa086b431bbb5a722303649cacdf5963f"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gaa086b431bbb5a722303649cacdf5963f">IS_FMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FMC_WRITE_BURST(__BURST__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00080">stm32f7xx_ll_fmc.h:80</a></div></div>
<div class="ttc" id="agroup__FMC__Write__Operation_html_ga80e96126e1aa1194164504b1e76b5fb6"><div class="ttname"><a href="group__FMC__Write__Operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a></div><div class="ttdeci">#define FMC_WRITE_OPERATION_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00537">stm32f7xx_ll_fmc.h:537</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_ga2ebc54cd97fd88ad6286338fce3ffe48"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">IS_FMC_NORSRAM_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00051">stm32f7xx_ll_fmc.h:51</a></div></div>
<div class="ttc" id="astm32f7xx__hal_8h_html"><div class="ttname"><a href="stm32f7xx__hal_8h.html">stm32f7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="agroup__FMC__LL__NOR__Macros_html_gafca44410b72dec386bf717bd0a5b878f"><div class="ttname"><a href="group__FMC__LL__NOR__Macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a></div><div class="ttdeci">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__)</div><div class="ttdoc">Disable the NORSRAM device access.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00886">stm32f7xx_ll_fmc.h:886</a></div></div>
<div class="ttc" id="agroup__FMC__NORSRAM__Flash__Access_html_ga6d3f3cbae61452a085ff8dbe2b3ae7c9"><div class="ttname"><a href="group__FMC__NORSRAM__Flash__Access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">FMC_NORSRAM_FLASH_ACCESS_ENABLE</a></div><div class="ttdeci">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00500">stm32f7xx_ll_fmc.h:500</a></div></div>
<div class="ttc" id="agroup__FMC__LL__Private__Macros_html_gad89e84c79ff91fd8f9f6ed5243321484"><div class="ttname"><a href="group__FMC__LL__Private__Macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NAND_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx__ll__fmc_8h_source.html#l00114">stm32f7xx_ll_fmc.h:114</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga264e6e4d5724db35b934f697b0a0cbba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga264e6e4d5724db35b934f697b0a0cbba">FMC_BCR1_MUXEN</a></div><div class="ttdeci">#define FMC_BCR1_MUXEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l07388">stm32f746xx.h:7388</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_de226043060db1ad2163792adab3663e.html">Src</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__fmc_8c.html">stm32f7xx_ll_fmc.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
