# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sr_vhdl.srcs/sources_1/new/sr_flipflop.vhd" \
"../../../../sr_vhdl.srcs/sim_1/new/tb_sr_flipflop.vhd" \

# Do not sort compile order
nosort
