   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_SetPriority:
  23              	.LFB46:
  24              		.file 1 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\CMSIS\\Include/core_cm3.h"
   1:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /**************************************************************************//**
   2:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @file     core_cm3.h
   3:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @version  V2.10
   5:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @date     19. July 2011
   6:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *
   7:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @note
   8:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *
  10:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @par
  11:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *
  15:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * @par
  16:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *
  22:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
  23:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if defined ( __ICCARM__ )
  24:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
  26:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  27:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #ifdef __cplusplus
  28:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  extern "C" {
  29:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
  30:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  31:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  34:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  35:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \mainpage CMSIS Cortex-M3
  36:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  37:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   It consists of:
  39:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  40:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      - Cortex-M Core Register Definitions
  41:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      - Cortex-M functions
  42:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      - Cortex-M instructions
  43:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  44:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   The CMSIS Cortex-M3 Core Peripheral Access Layer contains C and assembly functions that ease
  45:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   access to the Cortex-M Core
  46:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
  47:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  48:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  49:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   CMSIS violates following MISRA-C2004 Rules:
  50:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   
  51:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  52:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      Function definitions in header files are used to allow 'inlining'. 
  53:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  54:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  55:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      Unions are used for effective representation of core registers.
  56:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    
  57:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  58:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****      Function-like macros are used to allow more efficient code. 
  59:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  60:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
  61:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  62:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  63:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*******************************************************************************
  64:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *                 CMSIS definitions
  65:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
  66:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  67:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  68:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - CMSIS version number
  69:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - Cortex-M core
  70:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****    - Cortex-M core Revision Number
  71:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
  72:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
  73:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  74:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*  CMSIS CM3 definitions */
  75:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  76:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  77:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  78:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  79:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  80:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  81:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  82:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if   defined ( __CC_ARM )
  83:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  86:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
  87:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  88:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  89:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  90:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __GNUC__ )
  91:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  92:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  93:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  94:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __TASKING__ )
  95:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  96:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  97:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
  98:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
  99:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 100:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 101:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __FPU_USED       0
 102:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 103:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if defined ( __CC_ARM )
 104:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #if defined __TARGET_FPU_VFP
 105:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 107:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
 108:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #if defined __ARMVFP__
 109:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 110:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 111:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 112:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __GNUC__ )
 113:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 114:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 115:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 116:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 117:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #elif defined ( __TASKING__ )
 118:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     /* add preprocessor checks */
 119:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 120:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 121:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 122:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
 123:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
 124:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 125:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 126:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 127:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #ifndef __CMSIS_GENERIC
 128:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 129:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 130:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 131:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 132:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* check device defines and use defaults */
 133:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 134:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #ifndef __CM3_REV
 135:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #define __CM3_REV               0x0200
 136:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 137:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 138:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 139:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #ifndef __MPU_PRESENT
 140:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #define __MPU_PRESENT             0
 141:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 142:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 143:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 144:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 145:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 146:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 147:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 148:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 149:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 150:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #define __Vendor_SysTickConfig    0
 151:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 152:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #endif
 153:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 154:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 155:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 156:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #ifdef __cplusplus
 157:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 158:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #else
 159:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 160:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 161:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 162:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 163:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 164:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_core_definitions */
 165:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 166:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 167:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 168:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*******************************************************************************
 169:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *                 Register Abstraction
 170:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
 171:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 172:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Core Register contain:
 173:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core Register
 174:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core NVIC Register
 175:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core SCB Register
 176:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core SysTick Register
 177:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core Debug Register
 178:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core MPU Register
 179:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** */
 180:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 181:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 182:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 183:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 184:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 185:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 186:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 187:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 188:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 189:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef union
 190:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 191:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   struct
 192:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   {
 193:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if (__CORTEX_M != 0x04)
 194:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 195:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #else
 196:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 197:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 198:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 199:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 200:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 201:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 202:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 203:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 204:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 205:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 206:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 207:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } APSR_Type;
 208:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 209:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 210:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 211:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 212:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef union
 213:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 214:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   struct
 215:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   {
 216:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 217:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 218:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 219:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 220:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } IPSR_Type;
 221:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 222:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 223:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 224:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 225:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef union
 226:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 227:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   struct
 228:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   {
 229:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 230:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if (__CORTEX_M != 0x04)
 231:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 232:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #else
 233:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 234:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 235:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 236:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 237:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 238:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 239:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 240:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 241:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 242:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 243:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 244:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 245:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 246:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } xPSR_Type;
 247:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 248:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 249:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 250:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 251:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef union
 252:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 253:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   struct
 254:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   {
 255:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 256:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 257:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 258:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 259:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 260:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 261:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } CONTROL_Type;
 262:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 263:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_CORE */
 264:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 265:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 266:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 267:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 268:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 269:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 270:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 271:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 272:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 273:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 274:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 275:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 276:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 277:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[24];
 278:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 279:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RSERVED1[24];
 280:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 281:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED2[24];
 282:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 283:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED3[24];
 284:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 285:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED4[56];
 286:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 287:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED5[644];
 288:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 289:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }  NVIC_Type;
 290:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 291:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 292:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 293:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 294:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 295:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 296:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 297:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 298:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 299:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 300:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 301:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 302:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 303:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 304:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 305:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 306:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 307:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 308:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 309:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 310:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 311:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 312:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 313:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 314:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 315:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 316:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 317:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 318:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 319:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 320:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 321:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 322:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 323:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 324:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 325:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 326:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 327:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[5];
 328:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 329:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } SCB_Type;
 330:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 331:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB CPUID Register Definitions */
 332:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 333:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 334:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 335:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 336:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 337:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 338:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 339:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 340:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 341:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 342:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 343:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 344:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 345:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 346:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 347:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 348:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 349:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 350:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 351:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 352:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 353:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 354:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 355:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 356:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 357:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 358:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 359:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 360:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 361:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 362:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 363:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 364:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 365:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 366:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 367:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 368:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 369:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 370:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 371:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 372:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 373:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 374:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 375:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 376:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 377:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 378:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 379:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 380:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 381:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 382:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 383:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 384:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 385:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 386:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 387:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 388:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 389:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 390:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 391:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 392:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 393:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 394:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 395:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 396:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 397:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 398:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 399:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 400:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 401:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 402:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 403:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 404:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB System Control Register Definitions */
 405:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 406:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 407:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 408:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 409:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 410:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 411:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 412:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 413:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 414:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 415:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 416:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 417:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 418:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 419:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 420:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 421:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 422:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 423:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 424:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 425:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 426:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 427:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 428:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 429:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 430:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 431:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 432:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 433:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 434:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 435:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 436:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 437:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 438:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 439:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 440:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 441:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 442:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 443:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 444:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 445:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 446:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 447:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 448:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 449:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 450:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 451:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 452:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 453:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 454:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 455:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 456:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 457:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 458:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 459:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 460:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 461:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 462:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 463:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 464:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 465:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 466:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 467:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 468:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 469:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 470:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 471:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 472:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 473:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 474:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 475:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 476:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 477:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 478:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 479:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 480:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 481:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 482:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 483:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 484:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 485:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 486:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 487:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 488:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 489:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 490:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 491:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 492:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 493:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 494:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 495:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 496:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 497:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 498:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 499:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 500:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 501:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 502:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 503:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 504:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 505:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 506:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 507:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 508:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 509:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 510:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 511:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 512:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SCB */
 513:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 514:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 515:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 516:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 517:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 518:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 519:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 520:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 521:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 522:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 523:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 524:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 525:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 526:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 527:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 528:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 529:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #else
 530:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 531:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 532:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } SCnSCB_Type;
 533:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 534:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 535:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 536:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 537:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 538:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Auxiliary Control Register Definitions */
 539:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 540:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 541:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 542:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 543:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 544:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 545:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 546:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 547:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 548:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 549:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 550:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 551:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 552:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 553:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 554:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 555:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 556:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 557:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 558:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 559:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 560:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 561:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 562:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 563:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 564:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 565:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 566:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } SysTick_Type;
 567:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 568:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 569:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 570:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 571:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 572:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 573:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 574:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 575:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 576:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 577:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 578:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 579:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 580:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 581:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SysTick Reload Register Definitions */
 582:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 583:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 584:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 585:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SysTick Current Register Definitions */
 586:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 587:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 588:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 589:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* SysTick Calibration Register Definitions */
 590:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 591:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 592:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 593:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 594:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 595:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 596:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 597:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 598:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 599:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 600:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 601:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 602:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 603:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 604:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 605:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 606:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 607:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 608:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 609:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 610:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 611:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 612:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __O  union
 613:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   {
 614:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 615:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 616:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 617:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 618:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED0[864];
 619:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 620:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED1[15];
 621:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 622:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****        uint32_t RESERVED2[15];
 623:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 624:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } ITM_Type;
 625:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 626:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 627:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 628:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 629:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 630:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* ITM Trace Control Register Definitions */
 631:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 632:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 633:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 634:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 635:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 636:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 637:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 638:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 639:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 640:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 641:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 642:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 643:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 644:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 645:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 646:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 647:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 648:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 649:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 650:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 651:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 652:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 653:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 654:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 655:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 656:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 657:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 658:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 659:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 660:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 661:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
 662:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 663:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 664:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 665:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 666:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 667:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 668:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 669:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 670:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 671:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 672:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 673:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 674:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 675:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 676:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 677:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 678:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 679:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 680:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 681:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 682:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 683:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } MPU_Type;
 684:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 685:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* MPU Type Register */
 686:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 687:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 688:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 689:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 690:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 691:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 692:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 693:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 694:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 695:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* MPU Control Register */
 696:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 697:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 698:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 699:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 700:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 701:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 702:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 703:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 704:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 705:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* MPU Region Number Register */
 706:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 707:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 708:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 709:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* MPU Region Base Address Register */
 710:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 711:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 712:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 713:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 714:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 715:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 716:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 717:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 718:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 719:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* MPU Region Attribute and Size Register */
 720:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 721:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 722:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 723:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 724:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 725:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 726:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 727:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 728:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 729:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 730:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 731:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 732:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_MPU */
 733:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 734:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 735:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 736:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 737:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 738:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 739:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 740:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 741:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 742:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 743:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 744:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** typedef struct
 745:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 746:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 747:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 748:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 749:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 750:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** } CoreDebug_Type;
 751:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 752:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Debug Halting Control and Status Register */
 753:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 754:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 755:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 756:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 757:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 758:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 759:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 760:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 761:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 762:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 763:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 764:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 765:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 766:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 767:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 768:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 769:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 770:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 771:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 772:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 773:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 774:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 775:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 776:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 777:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 778:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 779:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 780:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 781:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 782:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 783:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 784:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 785:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 786:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 787:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 788:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 789:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Debug Core Register Selector Register */
 790:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 791:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 792:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 793:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 794:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 795:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 796:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 797:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 798:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 799:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 800:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 801:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 802:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 803:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 804:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 805:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 806:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 807:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 808:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 809:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 810:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 811:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 812:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 813:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 814:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 815:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 816:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 817:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 818:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 819:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 820:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 821:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 822:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 823:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 824:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 825:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 826:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 827:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 828:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 829:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 830:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 831:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 832:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 833:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 834:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 835:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 836:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 837:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 838:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 839:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 840:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 841:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 842:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 843:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 844:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 845:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 846:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 847:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 848:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 849:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 850:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 851:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 852:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 853:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 854:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 855:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 856:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 857:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 858:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
 859:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 860:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 861:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #endif
 862:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 863:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} */
 864:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 865:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 866:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 867:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*******************************************************************************
 868:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  *                Hardware Abstraction Layer
 869:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  ******************************************************************************/
 870:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 871:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Core Function Interface contains:
 872:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core NVIC Functions
 873:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core SysTick Functions
 874:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core Debug Functions
 875:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   - Core Register Access Functions
 876:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** */
 877:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 878:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 879:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 880:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 881:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 882:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 883:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
 884:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 885:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 886:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Set Priority Grouping
 887:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 888:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 889:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 890:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Only values from 0..7 are used.
 891:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   In case of a conflict between priority grouping and available
 892:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 893:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 894:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 895:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 896:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 897:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 898:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t reg_value;
 899:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
 900:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 901:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 902:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 903:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   reg_value  =  (reg_value                                 |
 904:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 905:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 906:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SCB->AIRCR =  reg_value;
 907:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 908:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 909:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 910:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Get Priority Grouping
 911:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 912:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 913:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 914:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 915:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return                Priority grouping field
 916:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 917:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 918:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 919:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 920:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 921:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 922:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 923:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Enable External Interrupt
 924:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 925:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
 926:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 927:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 928:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 929:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 930:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 931:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 932:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 933:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 934:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 935:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 936:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Disable External Interrupt
 937:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 938:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
 939:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 940:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 941:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to disable
 942:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 943:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 944:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 945:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 946:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 947:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 948:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 949:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Get Pending Interrupt
 950:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 951:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function reads the pending register in the NVIC and returns the pending bit
 952:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     for the specified interrupt.
 953:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 954:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get pending
 955:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return             0  Interrupt status is not pending
 956:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return             1  Interrupt status is pending
 957:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 958:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 959:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 960:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
 961:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 962:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 963:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 964:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Set Pending Interrupt
 965:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 966:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function sets the pending bit for the specified interrupt.
 967:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 968:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 969:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set pending
 970:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 971:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 972:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 973:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
 974:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 975:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 976:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 977:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Clear Pending Interrupt
 978:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 979:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function clears the pending bit for the specified interrupt.
 980:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The interrupt number cannot be a negative value.
 981:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 982:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
 983:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 984:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 985:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 986:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 987:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 988:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 989:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 990:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Get Active Interrupt
 991:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
 992:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function reads the active register in NVIC and returns the active bit.
 993:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for get active
 994:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return             0  Interrupt status is not active
 995:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return             1  Interrupt status is active
 996:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
 997:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
 998:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
 999:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1000:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
1001:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1002:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1003:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Set Interrupt Priority
1004:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1005:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function sets the priority for the specified interrupt. The interrupt
1006:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     number can be positive to specify an external (device specific)
1007:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1008:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1009:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     Note: The priority cannot be set for every core interrupt.
1010:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1011:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1012:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]  priority  Priority to set
1013:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1014:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1015:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
  25              		.loc 1 1015 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 3960     		str	r1, [r7, #0]
  42 000a FB71     		strb	r3, [r7, #7]
1016:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   if(IRQn < 0) {
  43              		.loc 1 1016 0
  44 000c 97F90730 		ldrsb	r3, [r7, #7]
  45 0010 002B     		cmp	r3, #0
  46 0012 0DDA     		bge	.L2
1017:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  47              		.loc 1 1017 0
  48 0014 0E49     		ldr	r1, .L4
  49 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  50 0018 03F00F03 		and	r3, r3, #15
  51 001c A3F10403 		sub	r3, r3, #4
  52 0020 3A68     		ldr	r2, [r7, #0]
  53 0022 D2B2     		uxtb	r2, r2
  54 0024 4FEA0212 		lsl	r2, r2, #4
  55 0028 D2B2     		uxtb	r2, r2
  56 002a CB18     		adds	r3, r1, r3
  57 002c 1A76     		strb	r2, [r3, #24]
  58 002e 0AE0     		b	.L1
  59              	.L2:
1018:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   else {
1019:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  60              		.loc 1 1019 0
  61 0030 0849     		ldr	r1, .L4+4
  62 0032 97F90730 		ldrsb	r3, [r7, #7]
  63 0036 3A68     		ldr	r2, [r7, #0]
  64 0038 D2B2     		uxtb	r2, r2
  65 003a 4FEA0212 		lsl	r2, r2, #4
  66 003e D2B2     		uxtb	r2, r2
  67 0040 CB18     		adds	r3, r1, r3
  68 0042 83F80023 		strb	r2, [r3, #768]
  69              	.L1:
1020:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
  70              		.loc 1 1020 0
  71 0046 07F10C07 		add	r7, r7, #12
  72 004a BD46     		mov	sp, r7
  73 004c 80BC     		pop	{r7}
  74 004e 7047     		bx	lr
  75              	.L5:
  76              		.align	2
  77              	.L4:
  78 0050 00ED00E0 		.word	-536810240
  79 0054 00E100E0 		.word	-536813312
  80              		.cfi_endproc
  81              	.LFE46:
  83              		.align	2
  84              		.thumb
  85              		.thumb_func
  87              	SysTick_Config:
  88              	.LFB51:
1021:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1022:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1023:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Get Interrupt Priority
1024:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1025:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function reads the priority for the specified interrupt. The interrupt
1026:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     number can be positive to specify an external (device specific)
1027:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1028:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1029:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The returned priority value is automatically aligned to the implemented
1030:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     priority bits of the microcontroller.
1031:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1032:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1033:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return             Interrupt Priority
1034:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1035:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1036:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
1037:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1038:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   if(IRQn < 0) {
1039:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1040:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   else {
1041:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1042:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
1043:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1044:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1045:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Encode Priority
1046:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1047:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function encodes the priority for an interrupt with the given priority group,
1048:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     preemptive priority value and sub priority value.
1049:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     In case of a conflict between priority grouping and available
1050:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1051:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1052:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1053:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1054:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]     PriorityGroup  Used priority group
1055:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1056:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1057:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return                        Encoded priority for the interrupt
1058:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1059:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1060:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
1061:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1062:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t PreemptPriorityBits;
1063:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t SubPriorityBits;
1064:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1065:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1066:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1067:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1068:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   return (
1069:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1070:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1071:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****          );
1072:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
1073:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1074:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1075:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  Decode Priority
1076:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1077:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function decodes an interrupt priority value with the given priority group to
1078:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     preemptive priority value and sub priority value.
1079:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     In case of a conflict between priority grouping and available
1080:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1081:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1082:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1083:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1084:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]         Priority   Priority value
1085:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]     PriorityGroup  Used priority group
1086:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1087:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1088:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1089:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1090:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
1091:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1092:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t PreemptPriorityBits;
1093:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   uint32_t SubPriorityBits;
1094:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1095:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1096:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1097:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1098:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1099:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1100:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
1101:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1102:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1103:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  System Reset
1104:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1105:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function initiate a system reset request to reset the MCU.
1106:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1107:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE void NVIC_SystemReset(void)
1108:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
1109:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1110:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                                                                   buffered write are completed befo
1111:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1112:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1113:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1114:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
1115:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   while(1);                                                    /* wait until reset */
1116:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
1117:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1118:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1119:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1120:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1121:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1122:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /* ##################################    SysTick function  ########################################
1123:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1124:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1125:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   @{
1126:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1127:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1128:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1129:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1130:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** /** \brief  System Tick Configuration
1131:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1132:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1133:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     Counter is in free running mode to generate periodical interrupts.
1134:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1135:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts
1136:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return          0  Function succeeded
1137:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****     \return          1  Function failed
1138:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****  */
1139:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1140:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** {
  89              		.loc 1 1140 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93 0058 80B5     		push	{r7, lr}
  94              	.LCFI3:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 7, -8
  97              		.cfi_offset 14, -4
  98 005a 82B0     		sub	sp, sp, #8
  99              	.LCFI4:
 100              		.cfi_def_cfa_offset 16
 101 005c 00AF     		add	r7, sp, #0
 102              	.LCFI5:
 103              		.cfi_def_cfa_register 7
 104 005e 7860     		str	r0, [r7, #4]
1141:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 105              		.loc 1 1141 0
 106 0060 7A68     		ldr	r2, [r7, #4]
 107 0062 6FF07F43 		mvn	r3, #-16777216
 108 0066 9A42     		cmp	r2, r3
 109 0068 02D9     		bls	.L7
 110              		.loc 1 1141 0 is_stmt 0 discriminator 1
 111 006a 4FF00103 		mov	r3, #1
 112 006e 16E0     		b	.L8
 113              	.L7:
1142:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** 
1143:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 114              		.loc 1 1143 0 is_stmt 1
 115 0070 0D4B     		ldr	r3, .L9
 116 0072 7A68     		ldr	r2, [r7, #4]
 117 0074 22F07F42 		bic	r2, r2, #-16777216
 118 0078 02F1FF32 		add	r2, r2, #-1
 119 007c 5A60     		str	r2, [r3, #4]
1144:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 120              		.loc 1 1144 0
 121 007e 4FF0FF30 		mov	r0, #-1
 122 0082 4FF00F01 		mov	r1, #15
 123 0086 FFF7BBFF 		bl	NVIC_SetPriority
1145:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 124              		.loc 1 1145 0
 125 008a 074B     		ldr	r3, .L9
 126 008c 4FF00002 		mov	r2, #0
 127 0090 9A60     		str	r2, [r3, #8]
1146:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 128              		.loc 1 1146 0
 129 0092 054B     		ldr	r3, .L9
 130 0094 4FF00702 		mov	r2, #7
 131 0098 1A60     		str	r2, [r3, #0]
1147:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1148:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1149:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h ****   return (0);                                                  /* Function successful */
 132              		.loc 1 1149 0
 133 009a 4FF00003 		mov	r3, #0
 134              	.L8:
1150:D:\EclipseIndigo\workspace\xelo\Libraries\CMSIS\Include\core_cm3.h **** }
 135              		.loc 1 1150 0
 136 009e 1846     		mov	r0, r3
 137 00a0 07F10807 		add	r7, r7, #8
 138 00a4 BD46     		mov	sp, r7
 139 00a6 80BD     		pop	{r7, pc}
 140              	.L10:
 141              		.align	2
 142              	.L9:
 143 00a8 10E000E0 		.word	-536813552
 144              		.cfi_endproc
 145              	.LFE51:
 147              		.global	MiliCount
 148              		.bss
 149              		.align	2
 152              	MiliCount:
 153 0000 00000000 		.space	4
 154              		.text
 155              		.align	2
 156              		.thumb
 157              		.thumb_func
 159              	prvSetupHardware:
 160              	.LFB55:
 161              		.file 2 "../src/main.c"
   1:../src/main.c **** /**
   2:../src/main.c ****  ******************************************************************************
   3:../src/main.c ****  * @file    GPIO/IOToggle/main.c
   4:../src/main.c ****  * @author  MCD Application Team
   5:../src/main.c ****  * @version V3.6.0
   6:../src/main.c ****  * @date    24-April-2012
   7:../src/main.c ****  * @brief   Main program body.
   8:../src/main.c ****  ******************************************************************************
   9:../src/main.c ****  * @attention
  10:../src/main.c ****  *
  11:../src/main.c ****  * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  12:../src/main.c ****  *
  13:../src/main.c ****  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:../src/main.c ****  * You may not use this file except in compliance with the License.
  15:../src/main.c ****  * You may obtain a copy of the License at:
  16:../src/main.c ****  *
  17:../src/main.c ****  *        http://www.st.com/software_license_agreement_liberty_v2
  18:../src/main.c ****  *
  19:../src/main.c ****  * Unless required by applicable law or agreed to in writing, software
  20:../src/main.c ****  * distributed under the License is distributed on an "AS IS" BASIS,
  21:../src/main.c ****  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:../src/main.c ****  * See the License for the specific language governing permissions and
  23:../src/main.c ****  * limitations under the License.
  24:../src/main.c ****  *
  25:../src/main.c ****  ******************************************************************************
  26:../src/main.c ****  */
  27:../src/main.c **** 
  28:../src/main.c **** /* Includes ------------------------------------------------------------------*/
  29:../src/main.c **** #include "stm32f10x.h"
  30:../src/main.c **** #include "xprintf.h"
  31:../src/main.c **** #include "command.h"
  32:../src/main.c **** #include "delay.h"
  33:../src/main.c **** #include "main.h"
  34:../src/main.c **** #include <stdio.h>
  35:../src/main.c **** #include <math.h>
  36:../src/main.c **** #include <stdlib.h>
  37:../src/main.c **** #include <string.h>
  38:../src/main.c **** #include "HC05.h"
  39:../src/main.c **** /** @addtogroup STM32F10x_StdPeriph_Examples
  40:../src/main.c ****  * @{
  41:../src/main.c ****  */
  42:../src/main.c **** 
  43:../src/main.c **** /** @addtogroup GPIO_IOToggle
  44:../src/main.c ****  * @{
  45:../src/main.c ****  */
  46:../src/main.c **** 
  47:../src/main.c **** /* Private typedef -----------------------------------------------------------*/
  48:../src/main.c **** /* Private define ------------------------------------------------------------*/
  49:../src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:../src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:../src/main.c **** //xQueueHandle xQueue1 = 0;
  52:../src/main.c **** volatile uint32_t MiliCount = 0;
  53:../src/main.c **** static void NVIC_Configuration(void);
  54:../src/main.c **** static void RCC_Configuration(void);
  55:../src/main.c **** static void GPIO_Configuration(void);
  56:../src/main.c **** extern int usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
  57:../src/main.c **** 		...);
  58:../src/main.c **** static void prvSetupHardware(void) {
 162              		.loc 2 58 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 1, uses_anonymous_args = 0
 166 00ac 80B5     		push	{r7, lr}
 167              	.LCFI6:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 7, -8
 170              		.cfi_offset 14, -4
 171 00ae 00AF     		add	r7, sp, #0
 172              	.LCFI7:
 173              		.cfi_def_cfa_register 7
  59:../src/main.c **** 	RCC_Configuration();
 174              		.loc 2 59 0
 175 00b0 00F00EF9 		bl	RCC_Configuration
  60:../src/main.c **** 	NVIC_Configuration();
 176              		.loc 2 60 0
 177 00b4 00F056FA 		bl	NVIC_Configuration
  61:../src/main.c **** 	GPIO_Configuration();
 178              		.loc 2 61 0
 179 00b8 00F038F9 		bl	GPIO_Configuration
  62:../src/main.c **** 	SystemInit();
 180              		.loc 2 62 0
 181 00bc FFF7FEFF 		bl	SystemInit
  63:../src/main.c **** 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 182              		.loc 2 63 0
 183 00c0 4FF00400 		mov	r0, #4
 184 00c4 FFF7FEFF 		bl	SysTick_CLKSourceConfig
  64:../src/main.c **** }
 185              		.loc 2 64 0
 186 00c8 80BD     		pop	{r7, pc}
 187              		.cfi_endproc
 188              	.LFE55:
 190 00ca 00BF     		.align	2
 191              		.global	PC_USART_Init
 192              		.thumb
 193              		.thumb_func
 195              	PC_USART_Init:
 196              	.LFB56:
  65:../src/main.c **** void PC_USART_Init(int baudrate) {
 197              		.loc 2 65 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 32
 200              		@ frame_needed = 1, uses_anonymous_args = 0
 201 00cc 80B5     		push	{r7, lr}
 202              	.LCFI8:
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 7, -8
 205              		.cfi_offset 14, -4
 206 00ce 88B0     		sub	sp, sp, #32
 207              	.LCFI9:
 208              		.cfi_def_cfa_offset 40
 209 00d0 00AF     		add	r7, sp, #0
 210              	.LCFI10:
 211              		.cfi_def_cfa_register 7
 212 00d2 7860     		str	r0, [r7, #4]
  66:../src/main.c **** 	USART_InitTypeDef USART_InitStructure;
  67:../src/main.c **** 	USART_ClockInitTypeDef USART_InitClockStructure;
  68:../src/main.c **** 	USART_InitStructure.USART_BaudRate = baudrate;
 213              		.loc 2 68 0
 214 00d4 7B68     		ldr	r3, [r7, #4]
 215 00d6 3B61     		str	r3, [r7, #16]
  69:../src/main.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 216              		.loc 2 69 0
 217 00d8 4FF00003 		mov	r3, #0
 218 00dc BB82     		strh	r3, [r7, #20]	@ movhi
  70:../src/main.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 219              		.loc 2 70 0
 220 00de 4FF00003 		mov	r3, #0
 221 00e2 FB82     		strh	r3, [r7, #22]	@ movhi
  71:../src/main.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;
 222              		.loc 2 71 0
 223 00e4 4FF00003 		mov	r3, #0
 224 00e8 3B83     		strh	r3, [r7, #24]	@ movhi
  72:../src/main.c **** 	USART_InitStructure.USART_HardwareFlowControl =
 225              		.loc 2 72 0
 226 00ea 4FF00003 		mov	r3, #0
 227 00ee BB83     		strh	r3, [r7, #28]	@ movhi
  73:../src/main.c **** 			USART_HardwareFlowControl_None;
  74:../src/main.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 228              		.loc 2 74 0
 229 00f0 4FF00C03 		mov	r3, #12
 230 00f4 7B83     		strh	r3, [r7, #26]	@ movhi
  75:../src/main.c **** 
  76:../src/main.c **** 	/* Configure the USART1 */
  77:../src/main.c **** 	USART_Init(USART1, &USART_InitStructure);
 231              		.loc 2 77 0
 232 00f6 07F11003 		add	r3, r7, #16
 233 00fa 1348     		ldr	r0, .L13
 234 00fc 1946     		mov	r1, r3
 235 00fe FFF7FEFF 		bl	USART_Init
  78:../src/main.c **** 
  79:../src/main.c **** 	USART_InitClockStructure.USART_Clock = USART_Clock_Disable;
 236              		.loc 2 79 0
 237 0102 4FF00003 		mov	r3, #0
 238 0106 3B81     		strh	r3, [r7, #8]	@ movhi
  80:../src/main.c **** 	USART_InitClockStructure.USART_CPOL = USART_CPOL_Low;
 239              		.loc 2 80 0
 240 0108 4FF00003 		mov	r3, #0
 241 010c 7B81     		strh	r3, [r7, #10]	@ movhi
  81:../src/main.c **** 	USART_InitClockStructure.USART_CPHA = USART_CPHA_2Edge;
 242              		.loc 2 81 0
 243 010e 4FF40073 		mov	r3, #512
 244 0112 BB81     		strh	r3, [r7, #12]	@ movhi
  82:../src/main.c **** 	USART_InitClockStructure.USART_LastBit = USART_LastBit_Disable;
 245              		.loc 2 82 0
 246 0114 4FF00003 		mov	r3, #0
 247 0118 FB81     		strh	r3, [r7, #14]	@ movhi
  83:../src/main.c **** 
  84:../src/main.c **** 	USART_ClockInit(USART1, &USART_InitClockStructure);
 248              		.loc 2 84 0
 249 011a 07F10803 		add	r3, r7, #8
 250 011e 0A48     		ldr	r0, .L13
 251 0120 1946     		mov	r1, r3
 252 0122 FFF7FEFF 		bl	USART_ClockInit
  85:../src/main.c **** 
  86:../src/main.c **** 	/* Enable USART1 interrupt */
  87:../src/main.c **** 	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 253              		.loc 2 87 0
 254 0126 0848     		ldr	r0, .L13
 255 0128 40F22551 		movw	r1, #1317
 256 012c 4FF00102 		mov	r2, #1
 257 0130 FFF7FEFF 		bl	USART_ITConfig
  88:../src/main.c **** 
  89:../src/main.c **** 	/* Enable the USART1 */
  90:../src/main.c **** 	USART_Cmd(USART1, ENABLE);
 258              		.loc 2 90 0
 259 0134 0448     		ldr	r0, .L13
 260 0136 4FF00101 		mov	r1, #1
 261 013a FFF7FEFF 		bl	USART_Cmd
  91:../src/main.c **** }
 262              		.loc 2 91 0
 263 013e 07F12007 		add	r7, r7, #32
 264 0142 BD46     		mov	sp, r7
 265 0144 80BD     		pop	{r7, pc}
 266              	.L14:
 267 0146 00BF     		.align	2
 268              	.L13:
 269 0148 00380140 		.word	1073821696
 270              		.cfi_endproc
 271              	.LFE56:
 273              		.align	2
 274              		.global	Bluetooth_USART
 275              		.thumb
 276              		.thumb_func
 278              	Bluetooth_USART:
 279              	.LFB57:
  92:../src/main.c **** void Bluetooth_USART(int baudrate) {
 280              		.loc 2 92 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 24
 283              		@ frame_needed = 1, uses_anonymous_args = 0
 284 014c 80B5     		push	{r7, lr}
 285              	.LCFI11:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 7, -8
 288              		.cfi_offset 14, -4
 289 014e 86B0     		sub	sp, sp, #24
 290              	.LCFI12:
 291              		.cfi_def_cfa_offset 32
 292 0150 00AF     		add	r7, sp, #0
 293              	.LCFI13:
 294              		.cfi_def_cfa_register 7
 295 0152 7860     		str	r0, [r7, #4]
  93:../src/main.c **** 	USART_InitTypeDef USART_InitStructure;
  94:../src/main.c **** 	USART_InitStructure.USART_BaudRate = baudrate;
 296              		.loc 2 94 0
 297 0154 7B68     		ldr	r3, [r7, #4]
 298 0156 BB60     		str	r3, [r7, #8]
  95:../src/main.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 299              		.loc 2 95 0
 300 0158 4FF00003 		mov	r3, #0
 301 015c BB81     		strh	r3, [r7, #12]	@ movhi
  96:../src/main.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 302              		.loc 2 96 0
 303 015e 4FF00003 		mov	r3, #0
 304 0162 FB81     		strh	r3, [r7, #14]	@ movhi
  97:../src/main.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;
 305              		.loc 2 97 0
 306 0164 4FF00003 		mov	r3, #0
 307 0168 3B82     		strh	r3, [r7, #16]	@ movhi
  98:../src/main.c **** 	USART_InitStructure.USART_HardwareFlowControl =
 308              		.loc 2 98 0
 309 016a 4FF00003 		mov	r3, #0
 310 016e BB82     		strh	r3, [r7, #20]	@ movhi
  99:../src/main.c **** 			USART_HardwareFlowControl_None;
 100:../src/main.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 311              		.loc 2 100 0
 312 0170 4FF00C03 		mov	r3, #12
 313 0174 7B82     		strh	r3, [r7, #18]	@ movhi
 101:../src/main.c **** 
 102:../src/main.c **** 	/* Configure the USART1 */
 103:../src/main.c **** 	USART_Init(UART4, &USART_InitStructure);
 314              		.loc 2 103 0
 315 0176 07F10803 		add	r3, r7, #8
 316 017a 0A48     		ldr	r0, .L16
 317 017c 1946     		mov	r1, r3
 318 017e FFF7FEFF 		bl	USART_Init
 104:../src/main.c **** 	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 319              		.loc 2 104 0
 320 0182 0848     		ldr	r0, .L16
 321 0184 40F22551 		movw	r1, #1317
 322 0188 4FF00102 		mov	r2, #1
 323 018c FFF7FEFF 		bl	USART_ITConfig
 105:../src/main.c **** 	USART_Cmd(UART4, ENABLE);
 324              		.loc 2 105 0
 325 0190 0448     		ldr	r0, .L16
 326 0192 4FF00101 		mov	r1, #1
 327 0196 FFF7FEFF 		bl	USART_Cmd
 106:../src/main.c **** }
 328              		.loc 2 106 0
 329 019a 07F11807 		add	r7, r7, #24
 330 019e BD46     		mov	sp, r7
 331 01a0 80BD     		pop	{r7, pc}
 332              	.L17:
 333 01a2 00BF     		.align	2
 334              	.L16:
 335 01a4 004C0040 		.word	1073761280
 336              		.cfi_endproc
 337              	.LFE57:
 339              		.align	2
 340              		.global	EXTI9_5_Config
 341              		.thumb
 342              		.thumb_func
 344              	EXTI9_5_Config:
 345              	.LFB58:
 107:../src/main.c **** void EXTI9_5_Config(void) {
 346              		.loc 2 107 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 16
 349              		@ frame_needed = 1, uses_anonymous_args = 0
 350 01a8 80B5     		push	{r7, lr}
 351              	.LCFI14:
 352              		.cfi_def_cfa_offset 8
 353              		.cfi_offset 7, -8
 354              		.cfi_offset 14, -4
 355 01aa 84B0     		sub	sp, sp, #16
 356              	.LCFI15:
 357              		.cfi_def_cfa_offset 24
 358 01ac 00AF     		add	r7, sp, #0
 359              	.LCFI16:
 360              		.cfi_def_cfa_register 7
 108:../src/main.c **** 	EXTI_InitTypeDef EXTI_InitStructure;
 109:../src/main.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 110:../src/main.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 111:../src/main.c **** 	/* Enable GPIOA clock */
 112:../src/main.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 361              		.loc 2 112 0
 362 01ae 4FF00800 		mov	r0, #8
 363 01b2 4FF00101 		mov	r1, #1
 364 01b6 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 113:../src/main.c **** 
 114:../src/main.c **** 	/* Configure PB.00 pin as input floating */
 115:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 365              		.loc 2 115 0
 366 01ba 4FF08003 		mov	r3, #128
 367 01be BB80     		strh	r3, [r7, #4]	@ movhi
 116:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 368              		.loc 2 116 0
 369 01c0 4FF00403 		mov	r3, #4
 370 01c4 FB71     		strb	r3, [r7, #7]
 117:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 371              		.loc 2 117 0
 372 01c6 07F10403 		add	r3, r7, #4
 373 01ca 1A48     		ldr	r0, .L19
 374 01cc 1946     		mov	r1, r3
 375 01ce FFF7FEFF 		bl	GPIO_Init
 118:../src/main.c **** 
 119:../src/main.c **** 	/* Enable AFIO clock */
 120:../src/main.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 376              		.loc 2 120 0
 377 01d2 4FF00100 		mov	r0, #1
 378 01d6 4FF00101 		mov	r1, #1
 379 01da FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 121:../src/main.c **** 
 122:../src/main.c **** 	/* Connect EXTI0 Line to PA.00 pin */
 123:../src/main.c **** 	GPIO_EXTILineConfig(GPIO_PortSourceGPIOB, GPIO_PinSource7);
 380              		.loc 2 123 0
 381 01de 4FF00100 		mov	r0, #1
 382 01e2 4FF00701 		mov	r1, #7
 383 01e6 FFF7FEFF 		bl	GPIO_EXTILineConfig
 124:../src/main.c **** 
 125:../src/main.c **** 	/* Configure EXTI0 line */
 126:../src/main.c **** 	EXTI_InitStructure.EXTI_Line = EXTI_Line7;
 384              		.loc 2 126 0
 385 01ea 4FF08003 		mov	r3, #128
 386 01ee BB60     		str	r3, [r7, #8]
 127:../src/main.c **** 	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 387              		.loc 2 127 0
 388 01f0 4FF00003 		mov	r3, #0
 389 01f4 3B73     		strb	r3, [r7, #12]
 128:../src/main.c **** 	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 390              		.loc 2 128 0
 391 01f6 4FF00803 		mov	r3, #8
 392 01fa 7B73     		strb	r3, [r7, #13]
 129:../src/main.c **** 	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 393              		.loc 2 129 0
 394 01fc 4FF00103 		mov	r3, #1
 395 0200 BB73     		strb	r3, [r7, #14]
 130:../src/main.c **** 	EXTI_Init(&EXTI_InitStructure);
 396              		.loc 2 130 0
 397 0202 07F10803 		add	r3, r7, #8
 398 0206 1846     		mov	r0, r3
 399 0208 FFF7FEFF 		bl	EXTI_Init
 131:../src/main.c **** 
 132:../src/main.c **** 	/* Enable and set EXTI0 Interrupt to the lowest priority */
 133:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 400              		.loc 2 133 0
 401 020c 4FF01703 		mov	r3, #23
 402 0210 3B70     		strb	r3, [r7, #0]
 134:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 403              		.loc 2 134 0
 404 0212 4FF00F03 		mov	r3, #15
 405 0216 7B70     		strb	r3, [r7, #1]
 135:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 406              		.loc 2 135 0
 407 0218 4FF00F03 		mov	r3, #15
 408 021c BB70     		strb	r3, [r7, #2]
 136:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 409              		.loc 2 136 0
 410 021e 4FF00103 		mov	r3, #1
 411 0222 FB70     		strb	r3, [r7, #3]
 137:../src/main.c **** 	NVIC_Init(&NVIC_InitStructure);
 412              		.loc 2 137 0
 413 0224 3B46     		mov	r3, r7
 414 0226 1846     		mov	r0, r3
 415 0228 FFF7FEFF 		bl	NVIC_Init
 138:../src/main.c **** }
 416              		.loc 2 138 0
 417 022c 07F11007 		add	r7, r7, #16
 418 0230 BD46     		mov	sp, r7
 419 0232 80BD     		pop	{r7, pc}
 420              	.L20:
 421              		.align	2
 422              	.L19:
 423 0234 000C0140 		.word	1073810432
 424              		.cfi_endproc
 425              	.LFE58:
 427              		.align	2
 428              		.global	TIM2_base_Configuration
 429              		.thumb
 430              		.thumb_func
 432              	TIM2_base_Configuration:
 433              	.LFB59:
 139:../src/main.c **** void TIM2_base_Configuration(void) {
 434              		.loc 2 139 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 16
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0238 80B5     		push	{r7, lr}
 439              	.LCFI17:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 7, -8
 442              		.cfi_offset 14, -4
 443 023a 84B0     		sub	sp, sp, #16
 444              	.LCFI18:
 445              		.cfi_def_cfa_offset 24
 446 023c 00AF     		add	r7, sp, #0
 447              	.LCFI19:
 448              		.cfi_def_cfa_register 7
 140:../src/main.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 141:../src/main.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 142:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 449              		.loc 2 142 0
 450 023e 4FF00100 		mov	r0, #1
 451 0242 4FF00101 		mov	r1, #1
 452 0246 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 143:../src/main.c **** 
 144:../src/main.c **** 	/* Time base configuration */
 145:../src/main.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = ((SystemCoreClock / 2) / 1000000) - 1; // frequency = 100000
 453              		.loc 2 145 0
 454 024a 1F4B     		ldr	r3, .L22
 455 024c 1A68     		ldr	r2, [r3, #0]
 456 024e 1F4B     		ldr	r3, .L22+4
 457 0250 A3FB0213 		umull	r1, r3, r3, r2
 458 0254 4FEAD343 		lsr	r3, r3, #19
 459 0258 9BB2     		uxth	r3, r3
 460 025a 03F1FF33 		add	r3, r3, #-1
 461 025e 9BB2     		uxth	r3, r3
 462 0260 3B80     		strh	r3, [r7, #0]	@ movhi
 146:../src/main.c **** 	TIM_TimeBaseStructure.TIM_Period = 31 - 1;
 463              		.loc 2 146 0
 464 0262 4FF01E03 		mov	r3, #30
 465 0266 BB80     		strh	r3, [r7, #4]	@ movhi
 147:../src/main.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 466              		.loc 2 147 0
 467 0268 4FF00003 		mov	r3, #0
 468 026c FB80     		strh	r3, [r7, #6]	@ movhi
 148:../src/main.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 469              		.loc 2 148 0
 470 026e 4FF00003 		mov	r3, #0
 471 0272 7B80     		strh	r3, [r7, #2]	@ movhi
 149:../src/main.c **** 	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 472              		.loc 2 149 0
 473 0274 3B46     		mov	r3, r7
 474 0276 4FF08040 		mov	r0, #1073741824
 475 027a 1946     		mov	r1, r3
 476 027c FFF7FEFF 		bl	TIM_TimeBaseInit
 150:../src/main.c **** 	//TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 151:../src/main.c **** 	TIM_Cmd(TIM2, ENABLE);
 477              		.loc 2 151 0
 478 0280 4FF08040 		mov	r0, #1073741824
 479 0284 4FF00101 		mov	r1, #1
 480 0288 FFF7FEFF 		bl	TIM_Cmd
 152:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 481              		.loc 2 152 0
 482 028c 4FF01C03 		mov	r3, #28
 483 0290 3B73     		strb	r3, [r7, #12]
 153:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 484              		.loc 2 153 0
 485 0292 4FF00003 		mov	r3, #0
 486 0296 7B73     		strb	r3, [r7, #13]
 154:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 487              		.loc 2 154 0
 488 0298 4FF00003 		mov	r3, #0
 489 029c BB73     		strb	r3, [r7, #14]
 155:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 490              		.loc 2 155 0
 491 029e 4FF00103 		mov	r3, #1
 492 02a2 FB73     		strb	r3, [r7, #15]
 156:../src/main.c **** 	NVIC_Init(&NVIC_InitStructure);
 493              		.loc 2 156 0
 494 02a4 07F10C03 		add	r3, r7, #12
 495 02a8 1846     		mov	r0, r3
 496 02aa FFF7FEFF 		bl	NVIC_Init
 157:../src/main.c **** 	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 497              		.loc 2 157 0
 498 02ae 4FF08040 		mov	r0, #1073741824
 499 02b2 4FF00101 		mov	r1, #1
 500 02b6 4FF00102 		mov	r2, #1
 501 02ba FFF7FEFF 		bl	TIM_ITConfig
 158:../src/main.c **** }
 502              		.loc 2 158 0
 503 02be 07F11007 		add	r7, r7, #16
 504 02c2 BD46     		mov	sp, r7
 505 02c4 80BD     		pop	{r7, pc}
 506              	.L23:
 507 02c6 00BF     		.align	2
 508              	.L22:
 509 02c8 00000000 		.word	SystemCoreClock
 510 02cc 83DE1B43 		.word	1125899907
 511              		.cfi_endproc
 512              	.LFE59:
 514              		.align	2
 515              		.thumb
 516              		.thumb_func
 518              	RCC_Configuration:
 519              	.LFB60:
 159:../src/main.c **** void RCC_Configuration(void) {
 520              		.loc 2 159 0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 1, uses_anonymous_args = 0
 524 02d0 80B5     		push	{r7, lr}
 525              	.LCFI20:
 526              		.cfi_def_cfa_offset 8
 527              		.cfi_offset 7, -8
 528              		.cfi_offset 14, -4
 529 02d2 00AF     		add	r7, sp, #0
 530              	.LCFI21:
 531              		.cfi_def_cfa_register 7
 160:../src/main.c **** 	RCC_APB2PeriphClockCmd(
 532              		.loc 2 160 0
 533 02d4 45F6FD20 		movw	r0, #23293
 534 02d8 4FF00101 		mov	r1, #1
 535 02dc FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 161:../src/main.c **** 			RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC
 162:../src/main.c **** 					| RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE
 163:../src/main.c **** 					| RCC_APB2Periph_GPIOF | RCC_APB2Periph_AFIO
 164:../src/main.c **** 					| RCC_APB2Periph_TIM1 | RCC_APB2Periph_ADC1
 165:../src/main.c **** 					| RCC_APB2Periph_SPI1 | RCC_APB2Periph_USART1, ENABLE);
 166:../src/main.c **** 	RCC_APB1PeriphClockCmd(
 536              		.loc 2 166 0
 537 02e0 4FF00700 		mov	r0, #7
 538 02e4 4FF00101 		mov	r1, #1
 539 02e8 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 167:../src/main.c **** 			RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4,
 168:../src/main.c **** 			ENABLE);
 169:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_SPI2, ENABLE);
 540              		.loc 2 169 0
 541 02ec 4FF41030 		mov	r0, #147456
 542 02f0 4FF00101 		mov	r1, #1
 543 02f4 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 170:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 544              		.loc 2 170 0
 545 02f8 4FF48020 		mov	r0, #262144
 546 02fc 4FF00101 		mov	r1, #1
 547 0300 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 171:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 548              		.loc 2 171 0
 549 0304 4FF40020 		mov	r0, #524288
 550 0308 4FF00101 		mov	r1, #1
 551 030c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 172:../src/main.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 552              		.loc 2 172 0
 553 0310 4FF40070 		mov	r0, #512
 554 0314 4FF00101 		mov	r1, #1
 555 0318 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 173:../src/main.c **** 	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 556              		.loc 2 173 0
 557 031c 4FF04000 		mov	r0, #64
 558 0320 4FF00101 		mov	r1, #1
 559 0324 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd
 174:../src/main.c **** 
 175:../src/main.c **** }
 560              		.loc 2 175 0
 561 0328 80BD     		pop	{r7, pc}
 562              		.cfi_endproc
 563              	.LFE60:
 565 032a 00BF     		.align	2
 566              		.thumb
 567              		.thumb_func
 569              	GPIO_Configuration:
 570              	.LFB61:
 176:../src/main.c **** 
 177:../src/main.c **** void GPIO_Configuration(void) {
 571              		.loc 2 177 0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 8
 574              		@ frame_needed = 1, uses_anonymous_args = 0
 575 032c 80B5     		push	{r7, lr}
 576              	.LCFI22:
 577              		.cfi_def_cfa_offset 8
 578              		.cfi_offset 7, -8
 579              		.cfi_offset 14, -4
 580 032e 82B0     		sub	sp, sp, #8
 581              	.LCFI23:
 582              		.cfi_def_cfa_offset 16
 583 0330 00AF     		add	r7, sp, #0
 584              	.LCFI24:
 585              		.cfi_def_cfa_register 7
 178:../src/main.c **** 	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 586              		.loc 2 178 0
 587 0332 8848     		ldr	r0, .L26
 588 0334 4FF00101 		mov	r1, #1
 589 0338 FFF7FEFF 		bl	GPIO_PinRemapConfig
 179:../src/main.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 180:../src/main.c **** //USART1
 181:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 590              		.loc 2 181 0
 591 033c 4FF01803 		mov	r3, #24
 592 0340 FB71     		strb	r3, [r7, #7]
 182:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 593              		.loc 2 182 0
 594 0342 4FF40073 		mov	r3, #512
 595 0346 BB80     		strh	r3, [r7, #4]	@ movhi
 183:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 596              		.loc 2 183 0
 597 0348 4FF00303 		mov	r3, #3
 598 034c BB71     		strb	r3, [r7, #6]
 184:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 599              		.loc 2 184 0
 600 034e 07F10403 		add	r3, r7, #4
 601 0352 8148     		ldr	r0, .L26+4
 602 0354 1946     		mov	r1, r3
 603 0356 FFF7FEFF 		bl	GPIO_Init
 185:../src/main.c **** 	/* Configure the USART1_Rx as input floating */
 186:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 604              		.loc 2 186 0
 605 035a 4FF04803 		mov	r3, #72
 606 035e FB71     		strb	r3, [r7, #7]
 187:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 607              		.loc 2 187 0
 608 0360 4FF48063 		mov	r3, #1024
 609 0364 BB80     		strh	r3, [r7, #4]	@ movhi
 188:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 610              		.loc 2 188 0
 611 0366 07F10403 		add	r3, r7, #4
 612 036a 7B48     		ldr	r0, .L26+4
 613 036c 1946     		mov	r1, r3
 614 036e FFF7FEFF 		bl	GPIO_Init
 189:../src/main.c **** //USART4
 190:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 615              		.loc 2 190 0
 616 0372 4FF01803 		mov	r3, #24
 617 0376 FB71     		strb	r3, [r7, #7]
 191:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 618              		.loc 2 191 0
 619 0378 4FF48063 		mov	r3, #1024
 620 037c BB80     		strh	r3, [r7, #4]	@ movhi
 192:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 621              		.loc 2 192 0
 622 037e 4FF00303 		mov	r3, #3
 623 0382 BB71     		strb	r3, [r7, #6]
 193:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 624              		.loc 2 193 0
 625 0384 07F10403 		add	r3, r7, #4
 626 0388 7448     		ldr	r0, .L26+8
 627 038a 1946     		mov	r1, r3
 628 038c FFF7FEFF 		bl	GPIO_Init
 194:../src/main.c **** 	/* Configure the USART1_Rx as input floating */
 195:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 629              		.loc 2 195 0
 630 0390 4FF04803 		mov	r3, #72
 631 0394 FB71     		strb	r3, [r7, #7]
 196:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 632              		.loc 2 196 0
 633 0396 4FF40063 		mov	r3, #2048
 634 039a BB80     		strh	r3, [r7, #4]	@ movhi
 197:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 635              		.loc 2 197 0
 636 039c 07F10403 		add	r3, r7, #4
 637 03a0 6E48     		ldr	r0, .L26+8
 638 03a2 1946     		mov	r1, r3
 639 03a4 FFF7FEFF 		bl	GPIO_Init
 198:../src/main.c **** //pc13
 199:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 640              		.loc 2 199 0
 641 03a8 4FF40053 		mov	r3, #8192
 642 03ac BB80     		strh	r3, [r7, #4]	@ movhi
 200:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 643              		.loc 2 200 0
 644 03ae 4FF01403 		mov	r3, #20
 645 03b2 FB71     		strb	r3, [r7, #7]
 201:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 646              		.loc 2 201 0
 647 03b4 4FF00303 		mov	r3, #3
 648 03b8 BB71     		strb	r3, [r7, #6]
 202:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 649              		.loc 2 202 0
 650 03ba 07F10403 		add	r3, r7, #4
 651 03be 6748     		ldr	r0, .L26+8
 652 03c0 1946     		mov	r1, r3
 653 03c2 FFF7FEFF 		bl	GPIO_Init
 203:../src/main.c **** //pc14
 204:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 654              		.loc 2 204 0
 655 03c6 4FF48043 		mov	r3, #16384
 656 03ca BB80     		strh	r3, [r7, #4]	@ movhi
 205:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 657              		.loc 2 205 0
 658 03cc 4FF01403 		mov	r3, #20
 659 03d0 FB71     		strb	r3, [r7, #7]
 206:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 660              		.loc 2 206 0
 661 03d2 4FF00303 		mov	r3, #3
 662 03d6 BB71     		strb	r3, [r7, #6]
 207:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 663              		.loc 2 207 0
 664 03d8 07F10403 		add	r3, r7, #4
 665 03dc 5F48     		ldr	r0, .L26+8
 666 03de 1946     		mov	r1, r3
 667 03e0 FFF7FEFF 		bl	GPIO_Init
 208:../src/main.c **** //hc05_state
 209:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 668              		.loc 2 209 0
 669 03e4 4FF40043 		mov	r3, #32768
 670 03e8 BB80     		strh	r3, [r7, #4]	@ movhi
 210:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 671              		.loc 2 210 0
 672 03ea 4FF02803 		mov	r3, #40
 673 03ee FB71     		strb	r3, [r7, #7]
 211:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 674              		.loc 2 211 0
 675 03f0 4FF00303 		mov	r3, #3
 676 03f4 BB71     		strb	r3, [r7, #6]
 212:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 677              		.loc 2 212 0
 678 03f6 07F10403 		add	r3, r7, #4
 679 03fa 5948     		ldr	r0, .L26+12
 680 03fc 1946     		mov	r1, r3
 681 03fe FFF7FEFF 		bl	GPIO_Init
 213:../src/main.c **** //hc05_enable
 214:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 682              		.loc 2 214 0
 683 0402 4FF48043 		mov	r3, #16384
 684 0406 BB80     		strh	r3, [r7, #4]	@ movhi
 215:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 685              		.loc 2 215 0
 686 0408 4FF01003 		mov	r3, #16
 687 040c FB71     		strb	r3, [r7, #7]
 216:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 688              		.loc 2 216 0
 689 040e 4FF00303 		mov	r3, #3
 690 0412 BB71     		strb	r3, [r7, #6]
 217:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 691              		.loc 2 217 0
 692 0414 07F10403 		add	r3, r7, #4
 693 0418 5148     		ldr	r0, .L26+12
 694 041a 1946     		mov	r1, r3
 695 041c FFF7FEFF 		bl	GPIO_Init
 218:../src/main.c **** //CLK input
 219:../src/main.c **** 	/*	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 220:../src/main.c **** 	 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 221:../src/main.c **** 	 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 222:../src/main.c **** 	 GPIO_Init(GPIOB, &GPIO_InitStructure);
 223:../src/main.c **** 	 GPIO_InitTypeDef GPIO_InitStructure;*/
 224:../src/main.c **** //Unuse
 225:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_5;
 696              		.loc 2 225 0
 697 0420 4FF02203 		mov	r3, #34
 698 0424 BB80     		strh	r3, [r7, #4]	@ movhi
 226:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 699              		.loc 2 226 0
 700 0426 4FF02803 		mov	r3, #40
 701 042a FB71     		strb	r3, [r7, #7]
 227:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 702              		.loc 2 227 0
 703 042c 4FF00303 		mov	r3, #3
 704 0430 BB71     		strb	r3, [r7, #6]
 228:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 705              		.loc 2 228 0
 706 0432 07F10403 		add	r3, r7, #4
 707 0436 4848     		ldr	r0, .L26+4
 708 0438 1946     		mov	r1, r3
 709 043a FFF7FEFF 		bl	GPIO_Init
 229:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 710              		.loc 2 229 0
 711 043e 4FF02003 		mov	r3, #32
 712 0442 BB80     		strh	r3, [r7, #4]	@ movhi
 230:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 713              		.loc 2 230 0
 714 0444 4FF02803 		mov	r3, #40
 715 0448 FB71     		strb	r3, [r7, #7]
 231:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 716              		.loc 2 231 0
 717 044a 4FF00303 		mov	r3, #3
 718 044e BB71     		strb	r3, [r7, #6]
 232:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 719              		.loc 2 232 0
 720 0450 07F10403 		add	r3, r7, #4
 721 0454 4148     		ldr	r0, .L26+8
 722 0456 1946     		mov	r1, r3
 723 0458 FFF7FEFF 		bl	GPIO_Init
 233:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 724              		.loc 2 233 0
 725 045c 4FF48063 		mov	r3, #1024
 726 0460 BB80     		strh	r3, [r7, #4]	@ movhi
 234:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 727              		.loc 2 234 0
 728 0462 4FF02803 		mov	r3, #40
 729 0466 FB71     		strb	r3, [r7, #7]
 235:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 730              		.loc 2 235 0
 731 0468 4FF00303 		mov	r3, #3
 732 046c BB71     		strb	r3, [r7, #6]
 236:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 733              		.loc 2 236 0
 734 046e 07F10403 		add	r3, r7, #4
 735 0472 3B48     		ldr	r0, .L26+12
 736 0474 1946     		mov	r1, r3
 737 0476 FFF7FEFF 		bl	GPIO_Init
 237:../src/main.c **** //IRled
 238:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_7;
 738              		.loc 2 238 0
 739 047a 4FF08803 		mov	r3, #136
 740 047e BB80     		strh	r3, [r7, #4]	@ movhi
 239:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 741              		.loc 2 239 0
 742 0480 4FF01003 		mov	r3, #16
 743 0484 FB71     		strb	r3, [r7, #7]
 240:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 744              		.loc 2 240 0
 745 0486 4FF00303 		mov	r3, #3
 746 048a BB71     		strb	r3, [r7, #6]
 241:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 747              		.loc 2 241 0
 748 048c 07F10403 		add	r3, r7, #4
 749 0490 3148     		ldr	r0, .L26+4
 750 0492 1946     		mov	r1, r3
 751 0494 FFF7FEFF 		bl	GPIO_Init
 242:../src/main.c **** 
 243:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_12;
 752              		.loc 2 243 0
 753 0498 41F20203 		movw	r3, #4098
 754 049c BB80     		strh	r3, [r7, #4]	@ movhi
 244:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 755              		.loc 2 244 0
 756 049e 4FF01003 		mov	r3, #16
 757 04a2 FB71     		strb	r3, [r7, #7]
 245:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 758              		.loc 2 245 0
 759 04a4 4FF00303 		mov	r3, #3
 760 04a8 BB71     		strb	r3, [r7, #6]
 246:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 761              		.loc 2 246 0
 762 04aa 07F10403 		add	r3, r7, #4
 763 04ae 2C48     		ldr	r0, .L26+12
 764 04b0 1946     		mov	r1, r3
 765 04b2 FFF7FEFF 		bl	GPIO_Init
 247:../src/main.c **** //IRtx
 248:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_6;
 766              		.loc 2 248 0
 767 04b6 4FF04403 		mov	r3, #68
 768 04ba BB80     		strh	r3, [r7, #4]	@ movhi
 249:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 769              		.loc 2 249 0
 770 04bc 4FF01003 		mov	r3, #16
 771 04c0 FB71     		strb	r3, [r7, #7]
 250:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 772              		.loc 2 250 0
 773 04c2 4FF00303 		mov	r3, #3
 774 04c6 BB71     		strb	r3, [r7, #6]
 251:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 775              		.loc 2 251 0
 776 04c8 07F10403 		add	r3, r7, #4
 777 04cc 2248     		ldr	r0, .L26+4
 778 04ce 1946     		mov	r1, r3
 779 04d0 FFF7FEFF 		bl	GPIO_Init
 252:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_11;
 780              		.loc 2 252 0
 781 04d4 40F60103 		movw	r3, #2049
 782 04d8 BB80     		strh	r3, [r7, #4]	@ movhi
 253:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 783              		.loc 2 253 0
 784 04da 4FF01003 		mov	r3, #16
 785 04de FB71     		strb	r3, [r7, #7]
 254:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 786              		.loc 2 254 0
 787 04e0 4FF00303 		mov	r3, #3
 788 04e4 BB71     		strb	r3, [r7, #6]
 255:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 789              		.loc 2 255 0
 790 04e6 07F10403 		add	r3, r7, #4
 791 04ea 1D48     		ldr	r0, .L26+12
 792 04ec 1946     		mov	r1, r3
 793 04ee FFF7FEFF 		bl	GPIO_Init
 256:../src/main.c **** //IRrx
 257:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_4;
 794              		.loc 2 257 0
 795 04f2 4FF01103 		mov	r3, #17
 796 04f6 BB80     		strh	r3, [r7, #4]	@ movhi
 258:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 797              		.loc 2 258 0
 798 04f8 4FF04803 		mov	r3, #72
 799 04fc FB71     		strb	r3, [r7, #7]
 259:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800              		.loc 2 259 0
 801 04fe 4FF00303 		mov	r3, #3
 802 0502 BB71     		strb	r3, [r7, #6]
 260:../src/main.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);
 803              		.loc 2 260 0
 804 0504 07F10403 		add	r3, r7, #4
 805 0508 1348     		ldr	r0, .L26+4
 806 050a 1946     		mov	r1, r3
 807 050c FFF7FEFF 		bl	GPIO_Init
 261:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 808              		.loc 2 261 0
 809 0510 4FF01003 		mov	r3, #16
 810 0514 BB80     		strh	r3, [r7, #4]	@ movhi
 262:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 811              		.loc 2 262 0
 812 0516 4FF04803 		mov	r3, #72
 813 051a FB71     		strb	r3, [r7, #7]
 263:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 814              		.loc 2 263 0
 815 051c 4FF00303 		mov	r3, #3
 816 0520 BB71     		strb	r3, [r7, #6]
 264:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 817              		.loc 2 264 0
 818 0522 07F10403 		add	r3, r7, #4
 819 0526 0D48     		ldr	r0, .L26+8
 820 0528 1946     		mov	r1, r3
 821 052a FFF7FEFF 		bl	GPIO_Init
 265:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 822              		.loc 2 265 0
 823 052e 4FF00403 		mov	r3, #4
 824 0532 BB80     		strh	r3, [r7, #4]	@ movhi
 266:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 825              		.loc 2 266 0
 826 0534 4FF04803 		mov	r3, #72
 827 0538 FB71     		strb	r3, [r7, #7]
 267:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 828              		.loc 2 267 0
 829 053a 4FF00303 		mov	r3, #3
 830 053e BB71     		strb	r3, [r7, #6]
 268:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 831              		.loc 2 268 0
 832 0540 07F10403 		add	r3, r7, #4
 833 0544 0648     		ldr	r0, .L26+12
 834 0546 1946     		mov	r1, r3
 835 0548 FFF7FEFF 		bl	GPIO_Init
 269:../src/main.c **** }
 836              		.loc 2 269 0
 837 054c 07F10807 		add	r7, r7, #8
 838 0550 BD46     		mov	sp, r7
 839 0552 80BD     		pop	{r7, pc}
 840              	.L27:
 841              		.align	2
 842              	.L26:
 843 0554 00023000 		.word	3146240
 844 0558 00080140 		.word	1073809408
 845 055c 00100140 		.word	1073811456
 846 0560 000C0140 		.word	1073810432
 847              		.cfi_endproc
 848              	.LFE61:
 850              		.align	2
 851              		.thumb
 852              		.thumb_func
 854              	NVIC_Configuration:
 855              	.LFB62:
 270:../src/main.c **** void NVIC_Configuration(void) {
 856              		.loc 2 270 0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 8
 859              		@ frame_needed = 1, uses_anonymous_args = 0
 860 0564 80B5     		push	{r7, lr}
 861              	.LCFI25:
 862              		.cfi_def_cfa_offset 8
 863              		.cfi_offset 7, -8
 864              		.cfi_offset 14, -4
 865 0566 82B0     		sub	sp, sp, #8
 866              	.LCFI26:
 867              		.cfi_def_cfa_offset 16
 868 0568 00AF     		add	r7, sp, #0
 869              	.LCFI27:
 870              		.cfi_def_cfa_register 7
 271:../src/main.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 272:../src/main.c **** 	/* Enable the USART1 Interrupt */
 273:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 871              		.loc 2 273 0
 872 056a 4FF02503 		mov	r3, #37
 873 056e 3B71     		strb	r3, [r7, #4]
 274:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 874              		.loc 2 274 0
 875 0570 4FF00003 		mov	r3, #0
 876 0574 BB71     		strb	r3, [r7, #6]
 275:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 877              		.loc 2 275 0
 878 0576 4FF00103 		mov	r3, #1
 879 057a FB71     		strb	r3, [r7, #7]
 276:../src/main.c **** 	NVIC_Init(&NVIC_InitStructure);
 880              		.loc 2 276 0
 881 057c 07F10403 		add	r3, r7, #4
 882 0580 1846     		mov	r0, r3
 883 0582 FFF7FEFF 		bl	NVIC_Init
 277:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 884              		.loc 2 277 0
 885 0586 4FF02603 		mov	r3, #38
 886 058a 3B71     		strb	r3, [r7, #4]
 278:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 887              		.loc 2 278 0
 888 058c 4FF00103 		mov	r3, #1
 889 0590 BB71     		strb	r3, [r7, #6]
 279:../src/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 890              		.loc 2 279 0
 891 0592 4FF00103 		mov	r3, #1
 892 0596 FB71     		strb	r3, [r7, #7]
 280:../src/main.c **** 	NVIC_Init(&NVIC_InitStructure);
 893              		.loc 2 280 0
 894 0598 07F10403 		add	r3, r7, #4
 895 059c 1846     		mov	r0, r3
 896 059e FFF7FEFF 		bl	NVIC_Init
 281:../src/main.c **** }
 897              		.loc 2 281 0
 898 05a2 07F10807 		add	r7, r7, #8
 899 05a6 BD46     		mov	sp, r7
 900 05a8 80BD     		pop	{r7, pc}
 901              		.cfi_endproc
 902              	.LFE62:
 904 05aa 00BF     		.align	2
 905              		.global	USART1_PutC
 906              		.thumb
 907              		.thumb_func
 909              	USART1_PutC:
 910              	.LFB63:
 282:../src/main.c **** void USART1_PutC(uint8_t C) {
 911              		.loc 2 282 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 8
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915 05ac 80B5     		push	{r7, lr}
 916              	.LCFI28:
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 7, -8
 919              		.cfi_offset 14, -4
 920 05ae 82B0     		sub	sp, sp, #8
 921              	.LCFI29:
 922              		.cfi_def_cfa_offset 16
 923 05b0 00AF     		add	r7, sp, #0
 924              	.LCFI30:
 925              		.cfi_def_cfa_register 7
 926 05b2 0346     		mov	r3, r0
 927 05b4 FB71     		strb	r3, [r7, #7]
 283:../src/main.c **** 	while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET) {
 928              		.loc 2 283 0
 929 05b6 00BF     		nop
 930              	.L30:
 931              		.loc 2 283 0 is_stmt 0 discriminator 1
 932 05b8 0848     		ldr	r0, .L31
 933 05ba 4FF08001 		mov	r1, #128
 934 05be FFF7FEFF 		bl	USART_GetFlagStatus
 935 05c2 0346     		mov	r3, r0
 936 05c4 002B     		cmp	r3, #0
 937 05c6 F7D0     		beq	.L30
 284:../src/main.c **** 	}
 285:../src/main.c **** 	USART_SendData(USART1, C);
 938              		.loc 2 285 0 is_stmt 1
 939 05c8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 940 05ca 9BB2     		uxth	r3, r3
 941 05cc 0348     		ldr	r0, .L31
 942 05ce 1946     		mov	r1, r3
 943 05d0 FFF7FEFF 		bl	USART_SendData
 286:../src/main.c **** }
 944              		.loc 2 286 0
 945 05d4 07F10807 		add	r7, r7, #8
 946 05d8 BD46     		mov	sp, r7
 947 05da 80BD     		pop	{r7, pc}
 948              	.L32:
 949              		.align	2
 950              	.L31:
 951 05dc 00380140 		.word	1073821696
 952              		.cfi_endproc
 953              	.LFE63:
 955              		.align	2
 956              		.global	main
 957              		.thumb
 958              		.thumb_func
 960              	main:
 961              	.LFB64:
 287:../src/main.c **** /*void USART1_PutS(char *S) {
 288:../src/main.c ****  while (*S != '\0') {
 289:../src/main.c ****  USART1_PutC(*S);
 290:../src/main.c ****  S++;
 291:../src/main.c ****  }
 292:../src/main.c ****  }*/
 293:../src/main.c **** int main(void) {
 962              		.loc 2 293 0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 1, uses_anonymous_args = 0
 966 05e0 80B5     		push	{r7, lr}
 967              	.LCFI31:
 968              		.cfi_def_cfa_offset 8
 969              		.cfi_offset 7, -8
 970              		.cfi_offset 14, -4
 971 05e2 00AF     		add	r7, sp, #0
 972              	.LCFI32:
 973              		.cfi_def_cfa_register 7
 294:../src/main.c **** 	prvSetupHardware();
 974              		.loc 2 294 0
 975 05e4 FFF762FD 		bl	prvSetupHardware
 295:../src/main.c **** 	PC_USART_Init(115200);
 976              		.loc 2 295 0
 977 05e8 4FF4E130 		mov	r0, #115200
 978 05ec FFF7FEFF 		bl	PC_USART_Init
 296:../src/main.c **** 	Bluetooth_USART(38400);
 979              		.loc 2 296 0
 980 05f0 4FF41640 		mov	r0, #38400
 981 05f4 FFF7FEFF 		bl	Bluetooth_USART
 297:../src/main.c **** 	TIM2_base_Configuration();
 982              		.loc 2 297 0
 983 05f8 FFF7FEFF 		bl	TIM2_base_Configuration
 298:../src/main.c **** 	EXTI9_5_Config();
 984              		.loc 2 298 0
 985 05fc FFF7FEFF 		bl	EXTI9_5_Config
 299:../src/main.c **** 	xdev_out(USART1_PutC);
 986              		.loc 2 299 0
 987 0600 0F4B     		ldr	r3, .L35
 988 0602 104A     		ldr	r2, .L35+4
 989 0604 1A60     		str	r2, [r3, #0]
 300:../src/main.c **** 	SysTick_Config(SystemCoreClock / 1000);
 990              		.loc 2 300 0
 991 0606 104B     		ldr	r3, .L35+8
 992 0608 1A68     		ldr	r2, [r3, #0]
 993 060a 104B     		ldr	r3, .L35+12
 994 060c A3FB0213 		umull	r1, r3, r3, r2
 995 0610 4FEA9313 		lsr	r3, r3, #6
 996 0614 1846     		mov	r0, r3
 997 0616 FFF71FFD 		bl	SysTick_Config
 301:../src/main.c **** 	GPIO_ResetBits(GPIOB, GPIO_Pin_14);
 998              		.loc 2 301 0
 999 061a 0D48     		ldr	r0, .L35+16
 1000 061c 4FF48041 		mov	r1, #16384
 1001 0620 FFF7FEFF 		bl	GPIO_ResetBits
 302:../src/main.c **** 	GPIO_SetBits(GPIOA, GPIO_Pin_3 | GPIO_Pin_7);
 1002              		.loc 2 302 0
 1003 0624 0B48     		ldr	r0, .L35+20
 1004 0626 4FF08801 		mov	r1, #136
 1005 062a FFF7FEFF 		bl	GPIO_SetBits
 303:../src/main.c **** 	GPIO_SetBits(GPIOB, GPIO_Pin_1 | GPIO_Pin_12);
 1006              		.loc 2 303 0
 1007 062e 0848     		ldr	r0, .L35+16
 1008 0630 41F20201 		movw	r1, #4098
 1009 0634 FFF7FEFF 		bl	GPIO_SetBits
 1010              	.L34:
 1011              	.LBB2:
 304:../src/main.c **** 	while (1) {
 305:../src/main.c **** 		Main_Menu();
 1012              		.loc 2 305 0 discriminator 1
 1013 0638 FFF7FEFF 		bl	Main_Menu
 1014              	.LBE2:
 306:../src/main.c **** 	}
 1015              		.loc 2 306 0 discriminator 1
 1016 063c FCE7     		b	.L34
 1017              	.L36:
 1018 063e 00BF     		.align	2
 1019              	.L35:
 1020 0640 00000000 		.word	xfunc_out
 1021 0644 00000000 		.word	USART1_PutC
 1022 0648 00000000 		.word	SystemCoreClock
 1023 064c D34D6210 		.word	274877907
 1024 0650 000C0140 		.word	1073810432
 1025 0654 00080140 		.word	1073809408
 1026              		.cfi_endproc
 1027              	.LFE64:
 1029              	.Letext0:
 1030              		.file 3 "../src/stm32f10x.h"
 1031              		.file 4 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 1032              		.file 5 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_
 1033              		.file 6 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_
 1034              		.file 7 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_
 1035              		.file 8 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_
 1036              		.file 9 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\STM32F10x_StdPeriph_Driver\\inc/misc.h"
 1037              		.file 10 "D:\\EclipseIndigo\\workspace\\xelo\\Libraries\\CMSIS\\Device\\ST\\STM32F10x\\Include/sys
 1038              		.file 11 "../src/xprintf.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:18     .text:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:22     .text:00000000 NVIC_SetPriority
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:78     .text:00000050 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:83     .text:00000058 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:87     .text:00000058 SysTick_Config
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:143    .text:000000a8 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:152    .bss:00000000 MiliCount
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:149    .bss:00000000 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:155    .text:000000ac $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:159    .text:000000ac prvSetupHardware
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:518    .text:000002d0 RCC_Configuration
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:854    .text:00000564 NVIC_Configuration
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:569    .text:0000032c GPIO_Configuration
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:195    .text:000000cc PC_USART_Init
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:269    .text:00000148 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:273    .text:0000014c $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:278    .text:0000014c Bluetooth_USART
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:335    .text:000001a4 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:339    .text:000001a8 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:344    .text:000001a8 EXTI9_5_Config
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:423    .text:00000234 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:427    .text:00000238 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:432    .text:00000238 TIM2_base_Configuration
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:509    .text:000002c8 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:514    .text:000002d0 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:843    .text:00000554 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:850    .text:00000564 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:909    .text:000005ac USART1_PutC
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:951    .text:000005dc $d
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:955    .text:000005e0 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:960    .text:000005e0 main
C:\Users\THANGN~1\AppData\Local\Temp\ccHjrhGt.s:1020   .text:00000640 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.6e5f3786b89b666b3dcc7c4c84d9d480
                           .group:00000000 wm4.stm32f10x.h.57.69ab29c83f735418a543aa508b559235
                           .group:00000000 wm4.core_cm3.h.32.49180ccb4d36cabd2d7016d2a51d91ae
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm3.h.130.36d879c1aefb6e578e399a5de749a503
                           .group:00000000 wm4.stm32f10x.h.532.b2b0c08e77686a45dbc3252d064cb2e1
                           .group:00000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:00000000 wm4.stm32f10x_bkp.h.31.74a586c036c8ee5d9205c6728cc8d6ab
                           .group:00000000 wm4.stm32f10x_can.h.31.b14273b95de79d8fbb020ba042473fb1
                           .group:00000000 wm4.stm32f10x_cec.h.31.29c77e36bfe4567e85f26cdcc60def64
                           .group:00000000 wm4.stm32f10x_dac.h.31.116c27cadc3b4ee8aa44ed11b14b64ae
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.31.45f176e9b7a15051b8c69cb2700c78b8
                           .group:00000000 wm4.stm32f10x_dma.h.31.ef16218235edc52b414c0353f44b4bf0
                           .group:00000000 wm4.stm32f10x_exti.h.31.b25bcb4f1a2daad39d2d7dfa4e901646
                           .group:00000000 wm4.stm32f10x_flash.h.31.0203bc95b65c5396b67991e07a675efb
                           .group:00000000 wm4.stm32f10x_fsmc.h.31.a761d459aa046c2769a99b93e8763ba0
                           .group:00000000 wm4.stm32f10x_gpio.h.31.0a32659dbac1fc1055c7cbdc248963be
                           .group:00000000 wm4.stm32f10x_i2c.h.31.93d7dc2d477856f119d957730d4c6f1c
                           .group:00000000 wm4.stm32f10x_iwdg.h.31.959ae9b7e1d603f1e5ae6468c0fc1624
                           .group:00000000 wm4.stm32f10x_pwr.h.31.9168b6921e0cf03b467c7ed90861c701
                           .group:00000000 wm4.stm32f10x_rcc.h.31.2ee3219a25ef4ced658f2fe9d8cd94aa
                           .group:00000000 wm4.stm32f10x_rtc.h.31.00ba78fc0dbb06b6e6783a1e7fccf5a0
                           .group:00000000 wm4.stm32f10x_sdio.h.31.37dab89d08b2364a3dfaace444dec7c3
                           .group:00000000 wm4.stm32f10x_spi.h.31.d2f6e4626887cabe8c98f3a185590a36
                           .group:00000000 wm4.stm32f10x_tim.h.31.6c06f7f26e0864f9cd59597f46ca2c7c
                           .group:00000000 wm4.stm32f10x_usart.h.31.28d75d6af05cefbbfa00cf30a7c8a335
                           .group:00000000 wm4.stm32f10x_wwdg.h.31.4504f930b88ade4f56d1e3f2a11c098b
                           .group:00000000 wm4.misc.h.31.a89fba2040036f6f8c835a78a213e0cd
                           .group:00000000 wm4.stm32f10x.h.8356.9fd2fa84655112ac7dfc5c88beeb383d
                           .group:00000000 wm4.xprintf.h.6.d201a07af5ece6e00f55504afb5b0533
                           .group:00000000 wm4.command.h.9.24416aff08501a78dcd3e4f187f8295f
                           .group:00000000 wm4.newlib.h.8.e1d498e57c12962fc6d7be5061a6981a
                           .group:00000000 wm4.config.h.148.52fe83653334d06815a0c57b59a3e584
                           .group:00000000 wm4._ansi.h.23.8aa39ec63c47b0c474529e4131d42f04
                           .group:00000000 wm4.stdio.h.31.f48311dde756a2aec27351b58a280fb9
                           .group:00000000 wm4.stddef.h.187.9e651b6b8b16e149c1353259404973ea
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._default_types.h.6.1dbd2e581fd590860c7c17f21d147e91
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:00000000 wm4.reent.h.16.58b23a9f0faf0e7f2dfe7e2d33154afd
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.stddef.h.40.cf962ebbec441b3ac67502735f0765db
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.f2bfdfeee9f340633702c07fad9b5e01
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.7a541be3dd4dcce0b36640a5a26543fd
                           .group:00000000 wm4.math.h.49.6f29287efdc618949eb14c9f7e1e731f
                           .group:00000000 wm4.stdlib.h.18.6f6153fd5cb89acd58c0f0ab1f77e147
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4.stdlib.h.58.b24acde737d755ecef2d29738b0f1a17
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a

UNDEFINED SYMBOLS
SystemInit
SysTick_CLKSourceConfig
USART_Init
USART_ClockInit
USART_ITConfig
USART_Cmd
RCC_APB2PeriphClockCmd
GPIO_Init
GPIO_EXTILineConfig
EXTI_Init
NVIC_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_Cmd
TIM_ITConfig
SystemCoreClock
RCC_AHBPeriphClockCmd
GPIO_PinRemapConfig
USART_GetFlagStatus
USART_SendData
GPIO_ResetBits
GPIO_SetBits
Main_Menu
xfunc_out
