
Nucleo_L476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800a0b0  0800a0b0  0000b0b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6cc  0800a6cc  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6d4  0800a6d4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6d4  0800a6d4  0000b6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a6dc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  200001d4  0800a8b0  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000964  0800a8b0  0000c964  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180dd  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000384c  00000000  00000000  000242e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00027b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c0  00000000  00000000  000290d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284d6  00000000  00000000  0002a198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a71d  00000000  00000000  0005266e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f90f8  00000000  00000000  0006cd8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165e83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a70  00000000  00000000  00165ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0016c938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a098 	.word	0x0800a098

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a098 	.word	0x0800a098

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <_write>:
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


#ifdef __GNUC__
int _write(int fd, const void *buf, size_t count){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	UNUSED(fd);
	uint8_t * src = (uint8_t *)buf;
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	617b      	str	r3, [r7, #20]
	if(bInit_dma)
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <_write+0x5c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00e      	beq.n	8000f0a <_write+0x36>
	{
	    if (lwrb_get_free(&usart_tx_buff) >= count) {
 8000eec:	4811      	ldr	r0, [pc, #68]	@ (8000f34 <_write+0x60>)
 8000eee:	f000 f93b 	bl	8001168 <lwrb_get_free>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d815      	bhi.n	8000f26 <_write+0x52>
	        lwrb_write(&usart_tx_buff, buf, count);
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <_write+0x60>)
 8000f00:	f000 f8b0 	bl	8001064 <lwrb_write>
	        usart_start_tx_dma_transfer();
 8000f04:	f000 f832 	bl	8000f6c <usart_start_tx_dma_transfer>
 8000f08:	e00d      	b.n	8000f26 <_write+0x52>
	    }
	}
	else
	{
		HAL_StatusTypeDef com_tx_status = HAL_UART_Transmit(&DEBUG_UART, src, count, 10);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	230a      	movs	r3, #10
 8000f10:	6979      	ldr	r1, [r7, #20]
 8000f12:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <_write+0x64>)
 8000f14:	f005 f9c4 	bl	80062a0 <HAL_UART_Transmit>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	74fb      	strb	r3, [r7, #19]
		if(com_tx_status != HAL_OK)
 8000f1c:	7cfb      	ldrb	r3, [r7, #19]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <_write+0x52>
		{
			Error_Handler();
 8000f22:	f000 fd4d 	bl	80019c0 <Error_Handler>
		}
	}

	return count;
 8000f26:	687b      	ldr	r3, [r7, #4]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	200001f0 	.word	0x200001f0
 8000f34:	200001f4 	.word	0x200001f4
 8000f38:	200006ac 	.word	0x200006ac

08000f3c <init_dma_logging>:
  return ch;
}
#endif

void init_dma_logging()
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    /* Initialize ringbuff */
    lwrb_init(&usart_tx_buff, usart_tx_buff_data, sizeof(usart_tx_buff_data));
 8000f40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f44:	4905      	ldr	r1, [pc, #20]	@ (8000f5c <init_dma_logging+0x20>)
 8000f46:	4806      	ldr	r0, [pc, #24]	@ (8000f60 <init_dma_logging+0x24>)
 8000f48:	f000 f860 	bl	800100c <lwrb_init>

    bInit_dma = true;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <init_dma_logging+0x28>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
	bPrintfTransferComplete = true;
 8000f52:	4b05      	ldr	r3, [pc, #20]	@ (8000f68 <init_dma_logging+0x2c>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000210 	.word	0x20000210
 8000f60:	200001f4 	.word	0x200001f4
 8000f64:	200001f0 	.word	0x200001f0
 8000f68:	200001f1 	.word	0x200001f1

08000f6c <usart_start_tx_dma_transfer>:

bool is_using_dma(){
	return bInit_dma;
}

static uint8_t usart_start_tx_dma_transfer(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
    if (usart_tx_dma_current_len == 0 && (usart_tx_dma_current_len = lwrb_get_linear_block_read_length(&usart_tx_buff)) > 0) {
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <usart_start_tx_dma_transfer+0x58>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d121      	bne.n	8000fbc <usart_start_tx_dma_transfer+0x50>
 8000f78:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <usart_start_tx_dma_transfer+0x5c>)
 8000f7a:	f000 f9a9 	bl	80012d0 <lwrb_get_linear_block_read_length>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a10      	ldr	r2, [pc, #64]	@ (8000fc4 <usart_start_tx_dma_transfer+0x58>)
 8000f82:	6013      	str	r3, [r2, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d019      	beq.n	8000fbc <usart_start_tx_dma_transfer+0x50>

        /* Limit maximal size to transmit at a time */
        if (usart_tx_dma_current_len > 32) {
 8000f88:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <usart_start_tx_dma_transfer+0x58>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b20      	cmp	r3, #32
 8000f8e:	d902      	bls.n	8000f96 <usart_start_tx_dma_transfer+0x2a>
            usart_tx_dma_current_len = 32;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <usart_start_tx_dma_transfer+0x58>)
 8000f92:	2220      	movs	r2, #32
 8000f94:	601a      	str	r2, [r3, #0]
        }
    	bPrintfTransferComplete = false;
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <usart_start_tx_dma_transfer+0x60>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
		if(HAL_UART_Transmit_DMA(&DEBUG_UART, (uint8_t*)lwrb_get_linear_block_read_address(&usart_tx_buff), usart_tx_dma_current_len)!= HAL_OK)
 8000f9c:	480a      	ldr	r0, [pc, #40]	@ (8000fc8 <usart_start_tx_dma_transfer+0x5c>)
 8000f9e:	f000 f96d 	bl	800127c <lwrb_get_linear_block_read_address>
 8000fa2:	4601      	mov	r1, r0
 8000fa4:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <usart_start_tx_dma_transfer+0x58>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	461a      	mov	r2, r3
 8000fac:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <usart_start_tx_dma_transfer+0x64>)
 8000fae:	f005 fa01 	bl	80063b4 <HAL_UART_Transmit_DMA>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <usart_start_tx_dma_transfer+0x50>
		{
			Error_Handler();
 8000fb8:	f000 fd02 	bl	80019c0 <Error_Handler>
		}
    }
    return 1;
 8000fbc:	2301      	movs	r3, #1
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000610 	.word	0x20000610
 8000fc8:	200001f4 	.word	0x200001f4
 8000fcc:	200001f1 	.word	0x200001f1
 8000fd0:	200006ac 	.word	0x200006ac

08000fd4 <logging_UART_TxCpltCallback>:

}


void logging_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	bPrintfTransferComplete = true;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <logging_UART_TxCpltCallback+0x2c>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
    lwrb_skip(&usart_tx_buff, usart_tx_dma_current_len);/* Data sent, ignore these */
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <logging_UART_TxCpltCallback+0x30>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	@ (8001008 <logging_UART_TxCpltCallback+0x34>)
 8000fea:	f000 f9b3 	bl	8001354 <lwrb_skip>
    usart_tx_dma_current_len = 0;
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <logging_UART_TxCpltCallback+0x30>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
    usart_start_tx_dma_transfer();          /* Try to send more data */
 8000ff4:	f7ff ffba 	bl	8000f6c <usart_start_tx_dma_transfer>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200001f1 	.word	0x200001f1
 8001004:	20000610 	.word	0x20000610
 8001008:	200001f4 	.word	0x200001f4

0800100c <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(LWRB_VOLATILE lwrb_t* buff, void* buffdata, size_t size) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <lwrb_init+0x1e>
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <lwrb_init+0x1e>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <lwrb_init+0x22>
        return 0;
 800102a:	2300      	movs	r3, #0
 800102c:	e011      	b.n	8001052 <lwrb_init+0x46>
    }

    BUF_MEMSET((void*)buff, 0x00, sizeof(*buff));
 800102e:	221c      	movs	r2, #28
 8001030:	2100      	movs	r1, #0
 8001032:	68f8      	ldr	r0, [r7, #12]
 8001034:	f007 f99c 	bl	8008370 <memset>

    buff->size = size;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	609a      	str	r2, [r3, #8]
    buff->buff = buffdata;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	605a      	str	r2, [r3, #4]

#if LWRB_USE_MAGIC
    buff->magic1 = 0xDEADBEEF;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <lwrb_init+0x50>)
 8001048:	601a      	str	r2, [r3, #0]
    buff->magic2 = ~0xDEADBEEF;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <lwrb_init+0x54>)
 800104e:	619a      	str	r2, [r3, #24]
#endif /* LWRB_USE_MAGIC */

    return 1;
 8001050:	2301      	movs	r3, #1
}
 8001052:	4618      	mov	r0, r3
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	deadbeef 	.word	0xdeadbeef
 8001060:	21524110 	.word	0x21524110

08001064 <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array
 */
size_t
lwrb_write(LWRB_VOLATILE lwrb_t* buff, const void* data, size_t btw) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d017      	beq.n	80010aa <lwrb_write+0x46>
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a38      	ldr	r2, [pc, #224]	@ (8001160 <lwrb_write+0xfc>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d112      	bne.n	80010aa <lwrb_write+0x46>
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a36      	ldr	r2, [pc, #216]	@ (8001164 <lwrb_write+0x100>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d10d      	bne.n	80010aa <lwrb_write+0x46>
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d009      	beq.n	80010aa <lwrb_write+0x46>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d005      	beq.n	80010aa <lwrb_write+0x46>
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d002      	beq.n	80010aa <lwrb_write+0x46>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d101      	bne.n	80010ae <lwrb_write+0x4a>
        return 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	e053      	b.n	8001156 <lwrb_write+0xf2>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f000 f85a 	bl	8001168 <lwrb_get_free>
 80010b4:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	4293      	cmp	r3, r2
 80010bc:	bf28      	it	cs
 80010be:	4613      	movcs	r3, r2
 80010c0:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <lwrb_write+0x68>
        return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e044      	b.n	8001156 <lwrb_write+0xf2>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	4293      	cmp	r3, r2
 80010da:	bf28      	it	cs
 80010dc:	4613      	movcs	r3, r2
 80010de:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	685a      	ldr	r2, [r3, #4]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	4413      	add	r3, r2
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	69f9      	ldr	r1, [r7, #28]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f007 f9bd 	bl	800846e <memcpy>
    buff->w += tocopy;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	691a      	ldr	r2, [r3, #16]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	441a      	add	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	611a      	str	r2, [r3, #16]
    btw -= tocopy;
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d00b      	beq.n	8001126 <lwrb_write+0xc2>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	6858      	ldr	r0, [r3, #4]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	4413      	add	r3, r2
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	4619      	mov	r1, r3
 800111c:	f007 f9a7 	bl	800846e <memcpy>
        buff->w = btw;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	611a      	str	r2, [r3, #16]
    }

    /* Step 3: Check end of buffer */
    if (buff->w >= buff->size) {
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	429a      	cmp	r2, r3
 8001130:	d302      	bcc.n	8001138 <lwrb_write+0xd4>
        buff->w = 0;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
    }
    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d007      	beq.n	8001150 <lwrb_write+0xec>
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	6979      	ldr	r1, [r7, #20]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	440a      	add	r2, r1
 800114a:	2101      	movs	r1, #1
 800114c:	68f8      	ldr	r0, [r7, #12]
 800114e:	4798      	blx	r3
    return tocopy + btw;
 8001150:	697a      	ldr	r2, [r7, #20]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4413      	add	r3, r2
}
 8001156:	4618      	mov	r0, r3
 8001158:	3720      	adds	r7, #32
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	deadbeef 	.word	0xdeadbeef
 8001164:	21524110 	.word	0x21524110

08001168 <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
lwrb_get_free(LWRB_VOLATILE lwrb_t* buff) {
 8001168:	b480      	push	{r7}
 800116a:	b087      	sub	sp, #28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d011      	beq.n	800119a <lwrb_get_free+0x32>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a1c      	ldr	r2, [pc, #112]	@ (80011ec <lwrb_get_free+0x84>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d10c      	bne.n	800119a <lwrb_get_free+0x32>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <lwrb_get_free+0x88>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d107      	bne.n	800119a <lwrb_get_free+0x32>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d003      	beq.n	800119a <lwrb_get_free+0x32>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <lwrb_get_free+0x36>
        return 0;
 800119a:	2300      	movs	r3, #0
 800119c:	e01f      	b.n	80011de <lwrb_get_free+0x76>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	613b      	str	r3, [r7, #16]
    r = buff->r;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d103      	bne.n	80011ba <lwrb_get_free+0x52>
        size = buff->size;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	617b      	str	r3, [r7, #20]
 80011b8:	e00f      	b.n	80011da <lwrb_get_free+0x72>
    } else if (r > w) {
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d904      	bls.n	80011cc <lwrb_get_free+0x64>
        size = r - w;
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	e006      	b.n	80011da <lwrb_get_free+0x72>
    } else {
        size = buff->size - (w - r);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689a      	ldr	r2, [r3, #8]
 80011d0:	68f9      	ldr	r1, [r7, #12]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1acb      	subs	r3, r1, r3
 80011d6:	4413      	add	r3, r2
 80011d8:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	3b01      	subs	r3, #1
}
 80011de:	4618      	mov	r0, r3
 80011e0:	371c      	adds	r7, #28
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	deadbeef 	.word	0xdeadbeef
 80011f0:	21524110 	.word	0x21524110

080011f4 <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
lwrb_get_full(LWRB_VOLATILE lwrb_t* buff) {
 80011f4:	b480      	push	{r7}
 80011f6:	b087      	sub	sp, #28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d011      	beq.n	8001226 <lwrb_get_full+0x32>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a1b      	ldr	r2, [pc, #108]	@ (8001274 <lwrb_get_full+0x80>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d10c      	bne.n	8001226 <lwrb_get_full+0x32>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a19      	ldr	r2, [pc, #100]	@ (8001278 <lwrb_get_full+0x84>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d107      	bne.n	8001226 <lwrb_get_full+0x32>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <lwrb_get_full+0x32>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <lwrb_get_full+0x36>
        return 0;
 8001226:	2300      	movs	r3, #0
 8001228:	e01d      	b.n	8001266 <lwrb_get_full+0x72>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	429a      	cmp	r2, r3
 800123c:	d102      	bne.n	8001244 <lwrb_get_full+0x50>
        size = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]
 8001242:	e00f      	b.n	8001264 <lwrb_get_full+0x70>
    } else if (w > r) {
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d904      	bls.n	8001256 <lwrb_get_full+0x62>
        size = w - r;
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	e006      	b.n	8001264 <lwrb_get_full+0x70>
    } else {
        size = buff->size - (r - w);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	6939      	ldr	r1, [r7, #16]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1acb      	subs	r3, r1, r3
 8001260:	4413      	add	r3, r2
 8001262:	617b      	str	r3, [r7, #20]
    }
    return size;
 8001264:	697b      	ldr	r3, [r7, #20]
}
 8001266:	4618      	mov	r0, r3
 8001268:	371c      	adds	r7, #28
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	deadbeef 	.word	0xdeadbeef
 8001278:	21524110 	.word	0x21524110

0800127c <lwrb_get_linear_block_read_address>:
 * \brief           Get linear address for buffer for fast read
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer start address
 */
void*
lwrb_get_linear_block_read_address(LWRB_VOLATILE lwrb_t* buff) {
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    if (!BUF_IS_VALID(buff)) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d011      	beq.n	80012ae <lwrb_get_linear_block_read_address+0x32>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a0e      	ldr	r2, [pc, #56]	@ (80012c8 <lwrb_get_linear_block_read_address+0x4c>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d10c      	bne.n	80012ae <lwrb_get_linear_block_read_address+0x32>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a0c      	ldr	r2, [pc, #48]	@ (80012cc <lwrb_get_linear_block_read_address+0x50>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d107      	bne.n	80012ae <lwrb_get_linear_block_read_address+0x32>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <lwrb_get_linear_block_read_address+0x32>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <lwrb_get_linear_block_read_address+0x36>
        return NULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e004      	b.n	80012bc <lwrb_get_linear_block_read_address+0x40>
    }
    return &buff->buff[buff->r];
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4413      	add	r3, r2
}
 80012bc:	4618      	mov	r0, r3
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	deadbeef 	.word	0xdeadbeef
 80012cc:	21524110 	.word	0x21524110

080012d0 <lwrb_get_linear_block_read_length>:
 * \brief           Get length of linear block address before it overflows for read operation
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer size in units of bytes for read operation
 */
size_t
lwrb_get_linear_block_read_length(LWRB_VOLATILE lwrb_t* buff) {
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
    size_t w, r, len;

    if (!BUF_IS_VALID(buff)) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d011      	beq.n	8001302 <lwrb_get_linear_block_read_length+0x32>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a1a      	ldr	r2, [pc, #104]	@ (800134c <lwrb_get_linear_block_read_length+0x7c>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d10c      	bne.n	8001302 <lwrb_get_linear_block_read_length+0x32>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a18      	ldr	r2, [pc, #96]	@ (8001350 <lwrb_get_linear_block_read_length+0x80>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d107      	bne.n	8001302 <lwrb_get_linear_block_read_length+0x32>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <lwrb_get_linear_block_read_length+0x32>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <lwrb_get_linear_block_read_length+0x36>
        return 0;
 8001302:	2300      	movs	r3, #0
 8001304:	e01b      	b.n	800133e <lwrb_get_linear_block_read_length+0x6e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	613b      	str	r3, [r7, #16]
    r = buff->r;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	60fb      	str	r3, [r7, #12]
    if (w > r) {
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	429a      	cmp	r2, r3
 8001318:	d904      	bls.n	8001324 <lwrb_get_linear_block_read_length+0x54>
        len = w - r;
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	617b      	str	r3, [r7, #20]
 8001322:	e00b      	b.n	800133c <lwrb_get_linear_block_read_length+0x6c>
    } else if (r > w) {
 8001324:	68fa      	ldr	r2, [r7, #12]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	429a      	cmp	r2, r3
 800132a:	d905      	bls.n	8001338 <lwrb_get_linear_block_read_length+0x68>
        len = buff->size - r;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e001      	b.n	800133c <lwrb_get_linear_block_read_length+0x6c>
    } else {
        len = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
    }
    return len;
 800133c:	697b      	ldr	r3, [r7, #20]
}
 800133e:	4618      	mov	r0, r3
 8001340:	371c      	adds	r7, #28
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	deadbeef 	.word	0xdeadbeef
 8001350:	21524110 	.word	0x21524110

08001354 <lwrb_skip>:
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t
lwrb_skip(LWRB_VOLATILE lwrb_t* buff, size_t len) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
    size_t full;

    if (!BUF_IS_VALID(buff) || len == 0) {
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d014      	beq.n	800138e <lwrb_skip+0x3a>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a20      	ldr	r2, [pc, #128]	@ (80013ec <lwrb_skip+0x98>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d10f      	bne.n	800138e <lwrb_skip+0x3a>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	4a1f      	ldr	r2, [pc, #124]	@ (80013f0 <lwrb_skip+0x9c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d10a      	bne.n	800138e <lwrb_skip+0x3a>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d006      	beq.n	800138e <lwrb_skip+0x3a>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <lwrb_skip+0x3a>
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <lwrb_skip+0x3e>
        return 0;
 800138e:	2300      	movs	r3, #0
 8001390:	e027      	b.n	80013e2 <lwrb_skip+0x8e>
    }

    full = lwrb_get_full(buff);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff ff2e 	bl	80011f4 <lwrb_get_full>
 8001398:	60f8      	str	r0, [r7, #12]
    len = BUF_MIN(len, full);
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	4293      	cmp	r3, r2
 80013a0:	bf28      	it	cs
 80013a2:	4613      	movcs	r3, r2
 80013a4:	603b      	str	r3, [r7, #0]
    buff->r += len;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	441a      	add	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	60da      	str	r2, [r3, #12]
    if (buff->r >= buff->size) {
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	68da      	ldr	r2, [r3, #12]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d306      	bcc.n	80013cc <lwrb_skip+0x78>
        buff->r -= buff->size;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68da      	ldr	r2, [r3, #12]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	1ad2      	subs	r2, r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	60da      	str	r2, [r3, #12]
    }
    BUF_SEND_EVT(buff, LWRB_EVT_READ, len);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d005      	beq.n	80013e0 <lwrb_skip+0x8c>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	695b      	ldr	r3, [r3, #20]
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	2100      	movs	r1, #0
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	4798      	blx	r3
    return len;
 80013e0:	683b      	ldr	r3, [r7, #0]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	deadbeef 	.word	0xdeadbeef
 80013f0:	21524110 	.word	0x21524110

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b0af      	sub	sp, #188	@ 0xbc
 80013f8:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */

  MCP3462_Handle adc_handle;
  bool isADCEnabled = true;
 80013fa:	2301      	movs	r3, #1
 80013fc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  int16_t code;
  uint8_t buf[BUFFER_SIZE] = {0};
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	2280      	movs	r2, #128	@ 0x80
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f006 ffb2 	bl	8008370 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f001 f960 	bl	80026d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f8ea 	bl	80015e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001414:	f000 fa20 	bl	8001858 <MX_GPIO_Init>
  MX_DMA_Init();
 8001418:	f000 f9f8 	bl	800180c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800141c:	f000 f9c6 	bl	80017ac <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001420:	f000 f986 	bl	8001730 <MX_SPI1_Init>
  MX_CRC_Init();
 8001424:	f000 f94e 	bl	80016c4 <MX_CRC_Init>
  MX_RNG_Init();
 8001428:	f000 f96e 	bl	8001708 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  init_dma_logging();
 800142c:	f7ff fd86 	bl	8000f3c <init_dma_logging>
  printf("\033c");
 8001430:	485f      	ldr	r0, [pc, #380]	@ (80015b0 <main+0x1bc>)
 8001432:	f006 fe55 	bl	80080e0 <iprintf>
  printf("ADC Demo FW\r\n\r\n");
 8001436:	485f      	ldr	r0, [pc, #380]	@ (80015b4 <main+0x1c0>)
 8001438:	f006 feba 	bl	80081b0 <puts>
  printf("CPU Clock Frequency: %lu MHz\r\n", HAL_RCC_GetSysClockFreq() / 1000000);
 800143c:	f002 fd56 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8001440:	4603      	mov	r3, r0
 8001442:	4a5d      	ldr	r2, [pc, #372]	@ (80015b8 <main+0x1c4>)
 8001444:	fba2 2303 	umull	r2, r3, r2, r3
 8001448:	0c9b      	lsrs	r3, r3, #18
 800144a:	4619      	mov	r1, r3
 800144c:	485b      	ldr	r0, [pc, #364]	@ (80015bc <main+0x1c8>)
 800144e:	f006 fe47 	bl	80080e0 <iprintf>
  printf("Initialize ADC\r\n");
 8001452:	485b      	ldr	r0, [pc, #364]	@ (80015c0 <main+0x1cc>)
 8001454:	f006 feac 	bl	80081b0 <puts>

  adc_handle.hspi = &hspi1;
 8001458:	4b5a      	ldr	r3, [pc, #360]	@ (80015c4 <main+0x1d0>)
 800145a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  adc_handle.cs_port = ADC_CS_GPIO_Port;
 800145e:	4b5a      	ldr	r3, [pc, #360]	@ (80015c8 <main+0x1d4>)
 8001460:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  adc_handle.cs_pin = ADC_CS_Pin;
 8001464:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001468:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
  adc_handle.irq_pin = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  adc_handle.irq_port = NULL;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  adc_handle.use_crc = false;
 8001478:	2300      	movs	r3, #0
 800147a:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
  adc_handle.dev_addr = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 309a 	strb.w	r3, [r7, #154]	@ 0x9a

  HAL_StatusTypeDef st = MCP3462_Init(&adc_handle);
 8001484:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001488:	4618      	mov	r0, r3
 800148a:	f000 fb9f 	bl	8001bcc <MCP3462_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  if (st != HAL_OK)
 8001494:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <main+0xb6>
  {
	  printf("Failed to initialize ADC it is now disabled\r\n");
 800149c:	484b      	ldr	r0, [pc, #300]	@ (80015cc <main+0x1d8>)
 800149e:	f006 fe87 	bl	80081b0 <puts>
	  isADCEnabled = false;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 80014a8:	e02a      	b.n	8001500 <main+0x10c>
  }else{

    /* Configure ADC and start continuous conversions */
    st = MCP3462_ConfigSimple(&adc_handle,
 80014aa:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 80014ae:	2308      	movs	r3, #8
 80014b0:	9302      	str	r3, [sp, #8]
 80014b2:	2300      	movs	r3, #0
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	2303      	movs	r3, #3
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2300      	movs	r3, #0
 80014bc:	2201      	movs	r2, #1
 80014be:	2103      	movs	r1, #3
 80014c0:	f000 fbe0 	bl	8001c84 <MCP3462_ConfigSimple>
 80014c4:	4603      	mov	r3, r0
 80014c6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
                  MCP3462_GAIN_1,
                  MCP3462_DATAFMT_16,
                  MCP3462_CONV_CONT,
                  MCP3462_CH0,
                  MCP3462_AGND);  // VIN+ = CH0, VIN- = AGND
    if(st == HAL_OK){
 80014ca:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d110      	bne.n	80014f4 <main+0x100>
      MCP3462_FastCommand(&adc_handle, MCP3462_FC_CONV_START);
 80014d2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80014d6:	210a      	movs	r1, #10
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fab1 	bl	8001a40 <MCP3462_FastCommand>
      isADCEnabled = true;
 80014de:	2301      	movs	r3, #1
 80014e0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
      MCP3462_DumpRegs(&adc_handle, buf, BUFFER_SIZE);
 80014e4:	1d39      	adds	r1, r7, #4
 80014e6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80014ea:	2280      	movs	r2, #128	@ 0x80
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 fcd5 	bl	8001e9c <MCP3462_DumpRegs>
 80014f2:	e005      	b.n	8001500 <main+0x10c>
    }else{
      printf("Failed to configure ADC it is now disabled\r\n");
 80014f4:	4836      	ldr	r0, [pc, #216]	@ (80015d0 <main+0x1dc>)
 80014f6:	f006 fe5b 	bl	80081b0 <puts>
      isADCEnabled = false;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(isADCEnabled){
 8001500:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001504:	2b00      	cmp	r3, #0
 8001506:	d025      	beq.n	8001554 <main+0x160>
		  st = MCP3462_ReadData16_INC(&adc_handle, &code);
 8001508:	f107 0286 	add.w	r2, r7, #134	@ 0x86
 800150c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f000 fc52 	bl	8001dbc <MCP3462_ReadData16_INC>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		  if (st == HAL_OK) {
 800151e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10c      	bne.n	8001540 <main+0x14c>
			  // Convert ADC code to voltage
			  // MCP3462 with GAIN_1, 16-bit format, 2.4V internal reference
			  // Full scale = VREF/GAIN = 2.4V/1 = 2.4V
			  // Resolution = 2.4V / 32768 = 73.24V per LSB
			  voltage = (float)code * (3.2f / 32768.0f);
 8001526:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001532:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80015d4 <main+0x1e0>
 8001536:	ee67 7a87 	vmul.f32	s15, s15, s14
 800153a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
 800153e:	e009      	b.n	8001554 <main+0x160>

		  } else if (st == HAL_BUSY) {
 8001540:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001544:	2b02      	cmp	r3, #2
 8001546:	d005      	beq.n	8001554 <main+0x160>
			  // Data not ready yet, continue
		  } else {
			  printf("Failed to read ADC it is now disabled\r\n");
 8001548:	4823      	ldr	r0, [pc, #140]	@ (80015d8 <main+0x1e4>)
 800154a:	f006 fe31 	bl	80081b0 <puts>
			  isADCEnabled = false;
 800154e:	2300      	movs	r3, #0
 8001550:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		  }
	  }
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001554:	2120      	movs	r1, #32
 8001556:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155a:	f001 ff29 	bl	80033b0 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 800155e:	20fa      	movs	r0, #250	@ 0xfa
 8001560:	f001 f8f6 	bl	8002750 <HAL_Delay>
	  if(isADCEnabled){
 8001564:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0c9      	beq.n	8001500 <main+0x10c>
		  if (st == HAL_OK) {
 800156c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10d      	bne.n	8001590 <main+0x19c>
			  printf("ADC Code: %d, Voltage: %.4fV\r\n", code, voltage);
 8001574:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 8001578:	461c      	mov	r4, r3
 800157a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800157e:	f7fe ffe3 	bl	8000548 <__aeabi_f2d>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4621      	mov	r1, r4
 8001588:	4814      	ldr	r0, [pc, #80]	@ (80015dc <main+0x1e8>)
 800158a:	f006 fda9 	bl	80080e0 <iprintf>
 800158e:	e7b7      	b.n	8001500 <main+0x10c>
		  } else if (st == HAL_BUSY) {
 8001590:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001594:	2b02      	cmp	r3, #2
 8001596:	d103      	bne.n	80015a0 <main+0x1ac>
			  printf("ADC Data not ready\r\n");
 8001598:	4811      	ldr	r0, [pc, #68]	@ (80015e0 <main+0x1ec>)
 800159a:	f006 fe09 	bl	80081b0 <puts>
 800159e:	e7af      	b.n	8001500 <main+0x10c>
		  } else {
			  printf("ADC Read error: %d\r\n", st);
 80015a0:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80015a4:	4619      	mov	r1, r3
 80015a6:	480f      	ldr	r0, [pc, #60]	@ (80015e4 <main+0x1f0>)
 80015a8:	f006 fd9a 	bl	80080e0 <iprintf>
	  if(isADCEnabled){
 80015ac:	e7a8      	b.n	8001500 <main+0x10c>
 80015ae:	bf00      	nop
 80015b0:	0800a0b0 	.word	0x0800a0b0
 80015b4:	0800a0b4 	.word	0x0800a0b4
 80015b8:	431bde83 	.word	0x431bde83
 80015bc:	0800a0c4 	.word	0x0800a0c4
 80015c0:	0800a0e4 	.word	0x0800a0e4
 80015c4:	20000648 	.word	0x20000648
 80015c8:	48000400 	.word	0x48000400
 80015cc:	0800a0f4 	.word	0x0800a0f4
 80015d0:	0800a124 	.word	0x0800a124
 80015d4:	38cccccd 	.word	0x38cccccd
 80015d8:	0800a150 	.word	0x0800a150
 80015dc:	0800a178 	.word	0x0800a178
 80015e0:	0800a198 	.word	0x0800a198
 80015e4:	0800a1ac 	.word	0x0800a1ac

080015e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b096      	sub	sp, #88	@ 0x58
 80015ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	2244      	movs	r2, #68	@ 0x44
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f006 feba 	bl	8008370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015fc:	463b      	mov	r3, r7
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800160a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800160e:	f001 ff07 	bl	8003420 <HAL_PWREx_ControlVoltageScaling>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001618:	f000 f9d2 	bl	80019c0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800161c:	f001 fee2 	bl	80033e4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001620:	4b27      	ldr	r3, [pc, #156]	@ (80016c0 <SystemClock_Config+0xd8>)
 8001622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001626:	4a26      	ldr	r2, [pc, #152]	@ (80016c0 <SystemClock_Config+0xd8>)
 8001628:	f023 0318 	bic.w	r3, r3, #24
 800162c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8001630:	2316      	movs	r3, #22
 8001632:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001634:	2301      	movs	r3, #1
 8001636:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001638:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800163c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800163e:	2310      	movs	r3, #16
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001642:	2301      	movs	r3, #1
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800164a:	2360      	movs	r3, #96	@ 0x60
 800164c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164e:	2302      	movs	r3, #2
 8001650:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001652:	2302      	movs	r3, #2
 8001654:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001656:	2301      	movs	r3, #1
 8001658:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800165a:	230a      	movs	r3, #10
 800165c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800165e:	2307      	movs	r3, #7
 8001660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001662:	2302      	movs	r3, #2
 8001664:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001666:	2302      	movs	r3, #2
 8001668:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4618      	mov	r0, r3
 8001670:	f001 ff2c 	bl	80034cc <HAL_RCC_OscConfig>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800167a:	f000 f9a1 	bl	80019c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167e:	230f      	movs	r3, #15
 8001680:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001682:	2303      	movs	r3, #3
 8001684:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001692:	463b      	mov	r3, r7
 8001694:	2104      	movs	r1, #4
 8001696:	4618      	mov	r0, r3
 8001698:	f002 faf4 	bl	8003c84 <HAL_RCC_ClockConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016a2:	f000 f98d 	bl	80019c0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_8);
 80016a6:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80016aa:	f04f 7140 	mov.w	r1, #50331648	@ 0x3000000
 80016ae:	2000      	movs	r0, #0
 80016b0:	f002 fbe8 	bl	8003e84 <HAL_RCC_MCOConfig>

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80016b4:	f003 f85a 	bl	800476c <HAL_RCCEx_EnableMSIPLLMode>
}
 80016b8:	bf00      	nop
 80016ba:	3758      	adds	r7, #88	@ 0x58
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40021000 	.word	0x40021000

080016c4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80016c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001704 <MX_CRC_Init+0x40>)
 80016cc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80016d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80016ec:	4804      	ldr	r0, [pc, #16]	@ (8001700 <MX_CRC_Init+0x3c>)
 80016ee:	f001 f935 	bl	800295c <HAL_CRC_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80016f8:	f000 f962 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000614 	.word	0x20000614
 8001704:	40023000 	.word	0x40023000

08001708 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <MX_RNG_Init+0x20>)
 800170e:	4a07      	ldr	r2, [pc, #28]	@ (800172c <MX_RNG_Init+0x24>)
 8001710:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <MX_RNG_Init+0x20>)
 8001714:	f003 fa0c 	bl	8004b30 <HAL_RNG_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800171e:	f000 f94f 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000638 	.word	0x20000638
 800172c:	50060800 	.word	0x50060800

08001730 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001734:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001736:	4a1c      	ldr	r2, [pc, #112]	@ (80017a8 <MX_SPI1_Init+0x78>)
 8001738:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800173a:	4b1a      	ldr	r3, [pc, #104]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800173c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001740:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001748:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800174a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800174e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001750:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001752:	2202      	movs	r2, #2
 8001754:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001758:	2201      	movs	r2, #1
 800175a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800175c:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800175e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001762:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001764:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001766:	2230      	movs	r2, #48	@ 0x30
 8001768:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800176a:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001770:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001776:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001778:	2200      	movs	r2, #0
 800177a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800177c:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800177e:	2207      	movs	r2, #7
 8001780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001782:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001784:	2200      	movs	r2, #0
 8001786:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <MX_SPI1_Init+0x74>)
 800178a:	2200      	movs	r2, #0
 800178c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <MX_SPI1_Init+0x74>)
 8001790:	f003 fa25 	bl	8004bde <HAL_SPI_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800179a:	f000 f911 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000648 	.word	0x20000648
 80017a8:	40013000 	.word	0x40013000

080017ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017b0:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017b2:	4a15      	ldr	r2, [pc, #84]	@ (8001808 <MX_USART2_UART_Init+0x5c>)
 80017b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017b6:	4b13      	ldr	r3, [pc, #76]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017d2:	220c      	movs	r2, #12
 80017d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017dc:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017de:	2200      	movs	r2, #0
 80017e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017e2:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_USART2_UART_Init+0x58>)
 80017f0:	f004 fd08 	bl	8006204 <HAL_UART_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017fa:	f000 f8e1 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200006ac 	.word	0x200006ac
 8001808:	40004400 	.word	0x40004400

0800180c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001812:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <MX_DMA_Init+0x48>)
 8001814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001816:	4a0f      	ldr	r2, [pc, #60]	@ (8001854 <MX_DMA_Init+0x48>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6493      	str	r3, [r2, #72]	@ 0x48
 800181e:	4b0d      	ldr	r3, [pc, #52]	@ (8001854 <MX_DMA_Init+0x48>)
 8001820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2100      	movs	r1, #0
 800182e:	2010      	movs	r0, #16
 8001830:	f001 f86a 	bl	8002908 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001834:	2010      	movs	r0, #16
 8001836:	f001 f883 	bl	8002940 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	2011      	movs	r0, #17
 8001840:	f001 f862 	bl	8002908 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001844:	2011      	movs	r0, #17
 8001846:	f001 f87b 	bl	8002940 <HAL_NVIC_EnableIRQ>

}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000

08001858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	4b3f      	ldr	r3, [pc, #252]	@ (800196c <MX_GPIO_Init+0x114>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	4a3e      	ldr	r2, [pc, #248]	@ (800196c <MX_GPIO_Init+0x114>)
 8001874:	f043 0304 	orr.w	r3, r3, #4
 8001878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187a:	4b3c      	ldr	r3, [pc, #240]	@ (800196c <MX_GPIO_Init+0x114>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187e:	f003 0304 	and.w	r3, r3, #4
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001886:	4b39      	ldr	r3, [pc, #228]	@ (800196c <MX_GPIO_Init+0x114>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188a:	4a38      	ldr	r2, [pc, #224]	@ (800196c <MX_GPIO_Init+0x114>)
 800188c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001892:	4b36      	ldr	r3, [pc, #216]	@ (800196c <MX_GPIO_Init+0x114>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b33      	ldr	r3, [pc, #204]	@ (800196c <MX_GPIO_Init+0x114>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	4a32      	ldr	r2, [pc, #200]	@ (800196c <MX_GPIO_Init+0x114>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018aa:	4b30      	ldr	r3, [pc, #192]	@ (800196c <MX_GPIO_Init+0x114>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <MX_GPIO_Init+0x114>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ba:	4a2c      	ldr	r2, [pc, #176]	@ (800196c <MX_GPIO_Init+0x114>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c2:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <MX_GPIO_Init+0x114>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2120      	movs	r1, #32
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d6:	f001 fd53 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_CS_GPIO_Port, ADC_CS_Pin, GPIO_PIN_SET);
 80018da:	2201      	movs	r2, #1
 80018dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018e0:	4823      	ldr	r0, [pc, #140]	@ (8001970 <MX_GPIO_Init+0x118>)
 80018e2:	f001 fd4d 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	481d      	ldr	r0, [pc, #116]	@ (8001974 <MX_GPIO_Init+0x11c>)
 80018fe:	f001 fb95 	bl	800302c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001902:	2320      	movs	r3, #32
 8001904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2300      	movs	r3, #0
 8001910:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800191c:	f001 fb86 	bl	800302c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CS_Pin */
  GPIO_InitStruct.Pin = ADC_CS_Pin;
 8001920:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001926:	2301      	movs	r3, #1
 8001928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_CS_GPIO_Port, &GPIO_InitStruct);
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4619      	mov	r1, r3
 8001938:	480d      	ldr	r0, [pc, #52]	@ (8001970 <MX_GPIO_Init+0x118>)
 800193a:	f001 fb77 	bl	800302c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800193e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	2302      	movs	r3, #2
 8001946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	2300      	movs	r3, #0
 800194e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001950:	2300      	movs	r3, #0
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195e:	f001 fb65 	bl	800302c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001962:	bf00      	nop
 8001964:	3728      	adds	r7, #40	@ 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40021000 	.word	0x40021000
 8001970:	48000400 	.word	0x48000400
 8001974:	48000800 	.word	0x48000800

08001978 <HAL_UART_TxCpltCallback>:
{

}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a04      	ldr	r2, [pc, #16]	@ (8001998 <HAL_UART_TxCpltCallback+0x20>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d102      	bne.n	8001990 <HAL_UART_TxCpltCallback+0x18>
	{
		logging_UART_TxCpltCallback(huart);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff fb22 	bl	8000fd4 <logging_UART_TxCpltCallback>
	}
}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40004400 	.word	0x40004400

0800199c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a04      	ldr	r2, [pc, #16]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d101      	bne.n	80019b2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80019ae:	f000 feaf 	bl	8002710 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40014800 	.word	0x40014800

080019c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c4:	b672      	cpsid	i
}
 80019c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <Error_Handler+0x8>

080019cc <txrx>:
/* ---------- GPIO helpers ---------- */
#define CS_LOW(d)   HAL_GPIO_WritePin((d)->cs_port, (d)->cs_pin, GPIO_PIN_RESET)
#define CS_HIGH(d)  HAL_GPIO_WritePin((d)->cs_port, (d)->cs_pin, GPIO_PIN_SET)

/* ---------- SPI core ---------- */
static HAL_StatusTypeDef txrx(MCP3462_Handle *dev, uint8_t *tx, uint8_t *rx, uint16_t n) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af02      	add	r7, sp, #8
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	807b      	strh	r3, [r7, #2]
    return HAL_SPI_TransmitReceive(dev->hspi, tx, rx, n, HAL_MAX_DELAY);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6818      	ldr	r0, [r3, #0]
 80019de:	887b      	ldrh	r3, [r7, #2]
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	9200      	str	r2, [sp, #0]
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	f003 fc49 	bl	8005280 <HAL_SPI_TransmitReceive>
 80019ee:	4603      	mov	r3, r0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <CMD>:
static inline uint8_t CMD(MCP3462_Handle *dev, uint8_t addr, MCP3462_CmdType t) {
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	70fb      	strb	r3, [r7, #3]
 8001a04:	4613      	mov	r3, r2
 8001a06:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)(((dev->dev_addr & 0x3) << 6) | ((addr & 0xF) << 2) | (t & 0x3));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7c9b      	ldrb	r3, [r3, #18]
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	019b      	lsls	r3, r3, #6
 8001a10:	b25a      	sxtb	r2, r3
 8001a12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	b25b      	sxtb	r3, r3
 8001a1a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001a1e:	b25b      	sxtb	r3, r3
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b25a      	sxtb	r2, r3
 8001a24:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001a28:	f003 0303 	and.w	r3, r3, #3
 8001a2c:	b25b      	sxtb	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	b2db      	uxtb	r3, r3
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <MCP3462_FastCommand>:

/* ---------- Public API ---------- */
HAL_StatusTypeDef MCP3462_FastCommand(MCP3462_Handle *dev, MCP3462_FastCmd fc) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	70fb      	strb	r3, [r7, #3]
    if (!dev) return HAL_ERROR;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <MCP3462_FastCommand+0x16>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e022      	b.n	8001a9c <MCP3462_FastCommand+0x5c>
    uint8_t c = CMD(dev, (uint8_t)fc, MCP3462_CMDTYPE_FAST);   // <-- was MCP3462_CMD_FAST
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ffcb 	bl	80019f8 <CMD>
 8001a62:	4603      	mov	r3, r0
 8001a64:	73bb      	strb	r3, [r7, #14]
    uint8_t dummy;
    CS_LOW(dev);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6858      	ldr	r0, [r3, #4]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	891b      	ldrh	r3, [r3, #8]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	4619      	mov	r1, r3
 8001a72:	f001 fc85 	bl	8003380 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = txrx(dev, &c, &dummy, 1);
 8001a76:	f107 020d 	add.w	r2, r7, #13
 8001a7a:	f107 010e 	add.w	r1, r7, #14
 8001a7e:	2301      	movs	r3, #1
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ffa3 	bl	80019cc <txrx>
 8001a86:	4603      	mov	r3, r0
 8001a88:	73fb      	strb	r3, [r7, #15]
    CS_HIGH(dev);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6858      	ldr	r0, [r3, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	891b      	ldrh	r3, [r3, #8]
 8001a92:	2201      	movs	r2, #1
 8001a94:	4619      	mov	r1, r3
 8001a96:	f001 fc73 	bl	8003380 <HAL_GPIO_WritePin>
    return st;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <MCP3462_WriteReg>:

HAL_StatusTypeDef MCP3462_WriteReg(MCP3462_Handle *dev, MCP3462_Reg r, const uint8_t *data, uint8_t len) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	72fb      	strb	r3, [r7, #11]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	72bb      	strb	r3, [r7, #10]
    if (!dev || !data || !len) return HAL_ERROR;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <MCP3462_WriteReg+0x26>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d002      	beq.n	8001aca <MCP3462_WriteReg+0x26>
 8001ac4:	7abb      	ldrb	r3, [r7, #10]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <MCP3462_WriteReg+0x2a>
 8001aca:	2301      	movs	r3, #1
 8001acc:	e030      	b.n	8001b30 <MCP3462_WriteReg+0x8c>
    uint8_t c = CMD(dev, (uint8_t)r, MCP3462_CMDTYPE_STATIC_WR); // <-- STATIC_WR (10b)
 8001ace:	7afb      	ldrb	r3, [r7, #11]
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f7ff ff8f 	bl	80019f8 <CMD>
 8001ada:	4603      	mov	r3, r0
 8001adc:	75bb      	strb	r3, [r7, #22]
    uint8_t status;
    CS_LOW(dev);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	6858      	ldr	r0, [r3, #4]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	891b      	ldrh	r3, [r3, #8]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f001 fc49 	bl	8003380 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = txrx(dev, &c, &status, 1); // clocks out STATUS
 8001aee:	f107 0215 	add.w	r2, r7, #21
 8001af2:	f107 0116 	add.w	r1, r7, #22
 8001af6:	2301      	movs	r3, #1
 8001af8:	68f8      	ldr	r0, [r7, #12]
 8001afa:	f7ff ff67 	bl	80019cc <txrx>
 8001afe:	4603      	mov	r3, r0
 8001b00:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK) st = HAL_SPI_Transmit(dev->hspi, (uint8_t*)data, len, HAL_MAX_DELAY);
 8001b02:	7dfb      	ldrb	r3, [r7, #23]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d10a      	bne.n	8001b1e <MCP3462_WriteReg+0x7a>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	6818      	ldr	r0, [r3, #0]
 8001b0c:	7abb      	ldrb	r3, [r7, #10]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	f003 f905 	bl	8004d24 <HAL_SPI_Transmit>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	75fb      	strb	r3, [r7, #23]
    CS_HIGH(dev);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6858      	ldr	r0, [r3, #4]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	891b      	ldrh	r3, [r3, #8]
 8001b26:	2201      	movs	r2, #1
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f001 fc29 	bl	8003380 <HAL_GPIO_WritePin>
    return st;
 8001b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <MCP3462_ReadReg>:

HAL_StatusTypeDef MCP3462_ReadReg(MCP3462_Handle *dev, MCP3462_Reg r, uint8_t *data, uint8_t len) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	461a      	mov	r2, r3
 8001b44:	460b      	mov	r3, r1
 8001b46:	72fb      	strb	r3, [r7, #11]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	72bb      	strb	r3, [r7, #10]
    if (!dev || !data || !len) return HAL_ERROR;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <MCP3462_ReadReg+0x26>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <MCP3462_ReadReg+0x26>
 8001b58:	7abb      	ldrb	r3, [r7, #10]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <MCP3462_ReadReg+0x2a>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e030      	b.n	8001bc4 <MCP3462_ReadReg+0x8c>
    uint8_t c = CMD(dev, (uint8_t)r, MCP3462_CMDTYPE_STATIC_RD); // <-- was MCP3462_CMD_STATIC_RD
 8001b62:	7afb      	ldrb	r3, [r7, #11]
 8001b64:	2201      	movs	r2, #1
 8001b66:	4619      	mov	r1, r3
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff ff45 	bl	80019f8 <CMD>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	75bb      	strb	r3, [r7, #22]
    uint8_t status;
    CS_LOW(dev);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6858      	ldr	r0, [r3, #4]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	891b      	ldrh	r3, [r3, #8]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	f001 fbff 	bl	8003380 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = txrx(dev, &c, &status, 1); // STATUS shifts out here
 8001b82:	f107 0215 	add.w	r2, r7, #21
 8001b86:	f107 0116 	add.w	r1, r7, #22
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f7ff ff1d 	bl	80019cc <txrx>
 8001b92:	4603      	mov	r3, r0
 8001b94:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK) st = HAL_SPI_Receive(dev->hspi, data, len, HAL_MAX_DELAY);
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d10a      	bne.n	8001bb2 <MCP3462_ReadReg+0x7a>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	7abb      	ldrb	r3, [r7, #10]
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba8:	6879      	ldr	r1, [r7, #4]
 8001baa:	f003 fa31 	bl	8005010 <HAL_SPI_Receive>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	75fb      	strb	r3, [r7, #23]
    CS_HIGH(dev);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6858      	ldr	r0, [r3, #4]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	891b      	ldrh	r3, [r3, #8]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f001 fbdf 	bl	8003380 <HAL_GPIO_WritePin>
    return st;
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <MCP3462_Init>:

HAL_StatusTypeDef MCP3462_Init(MCP3462_Handle *dev) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
    if (!dev || !dev->hspi || !dev->cs_port) return HAL_ERROR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d007      	beq.n	8001bea <MCP3462_Init+0x1e>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <MCP3462_Init+0x1e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <MCP3462_Init+0x22>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e01f      	b.n	8001c2e <MCP3462_Init+0x62>
    CS_HIGH(dev);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6858      	ldr	r0, [r3, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	891b      	ldrh	r3, [r3, #8]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f001 fbc1 	bl	8003380 <HAL_GPIO_WritePin>

    /* Full reset  unlock map (LOCK=0xA5) per datasheet */
    HAL_StatusTypeDef st = MCP3462_FastCommand(dev, MCP3462_FC_FULL_RESET);
 8001bfe:	210e      	movs	r1, #14
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff ff1d 	bl	8001a40 <MCP3462_FastCommand>
 8001c06:	4603      	mov	r3, r0
 8001c08:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MCP3462_Init+0x48>
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	e00c      	b.n	8001c2e <MCP3462_Init+0x62>
    HAL_Delay(1);
 8001c14:	2001      	movs	r0, #1
 8001c16:	f000 fd9b 	bl	8002750 <HAL_Delay>

    uint8_t key = 0xA5;
 8001c1a:	23a5      	movs	r3, #165	@ 0xa5
 8001c1c:	73bb      	strb	r3, [r7, #14]
    return MCP3462_WriteReg(dev, MCP3462_REG_LOCK, &key, 1);
 8001c1e:	f107 020e 	add.w	r2, r7, #14
 8001c22:	2301      	movs	r3, #1
 8001c24:	210d      	movs	r1, #13
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7ff ff3c 	bl	8001aa4 <MCP3462_WriteReg>
 8001c2c:	4603      	mov	r3, r0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <mcp346x_build_config0>:
/* Helper to build CONFIG0 (normal operation; leaves bit 6 = 0) */
static inline uint8_t mcp346x_build_config0(mcp346x_vref_sel_t vref,
                                            mcp346x_clk_sel_t clk,
                                            mcp346x_cs_sel_t cs,
                                            mcp346x_adc_mode_t mode)
{
 8001c36:	b490      	push	{r4, r7}
 8001c38:	b084      	sub	sp, #16
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	4604      	mov	r4, r0
 8001c3e:	4608      	mov	r0, r1
 8001c40:	4611      	mov	r1, r2
 8001c42:	461a      	mov	r2, r3
 8001c44:	4623      	mov	r3, r4
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	4603      	mov	r3, r0
 8001c4a:	71bb      	strb	r3, [r7, #6]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	717b      	strb	r3, [r7, #5]
 8001c50:	4613      	mov	r3, r2
 8001c52:	713b      	strb	r3, [r7, #4]
    uint8_t cfg0 = 0u;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73fb      	strb	r3, [r7, #15]

    cfg0 |= vref;     // bit 7
 8001c58:	7bfa      	ldrb	r2, [r7, #15]
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	73fb      	strb	r3, [r7, #15]
    /* bit 6 left 0 for normal operation */
    // cfg0 |= MCP346X_CFG0_RESERVED_BIT;
    cfg0 |= clk;      // bits 5-4
 8001c60:	7bfa      	ldrb	r2, [r7, #15]
 8001c62:	79bb      	ldrb	r3, [r7, #6]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	73fb      	strb	r3, [r7, #15]
    cfg0 |= cs;       // bits 3-2
 8001c68:	7bfa      	ldrb	r2, [r7, #15]
 8001c6a:	797b      	ldrb	r3, [r7, #5]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	73fb      	strb	r3, [r7, #15]
    cfg0 |= mode;     // bits 1-0
 8001c70:	7bfa      	ldrb	r2, [r7, #15]
 8001c72:	793b      	ldrb	r3, [r7, #4]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	73fb      	strb	r3, [r7, #15]

    return cfg0;
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc90      	pop	{r4, r7}
 8001c82:	4770      	bx	lr

08001c84 <MCP3462_ConfigSimple>:

HAL_StatusTypeDef MCP3462_ConfigSimple(MCP3462_Handle *dev,
                                       MCP3462_OSR osr, MCP3462_Gain gain,
                                       MCP3462_DataFmt fmt, MCP3462_ConvMode mode,
                                       uint8_t vinp, uint8_t vinn)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	4608      	mov	r0, r1
 8001c8e:	4611      	mov	r1, r2
 8001c90:	461a      	mov	r2, r3
 8001c92:	4603      	mov	r3, r0
 8001c94:	70fb      	strb	r3, [r7, #3]
 8001c96:	460b      	mov	r3, r1
 8001c98:	70bb      	strb	r3, [r7, #2]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	707b      	strb	r3, [r7, #1]
    if (!dev) return HAL_ERROR;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <MCP3462_ConfigSimple+0x24>
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e082      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* CONFIG0: internal RC clock, burnout OFF, ADC in SHDN (we'll start via fast cmd) */
    uint8_t cfg0 = mcp346x_build_config0(MCP346X_VREF_EXT, MCP346X_CLK_INT_NO_OUT, MCP346X_CS_NONE, MCP346X_ADC_CONVERSION);
 8001ca8:	2303      	movs	r3, #3
 8001caa:	2200      	movs	r2, #0
 8001cac:	2120      	movs	r1, #32
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff ffc1 	bl	8001c36 <mcp346x_build_config0>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	73bb      	strb	r3, [r7, #14]
    printf("Set CFG0: 0x%02X\r\n", cfg0);
 8001cb8:	7bbb      	ldrb	r3, [r7, #14]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	483e      	ldr	r0, [pc, #248]	@ (8001db8 <MCP3462_ConfigSimple+0x134>)
 8001cbe:	f006 fa0f 	bl	80080e0 <iprintf>
	HAL_StatusTypeDef st = MCP3462_WriteReg(dev, MCP3462_REG_CONFIG0, &cfg0, 1);
 8001cc2:	f107 020e 	add.w	r2, r7, #14
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	2101      	movs	r1, #1
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff feea 	bl	8001aa4 <MCP3462_WriteReg>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	73fb      	strb	r3, [r7, #15]

    if (st != HAL_OK) return st;
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MCP3462_ConfigSimple+0x5a>
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	e067      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* CONFIG1: PRE=0, OSR as requested */
    uint8_t cfg1 = (0u << MCP3462_CONFIG1_PRE_SHIFT) | ((uint8_t)osr << MCP3462_CONFIG1_OSR_SHIFT)| ((uint8_t)0x00 << 0);
 8001cde:	78fb      	ldrb	r3, [r7, #3]
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	737b      	strb	r3, [r7, #13]
    st = MCP3462_WriteReg(dev, MCP3462_REG_CONFIG1, &cfg1, 1);
 8001ce6:	f107 020d 	add.w	r2, r7, #13
 8001cea:	2301      	movs	r3, #1
 8001cec:	2102      	movs	r1, #2
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff fed8 	bl	8001aa4 <MCP3462_WriteReg>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MCP3462_ConfigSimple+0x7e>
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	e055      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* CONFIG2: BOOST=1x, gain, AZ_MUX=1 for lower offset/noise */
    // CONFIG2: BOOST=1x, gain, AZ_MUX=0 (for bring-up), RESERVED=11
    uint8_t cfg2 = (0x0u << MCP3462_CONFIG2_BOOST_SHIFT)
                 | ((uint8_t)gain << MCP3462_CONFIG2_GAIN_SHIFT)
 8001d02:	78bb      	ldrb	r3, [r7, #2]
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	b2db      	uxtb	r3, r3
                 | (1u << MCP3462_CONFIG2_AZ_MUX_BIT)
                 | 0x03;  // RESERVED bits [1:0] must be '11'
 8001d08:	f043 0307 	orr.w	r3, r3, #7
 8001d0c:	b2db      	uxtb	r3, r3
    uint8_t cfg2 = (0x0u << MCP3462_CONFIG2_BOOST_SHIFT)
 8001d0e:	733b      	strb	r3, [r7, #12]
    st = MCP3462_WriteReg(dev, MCP3462_REG_CONFIG2, &cfg2, 1);
 8001d10:	f107 020c 	add.w	r2, r7, #12
 8001d14:	2301      	movs	r3, #1
 8001d16:	2103      	movs	r1, #3
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff fec3 	bl	8001aa4 <MCP3462_WriteReg>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MCP3462_ConfigSimple+0xa8>
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	e040      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* CONFIG3: conversion mode + data format, CRC off by default */
    uint8_t cfg3 = ((uint8_t)mode << MCP3462_CONFIG3_CONVMODE_SHIFT) | ((uint8_t)fmt << MCP3462_CONFIG3_DATAFMT_SHIFT);
 8001d2c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001d30:	019b      	lsls	r3, r3, #6
 8001d32:	b25a      	sxtb	r2, r3
 8001d34:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001d38:	011b      	lsls	r3, r3, #4
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	b25b      	sxtb	r3, r3
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	72fb      	strb	r3, [r7, #11]
    st = MCP3462_WriteReg(dev, MCP3462_REG_CONFIG3, &cfg3, 1);
 8001d44:	f107 020b 	add.w	r2, r7, #11
 8001d48:	2301      	movs	r3, #1
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff fea9 	bl	8001aa4 <MCP3462_WriteReg>
 8001d52:	4603      	mov	r3, r0
 8001d54:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MCP3462_ConfigSimple+0xdc>
 8001d5c:	7bfb      	ldrb	r3, [r7, #15]
 8001d5e:	e026      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* MUX: VIN+ / VIN- */
    uint8_t mux = (uint8_t)((vinp & 0xF) << 4) | (uint8_t)(vinn & 0xF);
 8001d60:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	b25a      	sxtb	r2, r3
 8001d68:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	4313      	orrs	r3, r2
 8001d74:	b25b      	sxtb	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	72bb      	strb	r3, [r7, #10]
    st = MCP3462_WriteReg(dev, MCP3462_REG_MUX, &mux, 1);
 8001d7a:	f107 020a 	add.w	r2, r7, #10
 8001d7e:	2301      	movs	r3, #1
 8001d80:	2106      	movs	r1, #6
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff fe8e 	bl	8001aa4 <MCP3462_WriteReg>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MCP3462_ConfigSimple+0x112>
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	e00b      	b.n	8001dae <MCP3462_ConfigSimple+0x12a>

    /* Clear any latched IRQ flags */
    uint8_t irq;
    MCP3462_ReadReg(dev, MCP3462_REG_IRQ, &irq, 1);
 8001d96:	f107 0209 	add.w	r2, r7, #9
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	2105      	movs	r1, #5
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff feca 	bl	8001b38 <MCP3462_ReadReg>

    /* Start conversions */
    return MCP3462_FastCommand(dev, MCP3462_FC_CONV_START);
 8001da4:	210a      	movs	r1, #10
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fe4a 	bl	8001a40 <MCP3462_FastCommand>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	0800a1c4 	.word	0x0800a1c4

08001dbc <MCP3462_ReadData16_INC>:

HAL_StatusTypeDef MCP3462_ReadData16_INC(MCP3462_Handle *dev, int16_t *out)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af02      	add	r7, sp, #8
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
    if (!dev || !out) return HAL_ERROR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d002      	beq.n	8001dd2 <MCP3462_ReadData16_INC+0x16>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <MCP3462_ReadData16_INC+0x1a>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e05e      	b.n	8001e94 <MCP3462_ReadData16_INC+0xd8>

    uint8_t cmd = (uint8_t)(((dev->dev_addr & 0x3) << 6)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	7c9b      	ldrb	r3, [r3, #18]
                   | ((MCP3462_REG_ADCDATA & 0xF) << 2)
                   | MCP3462_CMDTYPE_INC_RD);
 8001dda:	b25b      	sxtb	r3, r3
 8001ddc:	019b      	lsls	r3, r3, #6
 8001dde:	b25b      	sxtb	r3, r3
 8001de0:	f043 0303 	orr.w	r3, r3, #3
 8001de4:	b25b      	sxtb	r3, r3
    uint8_t cmd = (uint8_t)(((dev->dev_addr & 0x3) << 6)
 8001de6:	75bb      	strb	r3, [r7, #22]

    uint8_t rx[3] = {0};
 8001de8:	f107 0310 	add.w	r3, r7, #16
 8001dec:	2100      	movs	r1, #0
 8001dee:	460a      	mov	r2, r1
 8001df0:	801a      	strh	r2, [r3, #0]
 8001df2:	460a      	mov	r2, r1
 8001df4:	709a      	strb	r2, [r3, #2]
    uint8_t tx0 = cmd;
 8001df6:	7dbb      	ldrb	r3, [r7, #22]
 8001df8:	73fb      	strb	r3, [r7, #15]

    CS_LOW(dev);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6858      	ldr	r0, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	891b      	ldrh	r3, [r3, #8]
 8001e02:	2200      	movs	r2, #0
 8001e04:	4619      	mov	r1, r3
 8001e06:	f001 fabb 	bl	8003380 <HAL_GPIO_WritePin>
    // Byte 0: send command, receive STATUS
    HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(dev->hspi, &tx0, &rx[0], 1, HAL_MAX_DELAY);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	f107 0210 	add.w	r2, r7, #16
 8001e12:	f107 010f 	add.w	r1, r7, #15
 8001e16:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	f003 fa2f 	bl	8005280 <HAL_SPI_TransmitReceive>
 8001e22:	4603      	mov	r3, r0
 8001e24:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK) {
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10b      	bne.n	8001e44 <MCP3462_ReadData16_INC+0x88>
        // Bytes 12: the 16-bit data (MSB then LSB)
        st = HAL_SPI_Receive(dev->hspi, &rx[1], 2, HAL_MAX_DELAY);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6818      	ldr	r0, [r3, #0]
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	1c59      	adds	r1, r3, #1
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3a:	2202      	movs	r2, #2
 8001e3c:	f003 f8e8 	bl	8005010 <HAL_SPI_Receive>
 8001e40:	4603      	mov	r3, r0
 8001e42:	75fb      	strb	r3, [r7, #23]
    }
    CS_HIGH(dev);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6858      	ldr	r0, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	891b      	ldrh	r3, [r3, #8]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f001 fa96 	bl	8003380 <HAL_GPIO_WritePin>
    if (st != HAL_OK) return st;
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MCP3462_ReadData16_INC+0xa2>
 8001e5a:	7dfb      	ldrb	r3, [r7, #23]
 8001e5c:	e01a      	b.n	8001e94 <MCP3462_ReadData16_INC+0xd8>

    // DRDY mirror is bit6 (0 = ready)
    bool ready = ((rx[0] & 0x40u) == 0u);
 8001e5e:	7c3b      	ldrb	r3, [r7, #16]
 8001e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	bf0c      	ite	eq
 8001e68:	2301      	moveq	r3, #1
 8001e6a:	2300      	movne	r3, #0
 8001e6c:	757b      	strb	r3, [r7, #21]
    if (!ready) return HAL_BUSY;
 8001e6e:	7d7b      	ldrb	r3, [r7, #21]
 8001e70:	f083 0301 	eor.w	r3, r3, #1
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MCP3462_ReadData16_INC+0xc2>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e00a      	b.n	8001e94 <MCP3462_ReadData16_INC+0xd8>

    *out = (uint16_t)((rx[1] << 8) | rx[2]);
 8001e7e:	7c7b      	ldrb	r3, [r7, #17]
 8001e80:	b21b      	sxth	r3, r3
 8001e82:	021b      	lsls	r3, r3, #8
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	7cbb      	ldrb	r3, [r7, #18]
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	b21a      	sxth	r2, r3
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <MCP3462_DumpRegs>:
    CS_HIGH(dev);
    /* DR bit is 0 when data is ready */
    return (status & 0x80u) == 0u;
}

HAL_StatusTypeDef MCP3462_DumpRegs(MCP3462_Handle *dev, uint8_t *buf, uint8_t buflen) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	71fb      	strb	r3, [r7, #7]
    if (!buf || buflen < 8) return HAL_ERROR;
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <MCP3462_DumpRegs+0x1a>
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	2b07      	cmp	r3, #7
 8001eb4:	d801      	bhi.n	8001eba <MCP3462_DumpRegs+0x1e>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e0ad      	b.n	8002016 <MCP3462_DumpRegs+0x17a>
    uint8_t off = 0; uint8_t v;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	75fb      	strb	r3, [r7, #23]
    
    printf("MCP3462 Register Dump:\r\n");
 8001ebe:	4858      	ldr	r0, [pc, #352]	@ (8002020 <MCP3462_DumpRegs+0x184>)
 8001ec0:	f006 f976 	bl	80081b0 <puts>
    printf("=====================\r\n");
 8001ec4:	4857      	ldr	r0, [pc, #348]	@ (8002024 <MCP3462_DumpRegs+0x188>)
 8001ec6:	f006 f973 	bl	80081b0 <puts>
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_CONFIG0, &v, 1) == HAL_OK) {
 8001eca:	f107 0216 	add.w	r2, r7, #22
 8001ece:	2301      	movs	r3, #1
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f7ff fe30 	bl	8001b38 <MCP3462_ReadReg>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <MCP3462_DumpRegs+0x5e>
        buf[off++] = v;
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	75fa      	strb	r2, [r7, #23]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	4413      	add	r3, r2
 8001eea:	7dba      	ldrb	r2, [r7, #22]
 8001eec:	701a      	strb	r2, [r3, #0]
        printf("CONFIG0: 0x%02X\r\n", v);
 8001eee:	7dbb      	ldrb	r3, [r7, #22]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	484d      	ldr	r0, [pc, #308]	@ (8002028 <MCP3462_DumpRegs+0x18c>)
 8001ef4:	f006 f8f4 	bl	80080e0 <iprintf>
 8001ef8:	e002      	b.n	8001f00 <MCP3462_DumpRegs+0x64>
    } else {
        printf("CONFIG0: READ FAILED\r\n");
 8001efa:	484c      	ldr	r0, [pc, #304]	@ (800202c <MCP3462_DumpRegs+0x190>)
 8001efc:	f006 f958 	bl	80081b0 <puts>
    }
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_CONFIG1, &v, 1) == HAL_OK) {
 8001f00:	f107 0216 	add.w	r2, r7, #22
 8001f04:	2301      	movs	r3, #1
 8001f06:	2102      	movs	r1, #2
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f7ff fe15 	bl	8001b38 <MCP3462_ReadReg>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d10d      	bne.n	8001f30 <MCP3462_DumpRegs+0x94>
        buf[off++] = v;
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	1c5a      	adds	r2, r3, #1
 8001f18:	75fa      	strb	r2, [r7, #23]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	4413      	add	r3, r2
 8001f20:	7dba      	ldrb	r2, [r7, #22]
 8001f22:	701a      	strb	r2, [r3, #0]
        printf("CONFIG1: 0x%02X\r\n", v);
 8001f24:	7dbb      	ldrb	r3, [r7, #22]
 8001f26:	4619      	mov	r1, r3
 8001f28:	4841      	ldr	r0, [pc, #260]	@ (8002030 <MCP3462_DumpRegs+0x194>)
 8001f2a:	f006 f8d9 	bl	80080e0 <iprintf>
 8001f2e:	e002      	b.n	8001f36 <MCP3462_DumpRegs+0x9a>
    } else {
        printf("CONFIG1: READ FAILED\r\n");
 8001f30:	4840      	ldr	r0, [pc, #256]	@ (8002034 <MCP3462_DumpRegs+0x198>)
 8001f32:	f006 f93d 	bl	80081b0 <puts>
    }
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_CONFIG2, &v, 1) == HAL_OK) {
 8001f36:	f107 0216 	add.w	r2, r7, #22
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	2103      	movs	r1, #3
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f7ff fdfa 	bl	8001b38 <MCP3462_ReadReg>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10d      	bne.n	8001f66 <MCP3462_DumpRegs+0xca>
        buf[off++] = v;
 8001f4a:	7dfb      	ldrb	r3, [r7, #23]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	75fa      	strb	r2, [r7, #23]
 8001f50:	461a      	mov	r2, r3
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	4413      	add	r3, r2
 8001f56:	7dba      	ldrb	r2, [r7, #22]
 8001f58:	701a      	strb	r2, [r3, #0]
        printf("CONFIG2: 0x%02X\r\n", v);
 8001f5a:	7dbb      	ldrb	r3, [r7, #22]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4836      	ldr	r0, [pc, #216]	@ (8002038 <MCP3462_DumpRegs+0x19c>)
 8001f60:	f006 f8be 	bl	80080e0 <iprintf>
 8001f64:	e002      	b.n	8001f6c <MCP3462_DumpRegs+0xd0>
    } else {
        printf("CONFIG2: READ FAILED\r\n");
 8001f66:	4835      	ldr	r0, [pc, #212]	@ (800203c <MCP3462_DumpRegs+0x1a0>)
 8001f68:	f006 f922 	bl	80081b0 <puts>
    }
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_CONFIG3, &v, 1) == HAL_OK) {
 8001f6c:	f107 0216 	add.w	r2, r7, #22
 8001f70:	2301      	movs	r3, #1
 8001f72:	2104      	movs	r1, #4
 8001f74:	68f8      	ldr	r0, [r7, #12]
 8001f76:	f7ff fddf 	bl	8001b38 <MCP3462_ReadReg>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10d      	bne.n	8001f9c <MCP3462_DumpRegs+0x100>
        buf[off++] = v;
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	75fa      	strb	r2, [r7, #23]
 8001f86:	461a      	mov	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	7dba      	ldrb	r2, [r7, #22]
 8001f8e:	701a      	strb	r2, [r3, #0]
        printf("CONFIG3: 0x%02X\r\n", v);
 8001f90:	7dbb      	ldrb	r3, [r7, #22]
 8001f92:	4619      	mov	r1, r3
 8001f94:	482a      	ldr	r0, [pc, #168]	@ (8002040 <MCP3462_DumpRegs+0x1a4>)
 8001f96:	f006 f8a3 	bl	80080e0 <iprintf>
 8001f9a:	e002      	b.n	8001fa2 <MCP3462_DumpRegs+0x106>
    } else {
        printf("CONFIG3: READ FAILED\r\n");
 8001f9c:	4829      	ldr	r0, [pc, #164]	@ (8002044 <MCP3462_DumpRegs+0x1a8>)
 8001f9e:	f006 f907 	bl	80081b0 <puts>
    }
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_MUX, &v, 1) == HAL_OK) {
 8001fa2:	f107 0216 	add.w	r2, r7, #22
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	2106      	movs	r1, #6
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f7ff fdc4 	bl	8001b38 <MCP3462_ReadReg>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10d      	bne.n	8001fd2 <MCP3462_DumpRegs+0x136>
        buf[off++] = v;
 8001fb6:	7dfb      	ldrb	r3, [r7, #23]
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	75fa      	strb	r2, [r7, #23]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	7dba      	ldrb	r2, [r7, #22]
 8001fc4:	701a      	strb	r2, [r3, #0]
        printf("MUX:     0x%02X\r\n", v);
 8001fc6:	7dbb      	ldrb	r3, [r7, #22]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	481f      	ldr	r0, [pc, #124]	@ (8002048 <MCP3462_DumpRegs+0x1ac>)
 8001fcc:	f006 f888 	bl	80080e0 <iprintf>
 8001fd0:	e002      	b.n	8001fd8 <MCP3462_DumpRegs+0x13c>
    } else {
        printf("MUX:     READ FAILED\r\n");
 8001fd2:	481e      	ldr	r0, [pc, #120]	@ (800204c <MCP3462_DumpRegs+0x1b0>)
 8001fd4:	f006 f8ec 	bl	80081b0 <puts>
    }
    
    if (MCP3462_ReadReg(dev, MCP3462_REG_IRQ, &v, 1) == HAL_OK) {
 8001fd8:	f107 0216 	add.w	r2, r7, #22
 8001fdc:	2301      	movs	r3, #1
 8001fde:	2105      	movs	r1, #5
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff fda9 	bl	8001b38 <MCP3462_ReadReg>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d10d      	bne.n	8002008 <MCP3462_DumpRegs+0x16c>
        buf[off++] = v;
 8001fec:	7dfb      	ldrb	r3, [r7, #23]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	75fa      	strb	r2, [r7, #23]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	7dba      	ldrb	r2, [r7, #22]
 8001ffa:	701a      	strb	r2, [r3, #0]
        printf("IRQ:     0x%02X\r\n", v);
 8001ffc:	7dbb      	ldrb	r3, [r7, #22]
 8001ffe:	4619      	mov	r1, r3
 8002000:	4813      	ldr	r0, [pc, #76]	@ (8002050 <MCP3462_DumpRegs+0x1b4>)
 8002002:	f006 f86d 	bl	80080e0 <iprintf>
 8002006:	e002      	b.n	800200e <MCP3462_DumpRegs+0x172>
    } else {
        printf("IRQ:     READ FAILED\r\n");
 8002008:	4812      	ldr	r0, [pc, #72]	@ (8002054 <MCP3462_DumpRegs+0x1b8>)
 800200a:	f006 f8d1 	bl	80081b0 <puts>
    }
    
    printf("=====================\r\n");
 800200e:	4805      	ldr	r0, [pc, #20]	@ (8002024 <MCP3462_DumpRegs+0x188>)
 8002010:	f006 f8ce 	bl	80081b0 <puts>
    return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	0800a1d8 	.word	0x0800a1d8
 8002024:	0800a1f0 	.word	0x0800a1f0
 8002028:	0800a208 	.word	0x0800a208
 800202c:	0800a21c 	.word	0x0800a21c
 8002030:	0800a234 	.word	0x0800a234
 8002034:	0800a248 	.word	0x0800a248
 8002038:	0800a260 	.word	0x0800a260
 800203c:	0800a274 	.word	0x0800a274
 8002040:	0800a28c 	.word	0x0800a28c
 8002044:	0800a2a0 	.word	0x0800a2a0
 8002048:	0800a2b8 	.word	0x0800a2b8
 800204c:	0800a2cc 	.word	0x0800a2cc
 8002050:	0800a2e4 	.word	0x0800a2e4
 8002054:	0800a2f8 	.word	0x0800a2f8

08002058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205e:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <HAL_MspInit+0x44>)
 8002060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002062:	4a0e      	ldr	r2, [pc, #56]	@ (800209c <HAL_MspInit+0x44>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6613      	str	r3, [r2, #96]	@ 0x60
 800206a:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <HAL_MspInit+0x44>)
 800206c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	607b      	str	r3, [r7, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	4b09      	ldr	r3, [pc, #36]	@ (800209c <HAL_MspInit+0x44>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	4a08      	ldr	r2, [pc, #32]	@ (800209c <HAL_MspInit+0x44>)
 800207c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002080:	6593      	str	r3, [r2, #88]	@ 0x58
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <HAL_MspInit+0x44>)
 8002084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000

080020a0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a0a      	ldr	r2, [pc, #40]	@ (80020d8 <HAL_CRC_MspInit+0x38>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d10b      	bne.n	80020ca <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80020b2:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_CRC_MspInit+0x3c>)
 80020b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020b6:	4a09      	ldr	r2, [pc, #36]	@ (80020dc <HAL_CRC_MspInit+0x3c>)
 80020b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80020be:	4b07      	ldr	r3, [pc, #28]	@ (80020dc <HAL_CRC_MspInit+0x3c>)
 80020c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40023000 	.word	0x40023000
 80020dc:	40021000 	.word	0x40021000

080020e0 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b0a6      	sub	sp, #152	@ 0x98
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e8:	f107 0310 	add.w	r3, r7, #16
 80020ec:	2288      	movs	r2, #136	@ 0x88
 80020ee:	2100      	movs	r1, #0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f006 f93d 	bl	8008370 <memset>
  if(hrng->Instance==RNG)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a12      	ldr	r2, [pc, #72]	@ (8002144 <HAL_RNG_MspInit+0x64>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d11c      	bne.n	800213a <HAL_RNG_MspInit+0x5a>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8002100:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002104:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 8002106:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800210a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800210e:	f107 0310 	add.w	r3, r7, #16
 8002112:	4618      	mov	r0, r3
 8002114:	f002 f840 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 800211e:	f7ff fc4f 	bl	80019c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002122:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_RNG_MspInit+0x68>)
 8002124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002126:	4a08      	ldr	r2, [pc, #32]	@ (8002148 <HAL_RNG_MspInit+0x68>)
 8002128:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800212c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212e:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_RNG_MspInit+0x68>)
 8002130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002132:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 800213a:	bf00      	nop
 800213c:	3798      	adds	r7, #152	@ 0x98
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	50060800 	.word	0x50060800
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a1b      	ldr	r2, [pc, #108]	@ (80021d8 <HAL_SPI_MspInit+0x8c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d12f      	bne.n	80021ce <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800216e:	4b1b      	ldr	r3, [pc, #108]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 8002170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002172:	4a1a      	ldr	r2, [pc, #104]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 8002174:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002178:	6613      	str	r3, [r2, #96]	@ 0x60
 800217a:	4b18      	ldr	r3, [pc, #96]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 800217c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218a:	4a14      	ldr	r2, [pc, #80]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 800218c:	f043 0302 	orr.w	r3, r3, #2
 8002190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002192:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <HAL_SPI_MspInit+0x90>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800219e:	2338      	movs	r3, #56	@ 0x38
 80021a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021ae:	2305      	movs	r3, #5
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	4619      	mov	r1, r3
 80021b8:	4809      	ldr	r0, [pc, #36]	@ (80021e0 <HAL_SPI_MspInit+0x94>)
 80021ba:	f000 ff37 	bl	800302c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80021be:	2200      	movs	r2, #0
 80021c0:	2100      	movs	r1, #0
 80021c2:	2023      	movs	r0, #35	@ 0x23
 80021c4:	f000 fba0 	bl	8002908 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80021c8:	2023      	movs	r0, #35	@ 0x23
 80021ca:	f000 fbb9 	bl	8002940 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	@ 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40013000 	.word	0x40013000
 80021dc:	40021000 	.word	0x40021000
 80021e0:	48000400 	.word	0x48000400

080021e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b0ac      	sub	sp, #176	@ 0xb0
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2288      	movs	r2, #136	@ 0x88
 8002202:	2100      	movs	r1, #0
 8002204:	4618      	mov	r0, r3
 8002206:	f006 f8b3 	bl	8008370 <memset>
  if(huart->Instance==USART2)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a4f      	ldr	r2, [pc, #316]	@ (800234c <HAL_UART_MspInit+0x168>)
 8002210:	4293      	cmp	r3, r2
 8002212:	f040 8096 	bne.w	8002342 <HAL_UART_MspInit+0x15e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002216:	2302      	movs	r3, #2
 8002218:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800221a:	2300      	movs	r3, #0
 800221c:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4618      	mov	r0, r3
 8002224:	f001 ffb8 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800222e:	f7ff fbc7 	bl	80019c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002232:	4b47      	ldr	r3, [pc, #284]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 8002234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002236:	4a46      	ldr	r2, [pc, #280]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 8002238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800223c:	6593      	str	r3, [r2, #88]	@ 0x58
 800223e:	4b44      	ldr	r3, [pc, #272]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 8002240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224a:	4b41      	ldr	r3, [pc, #260]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 800224c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224e:	4a40      	ldr	r2, [pc, #256]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002256:	4b3e      	ldr	r3, [pc, #248]	@ (8002350 <HAL_UART_MspInit+0x16c>)
 8002258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002262:	230c      	movs	r3, #12
 8002264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002274:	2303      	movs	r3, #3
 8002276:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800227a:	2307      	movs	r3, #7
 800227c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002280:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002284:	4619      	mov	r1, r3
 8002286:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800228a:	f000 fecf 	bl	800302c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800228e:	4b31      	ldr	r3, [pc, #196]	@ (8002354 <HAL_UART_MspInit+0x170>)
 8002290:	4a31      	ldr	r2, [pc, #196]	@ (8002358 <HAL_UART_MspInit+0x174>)
 8002292:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002294:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <HAL_UART_MspInit+0x170>)
 8002296:	2202      	movs	r2, #2
 8002298:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229a:	4b2e      	ldr	r3, [pc, #184]	@ (8002354 <HAL_UART_MspInit+0x170>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022a8:	2280      	movs	r2, #128	@ 0x80
 80022aa:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ac:	4b29      	ldr	r3, [pc, #164]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b2:	4b28      	ldr	r3, [pc, #160]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022b8:	4b26      	ldr	r3, [pc, #152]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022be:	4b25      	ldr	r3, [pc, #148]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022c4:	4823      	ldr	r0, [pc, #140]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022c6:	f000 fc3b 	bl	8002b40 <HAL_DMA_Init>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80022d0:	f7ff fb76 	bl	80019c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80022da:	4a1e      	ldr	r2, [pc, #120]	@ (8002354 <HAL_UART_MspInit+0x170>)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80022e0:	4b1e      	ldr	r3, [pc, #120]	@ (800235c <HAL_UART_MspInit+0x178>)
 80022e2:	4a1f      	ldr	r2, [pc, #124]	@ (8002360 <HAL_UART_MspInit+0x17c>)
 80022e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80022e6:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <HAL_UART_MspInit+0x178>)
 80022e8:	2202      	movs	r2, #2
 80022ea:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ec:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <HAL_UART_MspInit+0x178>)
 80022ee:	2210      	movs	r2, #16
 80022f0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022f2:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <HAL_UART_MspInit+0x178>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022f8:	4b18      	ldr	r3, [pc, #96]	@ (800235c <HAL_UART_MspInit+0x178>)
 80022fa:	2280      	movs	r2, #128	@ 0x80
 80022fc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022fe:	4b17      	ldr	r3, [pc, #92]	@ (800235c <HAL_UART_MspInit+0x178>)
 8002300:	2200      	movs	r2, #0
 8002302:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002304:	4b15      	ldr	r3, [pc, #84]	@ (800235c <HAL_UART_MspInit+0x178>)
 8002306:	2200      	movs	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800230a:	4b14      	ldr	r3, [pc, #80]	@ (800235c <HAL_UART_MspInit+0x178>)
 800230c:	2200      	movs	r2, #0
 800230e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002310:	4b12      	ldr	r3, [pc, #72]	@ (800235c <HAL_UART_MspInit+0x178>)
 8002312:	2200      	movs	r2, #0
 8002314:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002316:	4811      	ldr	r0, [pc, #68]	@ (800235c <HAL_UART_MspInit+0x178>)
 8002318:	f000 fc12 	bl	8002b40 <HAL_DMA_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002322:	f7ff fb4d 	bl	80019c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a0c      	ldr	r2, [pc, #48]	@ (800235c <HAL_UART_MspInit+0x178>)
 800232a:	671a      	str	r2, [r3, #112]	@ 0x70
 800232c:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <HAL_UART_MspInit+0x178>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2100      	movs	r1, #0
 8002336:	2026      	movs	r0, #38	@ 0x26
 8002338:	f000 fae6 	bl	8002908 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800233c:	2026      	movs	r0, #38	@ 0x26
 800233e:	f000 faff 	bl	8002940 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002342:	bf00      	nop
 8002344:	37b0      	adds	r7, #176	@ 0xb0
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40004400 	.word	0x40004400
 8002350:	40021000 	.word	0x40021000
 8002354:	20000734 	.word	0x20000734
 8002358:	4002006c 	.word	0x4002006c
 800235c:	2000077c 	.word	0x2000077c
 8002360:	40020080 	.word	0x40020080

08002364 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	@ 0x30
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8002372:	4b2e      	ldr	r3, [pc, #184]	@ (800242c <HAL_InitTick+0xc8>)
 8002374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002376:	4a2d      	ldr	r2, [pc, #180]	@ (800242c <HAL_InitTick+0xc8>)
 8002378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800237c:	6613      	str	r3, [r2, #96]	@ 0x60
 800237e:	4b2b      	ldr	r3, [pc, #172]	@ (800242c <HAL_InitTick+0xc8>)
 8002380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002382:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800238a:	f107 020c 	add.w	r2, r7, #12
 800238e:	f107 0310 	add.w	r3, r7, #16
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f001 fe6d 	bl	8004074 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800239a:	f001 fe55 	bl	8004048 <HAL_RCC_GetPCLK2Freq>
 800239e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a2:	4a23      	ldr	r2, [pc, #140]	@ (8002430 <HAL_InitTick+0xcc>)
 80023a4:	fba2 2303 	umull	r2, r3, r2, r3
 80023a8:	0c9b      	lsrs	r3, r3, #18
 80023aa:	3b01      	subs	r3, #1
 80023ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80023ae:	4b21      	ldr	r3, [pc, #132]	@ (8002434 <HAL_InitTick+0xd0>)
 80023b0:	4a21      	ldr	r2, [pc, #132]	@ (8002438 <HAL_InitTick+0xd4>)
 80023b2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80023b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <HAL_InitTick+0xd0>)
 80023b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023ba:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80023bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002434 <HAL_InitTick+0xd0>)
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80023c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002434 <HAL_InitTick+0xd0>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <HAL_InitTick+0xd0>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ce:	4b19      	ldr	r3, [pc, #100]	@ (8002434 <HAL_InitTick+0xd0>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 80023d4:	4817      	ldr	r0, [pc, #92]	@ (8002434 <HAL_InitTick+0xd0>)
 80023d6:	f003 fc4f 	bl	8005c78 <HAL_TIM_Base_Init>
 80023da:	4603      	mov	r3, r0
 80023dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80023e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d11b      	bne.n	8002420 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80023e8:	4812      	ldr	r0, [pc, #72]	@ (8002434 <HAL_InitTick+0xd0>)
 80023ea:	f003 fca7 	bl	8005d3c <HAL_TIM_Base_Start_IT>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80023f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d111      	bne.n	8002420 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80023fc:	201a      	movs	r0, #26
 80023fe:	f000 fa9f 	bl	8002940 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b0f      	cmp	r3, #15
 8002406:	d808      	bhi.n	800241a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8002408:	2200      	movs	r2, #0
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	201a      	movs	r0, #26
 800240e:	f000 fa7b 	bl	8002908 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002412:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <HAL_InitTick+0xd8>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	e002      	b.n	8002420 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002420:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002424:	4618      	mov	r0, r3
 8002426:	3730      	adds	r7, #48	@ 0x30
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40021000 	.word	0x40021000
 8002430:	431bde83 	.word	0x431bde83
 8002434:	200007c4 	.word	0x200007c4
 8002438:	40014800 	.word	0x40014800
 800243c:	20000004 	.word	0x20000004

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <NMI_Handler+0x4>

08002448 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <HardFault_Handler+0x4>

08002450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <MemManage_Handler+0x4>

08002458 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <BusFault_Handler+0x4>

08002460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <UsageFault_Handler+0x4>

08002468 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <DMA1_Channel6_IRQHandler+0x10>)
 80024a6:	f000 fce2 	bl	8002e6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20000734 	.word	0x20000734

080024b4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80024b8:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <DMA1_Channel7_IRQHandler+0x10>)
 80024ba:	f000 fcd8 	bl	8002e6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	2000077c 	.word	0x2000077c

080024c8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80024ce:	f003 fca5 	bl	8005e1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200007c4 	.word	0x200007c4

080024dc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80024e0:	4802      	ldr	r0, [pc, #8]	@ (80024ec <SPI1_IRQHandler+0x10>)
 80024e2:	f003 f8ed 	bl	80056c0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000648 	.word	0x20000648

080024f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <USART2_IRQHandler+0x10>)
 80024f6:	f003 ffd9 	bl	80064ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	200006ac 	.word	0x200006ac

08002504 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return 1;
 8002508:	2301      	movs	r3, #1
}
 800250a:	4618      	mov	r0, r3
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <_kill>:

int _kill(int pid, int sig)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800251e:	f005 ff79 	bl	8008414 <__errno>
 8002522:	4603      	mov	r3, r0
 8002524:	2216      	movs	r2, #22
 8002526:	601a      	str	r2, [r3, #0]
  return -1;
 8002528:	f04f 33ff 	mov.w	r3, #4294967295
}
 800252c:	4618      	mov	r0, r3
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <_exit>:

void _exit (int status)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800253c:	f04f 31ff 	mov.w	r1, #4294967295
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7ff ffe7 	bl	8002514 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002546:	bf00      	nop
 8002548:	e7fd      	b.n	8002546 <_exit+0x12>

0800254a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b086      	sub	sp, #24
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	e00a      	b.n	8002572 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800255c:	f3af 8000 	nop.w
 8002560:	4601      	mov	r1, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	60ba      	str	r2, [r7, #8]
 8002568:	b2ca      	uxtb	r2, r1
 800256a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	3301      	adds	r3, #1
 8002570:	617b      	str	r3, [r7, #20]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	429a      	cmp	r2, r3
 8002578:	dbf0      	blt.n	800255c <_read+0x12>
  }

  return len;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025ac:	605a      	str	r2, [r3, #4]
  return 0;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_isatty>:

int _isatty(int file)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025c4:	2301      	movs	r3, #1
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f4:	4a14      	ldr	r2, [pc, #80]	@ (8002648 <_sbrk+0x5c>)
 80025f6:	4b15      	ldr	r3, [pc, #84]	@ (800264c <_sbrk+0x60>)
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002600:	4b13      	ldr	r3, [pc, #76]	@ (8002650 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d102      	bne.n	800260e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002608:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <_sbrk+0x64>)
 800260a:	4a12      	ldr	r2, [pc, #72]	@ (8002654 <_sbrk+0x68>)
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	429a      	cmp	r2, r3
 800261a:	d207      	bcs.n	800262c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800261c:	f005 fefa 	bl	8008414 <__errno>
 8002620:	4603      	mov	r3, r0
 8002622:	220c      	movs	r2, #12
 8002624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295
 800262a:	e009      	b.n	8002640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800262c:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002632:	4b07      	ldr	r3, [pc, #28]	@ (8002650 <_sbrk+0x64>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	4a05      	ldr	r2, [pc, #20]	@ (8002650 <_sbrk+0x64>)
 800263c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20018000 	.word	0x20018000
 800264c:	00000400 	.word	0x00000400
 8002650:	20000810 	.word	0x20000810
 8002654:	20000968 	.word	0x20000968

08002658 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800265c:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <SystemInit+0x20>)
 800265e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002662:	4a05      	ldr	r2, [pc, #20]	@ (8002678 <SystemInit+0x20>)
 8002664:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002668:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800267c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002680:	f7ff ffea 	bl	8002658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002684:	480c      	ldr	r0, [pc, #48]	@ (80026b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002686:	490d      	ldr	r1, [pc, #52]	@ (80026bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002688:	4a0d      	ldr	r2, [pc, #52]	@ (80026c0 <LoopForever+0xe>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800268c:	e002      	b.n	8002694 <LoopCopyDataInit>

0800268e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800268e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002692:	3304      	adds	r3, #4

08002694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002698:	d3f9      	bcc.n	800268e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800269a:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800269c:	4c0a      	ldr	r4, [pc, #40]	@ (80026c8 <LoopForever+0x16>)
  movs r3, #0
 800269e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a0:	e001      	b.n	80026a6 <LoopFillZerobss>

080026a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a4:	3204      	adds	r2, #4

080026a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a8:	d3fb      	bcc.n	80026a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026aa:	f005 feb9 	bl	8008420 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ae:	f7fe fea1 	bl	80013f4 <main>

080026b2 <LoopForever>:

LoopForever:
    b LoopForever
 80026b2:	e7fe      	b.n	80026b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80026b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026bc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80026c0:	0800a6dc 	.word	0x0800a6dc
  ldr r2, =_sbss
 80026c4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80026c8:	20000964 	.word	0x20000964

080026cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026cc:	e7fe      	b.n	80026cc <ADC1_2_IRQHandler>
	...

080026d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026da:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <HAL_Init+0x3c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a0b      	ldr	r2, [pc, #44]	@ (800270c <HAL_Init+0x3c>)
 80026e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e6:	2003      	movs	r0, #3
 80026e8:	f000 f903 	bl	80028f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ec:	200f      	movs	r0, #15
 80026ee:	f7ff fe39 	bl	8002364 <HAL_InitTick>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d002      	beq.n	80026fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	71fb      	strb	r3, [r7, #7]
 80026fc:	e001      	b.n	8002702 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026fe:	f7ff fcab 	bl	8002058 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002702:	79fb      	ldrb	r3, [r7, #7]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40022000 	.word	0x40022000

08002710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002714:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_IncTick+0x20>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_IncTick+0x24>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4413      	add	r3, r2
 8002720:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <HAL_IncTick+0x24>)
 8002722:	6013      	str	r3, [r2, #0]
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000008 	.word	0x20000008
 8002734:	20000814 	.word	0x20000814

08002738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return uwTick;
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <HAL_GetTick+0x14>)
 800273e:	681b      	ldr	r3, [r3, #0]
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000814 	.word	0x20000814

08002750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002758:	f7ff ffee 	bl	8002738 <HAL_GetTick>
 800275c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d005      	beq.n	8002776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800276a:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <HAL_Delay+0x44>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002776:	bf00      	nop
 8002778:	f7ff ffde 	bl	8002738 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	429a      	cmp	r2, r3
 8002786:	d8f7      	bhi.n	8002778 <HAL_Delay+0x28>
  {
  }
}
 8002788:	bf00      	nop
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000008 	.word	0x20000008

08002798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a8:	4b0c      	ldr	r3, [pc, #48]	@ (80027dc <__NVIC_SetPriorityGrouping+0x44>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027b4:	4013      	ands	r3, r2
 80027b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ca:	4a04      	ldr	r2, [pc, #16]	@ (80027dc <__NVIC_SetPriorityGrouping+0x44>)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	60d3      	str	r3, [r2, #12]
}
 80027d0:	bf00      	nop
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e4:	4b04      	ldr	r3, [pc, #16]	@ (80027f8 <__NVIC_GetPriorityGrouping+0x18>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	0a1b      	lsrs	r3, r3, #8
 80027ea:	f003 0307 	and.w	r3, r3, #7
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280a:	2b00      	cmp	r3, #0
 800280c:	db0b      	blt.n	8002826 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	f003 021f 	and.w	r2, r3, #31
 8002814:	4907      	ldr	r1, [pc, #28]	@ (8002834 <__NVIC_EnableIRQ+0x38>)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	095b      	lsrs	r3, r3, #5
 800281c:	2001      	movs	r0, #1
 800281e:	fa00 f202 	lsl.w	r2, r0, r2
 8002822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000e100 	.word	0xe000e100

08002838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	6039      	str	r1, [r7, #0]
 8002842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002848:	2b00      	cmp	r3, #0
 800284a:	db0a      	blt.n	8002862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	b2da      	uxtb	r2, r3
 8002850:	490c      	ldr	r1, [pc, #48]	@ (8002884 <__NVIC_SetPriority+0x4c>)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	0112      	lsls	r2, r2, #4
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	440b      	add	r3, r1
 800285c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002860:	e00a      	b.n	8002878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	b2da      	uxtb	r2, r3
 8002866:	4908      	ldr	r1, [pc, #32]	@ (8002888 <__NVIC_SetPriority+0x50>)
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	3b04      	subs	r3, #4
 8002870:	0112      	lsls	r2, r2, #4
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	440b      	add	r3, r1
 8002876:	761a      	strb	r2, [r3, #24]
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	e000e100 	.word	0xe000e100
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800288c:	b480      	push	{r7}
 800288e:	b089      	sub	sp, #36	@ 0x24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f1c3 0307 	rsb	r3, r3, #7
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	bf28      	it	cs
 80028aa:	2304      	movcs	r3, #4
 80028ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3304      	adds	r3, #4
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	d902      	bls.n	80028bc <NVIC_EncodePriority+0x30>
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3b03      	subs	r3, #3
 80028ba:	e000      	b.n	80028be <NVIC_EncodePriority+0x32>
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c0:	f04f 32ff 	mov.w	r2, #4294967295
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	43da      	mvns	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	401a      	ands	r2, r3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d4:	f04f 31ff 	mov.w	r1, #4294967295
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	fa01 f303 	lsl.w	r3, r1, r3
 80028de:	43d9      	mvns	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e4:	4313      	orrs	r3, r2
         );
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3724      	adds	r7, #36	@ 0x24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff ff4c 	bl	8002798 <__NVIC_SetPriorityGrouping>
}
 8002900:	bf00      	nop
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800291a:	f7ff ff61 	bl	80027e0 <__NVIC_GetPriorityGrouping>
 800291e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	68b9      	ldr	r1, [r7, #8]
 8002924:	6978      	ldr	r0, [r7, #20]
 8002926:	f7ff ffb1 	bl	800288c <NVIC_EncodePriority>
 800292a:	4602      	mov	r2, r0
 800292c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff ff80 	bl	8002838 <__NVIC_SetPriority>
}
 8002938:	bf00      	nop
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff ff54 	bl	80027fc <__NVIC_EnableIRQ>
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e054      	b.n	8002a18 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7f5b      	ldrb	r3, [r3, #29]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d105      	bne.n	8002984 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff fb8e 	bl	80020a0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	791b      	ldrb	r3, [r3, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10c      	bne.n	80029ac <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a22      	ldr	r2, [pc, #136]	@ (8002a20 <HAL_CRC_Init+0xc4>)
 8002998:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 0218 	bic.w	r2, r2, #24
 80029a8:	609a      	str	r2, [r3, #8]
 80029aa:	e00c      	b.n	80029c6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6899      	ldr	r1, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	461a      	mov	r2, r3
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f834 	bl	8002a24 <HAL_CRCEx_Polynomial_Set>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e028      	b.n	8002a18 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	795b      	ldrb	r3, [r3, #5]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d105      	bne.n	80029da <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f04f 32ff 	mov.w	r2, #4294967295
 80029d6:	611a      	str	r2, [r3, #16]
 80029d8:	e004      	b.n	80029e4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6912      	ldr	r2, [r2, #16]
 80029e2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695a      	ldr	r2, [r3, #20]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	04c11db7 	.word	0x04c11db7

08002a24 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002a34:	231f      	movs	r3, #31
 8002a36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d102      	bne.n	8002a48 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
 8002a46:	e063      	b.n	8002b10 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002a48:	bf00      	nop
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1e5a      	subs	r2, r3, #1
 8002a4e:	613a      	str	r2, [r7, #16]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d009      	beq.n	8002a68 <HAL_CRCEx_Polynomial_Set+0x44>
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0f0      	beq.n	8002a4a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b18      	cmp	r3, #24
 8002a6c:	d846      	bhi.n	8002afc <HAL_CRCEx_Polynomial_Set+0xd8>
 8002a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a74 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002b03 	.word	0x08002b03
 8002a78:	08002afd 	.word	0x08002afd
 8002a7c:	08002afd 	.word	0x08002afd
 8002a80:	08002afd 	.word	0x08002afd
 8002a84:	08002afd 	.word	0x08002afd
 8002a88:	08002afd 	.word	0x08002afd
 8002a8c:	08002afd 	.word	0x08002afd
 8002a90:	08002afd 	.word	0x08002afd
 8002a94:	08002af1 	.word	0x08002af1
 8002a98:	08002afd 	.word	0x08002afd
 8002a9c:	08002afd 	.word	0x08002afd
 8002aa0:	08002afd 	.word	0x08002afd
 8002aa4:	08002afd 	.word	0x08002afd
 8002aa8:	08002afd 	.word	0x08002afd
 8002aac:	08002afd 	.word	0x08002afd
 8002ab0:	08002afd 	.word	0x08002afd
 8002ab4:	08002ae5 	.word	0x08002ae5
 8002ab8:	08002afd 	.word	0x08002afd
 8002abc:	08002afd 	.word	0x08002afd
 8002ac0:	08002afd 	.word	0x08002afd
 8002ac4:	08002afd 	.word	0x08002afd
 8002ac8:	08002afd 	.word	0x08002afd
 8002acc:	08002afd 	.word	0x08002afd
 8002ad0:	08002afd 	.word	0x08002afd
 8002ad4:	08002ad9 	.word	0x08002ad9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d913      	bls.n	8002b06 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002ae2:	e010      	b.n	8002b06 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	2b07      	cmp	r3, #7
 8002ae8:	d90f      	bls.n	8002b0a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002aee:	e00c      	b.n	8002b0a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	2b0f      	cmp	r3, #15
 8002af4:	d90b      	bls.n	8002b0e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002afa:	e008      	b.n	8002b0e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	75fb      	strb	r3, [r7, #23]
        break;
 8002b00:	e006      	b.n	8002b10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b02:	bf00      	nop
 8002b04:	e004      	b.n	8002b10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b06:	bf00      	nop
 8002b08:	e002      	b.n	8002b10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b0a:	bf00      	nop
 8002b0c:	e000      	b.n	8002b10 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b0e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10d      	bne.n	8002b32 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f023 0118 	bic.w	r1, r3, #24
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	371c      	adds	r7, #28
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e098      	b.n	8002c84 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	461a      	mov	r2, r3
 8002b58:	4b4d      	ldr	r3, [pc, #308]	@ (8002c90 <HAL_DMA_Init+0x150>)
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d80f      	bhi.n	8002b7e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <HAL_DMA_Init+0x154>)
 8002b66:	4413      	add	r3, r2
 8002b68:	4a4b      	ldr	r2, [pc, #300]	@ (8002c98 <HAL_DMA_Init+0x158>)
 8002b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6e:	091b      	lsrs	r3, r3, #4
 8002b70:	009a      	lsls	r2, r3, #2
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a48      	ldr	r2, [pc, #288]	@ (8002c9c <HAL_DMA_Init+0x15c>)
 8002b7a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b7c:	e00e      	b.n	8002b9c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	461a      	mov	r2, r3
 8002b84:	4b46      	ldr	r3, [pc, #280]	@ (8002ca0 <HAL_DMA_Init+0x160>)
 8002b86:	4413      	add	r3, r2
 8002b88:	4a43      	ldr	r2, [pc, #268]	@ (8002c98 <HAL_DMA_Init+0x158>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	091b      	lsrs	r3, r3, #4
 8002b90:	009a      	lsls	r2, r3, #2
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a42      	ldr	r2, [pc, #264]	@ (8002ca4 <HAL_DMA_Init+0x164>)
 8002b9a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bf6:	d039      	beq.n	8002c6c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfc:	4a27      	ldr	r2, [pc, #156]	@ (8002c9c <HAL_DMA_Init+0x15c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d11a      	bne.n	8002c38 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002c02:	4b29      	ldr	r3, [pc, #164]	@ (8002ca8 <HAL_DMA_Init+0x168>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	f003 031c 	and.w	r3, r3, #28
 8002c0e:	210f      	movs	r1, #15
 8002c10:	fa01 f303 	lsl.w	r3, r1, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	4924      	ldr	r1, [pc, #144]	@ (8002ca8 <HAL_DMA_Init+0x168>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002c1c:	4b22      	ldr	r3, [pc, #136]	@ (8002ca8 <HAL_DMA_Init+0x168>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6859      	ldr	r1, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c28:	f003 031c 	and.w	r3, r3, #28
 8002c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c30:	491d      	ldr	r1, [pc, #116]	@ (8002ca8 <HAL_DMA_Init+0x168>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	600b      	str	r3, [r1, #0]
 8002c36:	e019      	b.n	8002c6c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002c38:	4b1c      	ldr	r3, [pc, #112]	@ (8002cac <HAL_DMA_Init+0x16c>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c40:	f003 031c 	and.w	r3, r3, #28
 8002c44:	210f      	movs	r1, #15
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	4917      	ldr	r1, [pc, #92]	@ (8002cac <HAL_DMA_Init+0x16c>)
 8002c4e:	4013      	ands	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002c52:	4b16      	ldr	r3, [pc, #88]	@ (8002cac <HAL_DMA_Init+0x16c>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6859      	ldr	r1, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5e:	f003 031c 	and.w	r3, r3, #28
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	4911      	ldr	r1, [pc, #68]	@ (8002cac <HAL_DMA_Init+0x16c>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	40020407 	.word	0x40020407
 8002c94:	bffdfff8 	.word	0xbffdfff8
 8002c98:	cccccccd 	.word	0xcccccccd
 8002c9c:	40020000 	.word	0x40020000
 8002ca0:	bffdfbf8 	.word	0xbffdfbf8
 8002ca4:	40020400 	.word	0x40020400
 8002ca8:	400200a8 	.word	0x400200a8
 8002cac:	400204a8 	.word	0x400204a8

08002cb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_DMA_Start_IT+0x20>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e04b      	b.n	8002d68 <HAL_DMA_Start_IT+0xb8>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d13a      	bne.n	8002d5a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0201 	bic.w	r2, r2, #1
 8002d00:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f95f 	bl	8002fcc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d008      	beq.n	8002d28 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 020e 	orr.w	r2, r2, #14
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e00f      	b.n	8002d48 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 020a 	orr.w	r2, r2, #10
 8002d46:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	e005      	b.n	8002d66 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d62:	2302      	movs	r3, #2
 8002d64:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d008      	beq.n	8002d9a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e022      	b.n	8002de0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 020e 	bic.w	r2, r2, #14
 8002da8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0201 	bic.w	r2, r2, #1
 8002db8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	f003 021c 	and.w	r2, r3, #28
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dcc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d005      	beq.n	8002e10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2204      	movs	r2, #4
 8002e08:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	73fb      	strb	r3, [r7, #15]
 8002e0e:	e029      	b.n	8002e64 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 020e 	bic.w	r2, r2, #14
 8002e1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e34:	f003 021c 	and.w	r2, r3, #28
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e42:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	4798      	blx	r3
    }
  }
  return status;
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b084      	sub	sp, #16
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	f003 031c 	and.w	r3, r3, #28
 8002e8e:	2204      	movs	r2, #4
 8002e90:	409a      	lsls	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d026      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x7a>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d021      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d107      	bne.n	8002ec2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0204 	bic.w	r2, r2, #4
 8002ec0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec6:	f003 021c 	and.w	r2, r3, #28
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	2104      	movs	r1, #4
 8002ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ed4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d071      	beq.n	8002fc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ee6:	e06c      	b.n	8002fc2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eec:	f003 031c 	and.w	r3, r3, #28
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	409a      	lsls	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d02e      	beq.n	8002f5a <HAL_DMA_IRQHandler+0xec>
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d029      	beq.n	8002f5a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10b      	bne.n	8002f2c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 020a 	bic.w	r2, r2, #10
 8002f22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f30:	f003 021c 	and.w	r2, r3, #28
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	2102      	movs	r1, #2
 8002f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d038      	beq.n	8002fc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002f58:	e033      	b.n	8002fc2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5e:	f003 031c 	and.w	r3, r3, #28
 8002f62:	2208      	movs	r2, #8
 8002f64:	409a      	lsls	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d02a      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0x156>
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d025      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 020e 	bic.w	r2, r2, #14
 8002f86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8c:	f003 021c 	and.w	r2, r3, #28
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d004      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002fc2:	bf00      	nop
 8002fc4:	bf00      	nop
}
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	f003 021c 	and.w	r2, r3, #28
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	d108      	bne.n	8003010 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800300e:	e007      	b.n	8003020 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	60da      	str	r2, [r3, #12]
}
 8003020:	bf00      	nop
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800302c:	b480      	push	{r7}
 800302e:	b087      	sub	sp, #28
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800303a:	e17f      	b.n	800333c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	2101      	movs	r1, #1
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	fa01 f303 	lsl.w	r3, r1, r3
 8003048:	4013      	ands	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 8171 	beq.w	8003336 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b01      	cmp	r3, #1
 800305e:	d005      	beq.n	800306c <HAL_GPIO_Init+0x40>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d130      	bne.n	80030ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	2203      	movs	r2, #3
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	4013      	ands	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030a2:	2201      	movs	r2, #1
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	43db      	mvns	r3, r3
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	4013      	ands	r3, r2
 80030b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	091b      	lsrs	r3, r3, #4
 80030b8:	f003 0201 	and.w	r2, r3, #1
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	d118      	bne.n	800310c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80030e0:	2201      	movs	r2, #1
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	08db      	lsrs	r3, r3, #3
 80030f6:	f003 0201 	and.w	r2, r3, #1
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	2b03      	cmp	r3, #3
 8003116:	d017      	beq.n	8003148 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	2203      	movs	r2, #3
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 0303 	and.w	r3, r3, #3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d123      	bne.n	800319c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	08da      	lsrs	r2, r3, #3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3208      	adds	r2, #8
 800315c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003160:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	220f      	movs	r2, #15
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43db      	mvns	r3, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	691a      	ldr	r2, [r3, #16]
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	08da      	lsrs	r2, r3, #3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3208      	adds	r2, #8
 8003196:	6939      	ldr	r1, [r7, #16]
 8003198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	2203      	movs	r2, #3
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	43db      	mvns	r3, r3
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	4013      	ands	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 0203 	and.w	r2, r3, #3
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 80ac 	beq.w	8003336 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031de:	4b5f      	ldr	r3, [pc, #380]	@ (800335c <HAL_GPIO_Init+0x330>)
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	4a5e      	ldr	r2, [pc, #376]	@ (800335c <HAL_GPIO_Init+0x330>)
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80031ea:	4b5c      	ldr	r3, [pc, #368]	@ (800335c <HAL_GPIO_Init+0x330>)
 80031ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	60bb      	str	r3, [r7, #8]
 80031f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031f6:	4a5a      	ldr	r2, [pc, #360]	@ (8003360 <HAL_GPIO_Init+0x334>)
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	089b      	lsrs	r3, r3, #2
 80031fc:	3302      	adds	r3, #2
 80031fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003202:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	220f      	movs	r2, #15
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	4013      	ands	r3, r2
 8003218:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003220:	d025      	beq.n	800326e <HAL_GPIO_Init+0x242>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4f      	ldr	r2, [pc, #316]	@ (8003364 <HAL_GPIO_Init+0x338>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d01f      	beq.n	800326a <HAL_GPIO_Init+0x23e>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a4e      	ldr	r2, [pc, #312]	@ (8003368 <HAL_GPIO_Init+0x33c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d019      	beq.n	8003266 <HAL_GPIO_Init+0x23a>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a4d      	ldr	r2, [pc, #308]	@ (800336c <HAL_GPIO_Init+0x340>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <HAL_GPIO_Init+0x236>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a4c      	ldr	r2, [pc, #304]	@ (8003370 <HAL_GPIO_Init+0x344>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00d      	beq.n	800325e <HAL_GPIO_Init+0x232>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a4b      	ldr	r2, [pc, #300]	@ (8003374 <HAL_GPIO_Init+0x348>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <HAL_GPIO_Init+0x22e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a4a      	ldr	r2, [pc, #296]	@ (8003378 <HAL_GPIO_Init+0x34c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d101      	bne.n	8003256 <HAL_GPIO_Init+0x22a>
 8003252:	2306      	movs	r3, #6
 8003254:	e00c      	b.n	8003270 <HAL_GPIO_Init+0x244>
 8003256:	2307      	movs	r3, #7
 8003258:	e00a      	b.n	8003270 <HAL_GPIO_Init+0x244>
 800325a:	2305      	movs	r3, #5
 800325c:	e008      	b.n	8003270 <HAL_GPIO_Init+0x244>
 800325e:	2304      	movs	r3, #4
 8003260:	e006      	b.n	8003270 <HAL_GPIO_Init+0x244>
 8003262:	2303      	movs	r3, #3
 8003264:	e004      	b.n	8003270 <HAL_GPIO_Init+0x244>
 8003266:	2302      	movs	r3, #2
 8003268:	e002      	b.n	8003270 <HAL_GPIO_Init+0x244>
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <HAL_GPIO_Init+0x244>
 800326e:	2300      	movs	r3, #0
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	f002 0203 	and.w	r2, r2, #3
 8003276:	0092      	lsls	r2, r2, #2
 8003278:	4093      	lsls	r3, r2
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	4313      	orrs	r3, r2
 800327e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003280:	4937      	ldr	r1, [pc, #220]	@ (8003360 <HAL_GPIO_Init+0x334>)
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	089b      	lsrs	r3, r3, #2
 8003286:	3302      	adds	r3, #2
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800328e:	4b3b      	ldr	r3, [pc, #236]	@ (800337c <HAL_GPIO_Init+0x350>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	43db      	mvns	r3, r3
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4013      	ands	r3, r2
 800329c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032b2:	4a32      	ldr	r2, [pc, #200]	@ (800337c <HAL_GPIO_Init+0x350>)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032b8:	4b30      	ldr	r3, [pc, #192]	@ (800337c <HAL_GPIO_Init+0x350>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032dc:	4a27      	ldr	r2, [pc, #156]	@ (800337c <HAL_GPIO_Init+0x350>)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032e2:	4b26      	ldr	r3, [pc, #152]	@ (800337c <HAL_GPIO_Init+0x350>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003306:	4a1d      	ldr	r2, [pc, #116]	@ (800337c <HAL_GPIO_Init+0x350>)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800330c:	4b1b      	ldr	r3, [pc, #108]	@ (800337c <HAL_GPIO_Init+0x350>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	43db      	mvns	r3, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4013      	ands	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4313      	orrs	r3, r2
 800332e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003330:	4a12      	ldr	r2, [pc, #72]	@ (800337c <HAL_GPIO_Init+0x350>)
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	3301      	adds	r3, #1
 800333a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	fa22 f303 	lsr.w	r3, r2, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	f47f ae78 	bne.w	800303c <HAL_GPIO_Init+0x10>
  }
}
 800334c:	bf00      	nop
 800334e:	bf00      	nop
 8003350:	371c      	adds	r7, #28
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000
 8003360:	40010000 	.word	0x40010000
 8003364:	48000400 	.word	0x48000400
 8003368:	48000800 	.word	0x48000800
 800336c:	48000c00 	.word	0x48000c00
 8003370:	48001000 	.word	0x48001000
 8003374:	48001400 	.word	0x48001400
 8003378:	48001800 	.word	0x48001800
 800337c:	40010400 	.word	0x40010400

08003380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
 800338c:	4613      	mov	r3, r2
 800338e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003390:	787b      	ldrb	r3, [r7, #1]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003396:	887a      	ldrh	r2, [r7, #2]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800339c:	e002      	b.n	80033a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	460b      	mov	r3, r1
 80033ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033c2:	887a      	ldrh	r2, [r7, #2]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4013      	ands	r3, r2
 80033c8:	041a      	lsls	r2, r3, #16
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	43d9      	mvns	r1, r3
 80033ce:	887b      	ldrh	r3, [r7, #2]
 80033d0:	400b      	ands	r3, r1
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	619a      	str	r2, [r3, #24]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a04      	ldr	r2, [pc, #16]	@ (8003400 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f2:	6013      	str	r3, [r2, #0]
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	40007000 	.word	0x40007000

08003404 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003404:	b480      	push	{r7}
 8003406:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003408:	4b04      	ldr	r3, [pc, #16]	@ (800341c <HAL_PWREx_GetVoltageRange+0x18>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40007000 	.word	0x40007000

08003420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800342e:	d130      	bne.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003430:	4b23      	ldr	r3, [pc, #140]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800343c:	d038      	beq.n	80034b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800343e:	4b20      	ldr	r3, [pc, #128]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003446:	4a1e      	ldr	r2, [pc, #120]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003448:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800344c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800344e:	4b1d      	ldr	r3, [pc, #116]	@ (80034c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2232      	movs	r2, #50	@ 0x32
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	4a1b      	ldr	r2, [pc, #108]	@ (80034c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800345a:	fba2 2303 	umull	r2, r3, r2, r3
 800345e:	0c9b      	lsrs	r3, r3, #18
 8003460:	3301      	adds	r3, #1
 8003462:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003464:	e002      	b.n	800346c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	3b01      	subs	r3, #1
 800346a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800346c:	4b14      	ldr	r3, [pc, #80]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003478:	d102      	bne.n	8003480 <HAL_PWREx_ControlVoltageScaling+0x60>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1f2      	bne.n	8003466 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003480:	4b0f      	ldr	r3, [pc, #60]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800348c:	d110      	bne.n	80034b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e00f      	b.n	80034b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003492:	4b0b      	ldr	r3, [pc, #44]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800349a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349e:	d007      	beq.n	80034b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034a0:	4b07      	ldr	r3, [pc, #28]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034a8:	4a05      	ldr	r2, [pc, #20]	@ (80034c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40007000 	.word	0x40007000
 80034c4:	20000000 	.word	0x20000000
 80034c8:	431bde83 	.word	0x431bde83

080034cc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e3ca      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034de:	4b97      	ldr	r3, [pc, #604]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e8:	4b94      	ldr	r3, [pc, #592]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0310 	and.w	r3, r3, #16
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 80e4 	beq.w	80036c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_RCC_OscConfig+0x4a>
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	2b0c      	cmp	r3, #12
 800350a:	f040 808b 	bne.w	8003624 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2b01      	cmp	r3, #1
 8003512:	f040 8087 	bne.w	8003624 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003516:	4b89      	ldr	r3, [pc, #548]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_RCC_OscConfig+0x62>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e3a2      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1a      	ldr	r2, [r3, #32]
 8003532:	4b82      	ldr	r3, [pc, #520]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d004      	beq.n	8003548 <HAL_RCC_OscConfig+0x7c>
 800353e:	4b7f      	ldr	r3, [pc, #508]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003546:	e005      	b.n	8003554 <HAL_RCC_OscConfig+0x88>
 8003548:	4b7c      	ldr	r3, [pc, #496]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800354a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800354e:	091b      	lsrs	r3, r3, #4
 8003550:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003554:	4293      	cmp	r3, r2
 8003556:	d223      	bcs.n	80035a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fdbb 	bl	80040d8 <RCC_SetFlashLatencyFromMSIRange>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d001      	beq.n	800356c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e383      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800356c:	4b73      	ldr	r3, [pc, #460]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a72      	ldr	r2, [pc, #456]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003572:	f043 0308 	orr.w	r3, r3, #8
 8003576:	6013      	str	r3, [r2, #0]
 8003578:	4b70      	ldr	r3, [pc, #448]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	496d      	ldr	r1, [pc, #436]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003586:	4313      	orrs	r3, r2
 8003588:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800358a:	4b6c      	ldr	r3, [pc, #432]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	021b      	lsls	r3, r3, #8
 8003598:	4968      	ldr	r1, [pc, #416]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800359a:	4313      	orrs	r3, r2
 800359c:	604b      	str	r3, [r1, #4]
 800359e:	e025      	b.n	80035ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035a0:	4b66      	ldr	r3, [pc, #408]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a65      	ldr	r2, [pc, #404]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035a6:	f043 0308 	orr.w	r3, r3, #8
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	4b63      	ldr	r3, [pc, #396]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	4960      	ldr	r1, [pc, #384]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035be:	4b5f      	ldr	r3, [pc, #380]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	495b      	ldr	r1, [pc, #364]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d109      	bne.n	80035ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fd7b 	bl	80040d8 <RCC_SetFlashLatencyFromMSIRange>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e343      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035ec:	f000 fc7e 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b52      	ldr	r3, [pc, #328]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	091b      	lsrs	r3, r3, #4
 80035f8:	f003 030f 	and.w	r3, r3, #15
 80035fc:	4950      	ldr	r1, [pc, #320]	@ (8003740 <HAL_RCC_OscConfig+0x274>)
 80035fe:	5ccb      	ldrb	r3, [r1, r3]
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	fa22 f303 	lsr.w	r3, r2, r3
 8003608:	4a4e      	ldr	r2, [pc, #312]	@ (8003744 <HAL_RCC_OscConfig+0x278>)
 800360a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800360c:	4b4e      	ldr	r3, [pc, #312]	@ (8003748 <HAL_RCC_OscConfig+0x27c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4618      	mov	r0, r3
 8003612:	f7fe fea7 	bl	8002364 <HAL_InitTick>
 8003616:	4603      	mov	r3, r0
 8003618:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d052      	beq.n	80036c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	e327      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d032      	beq.n	8003692 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800362c:	4b43      	ldr	r3, [pc, #268]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a42      	ldr	r2, [pc, #264]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003638:	f7ff f87e 	bl	8002738 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003640:	f7ff f87a 	bl	8002738 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e310      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003652:	4b3a      	ldr	r3, [pc, #232]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800365e:	4b37      	ldr	r3, [pc, #220]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a36      	ldr	r2, [pc, #216]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003664:	f043 0308 	orr.w	r3, r3, #8
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	4b34      	ldr	r3, [pc, #208]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	4931      	ldr	r1, [pc, #196]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003678:	4313      	orrs	r3, r2
 800367a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800367c:	4b2f      	ldr	r3, [pc, #188]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	021b      	lsls	r3, r3, #8
 800368a:	492c      	ldr	r1, [pc, #176]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800368c:	4313      	orrs	r3, r2
 800368e:	604b      	str	r3, [r1, #4]
 8003690:	e01a      	b.n	80036c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003692:	4b2a      	ldr	r3, [pc, #168]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a29      	ldr	r2, [pc, #164]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003698:	f023 0301 	bic.w	r3, r3, #1
 800369c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800369e:	f7ff f84b 	bl	8002738 <HAL_GetTick>
 80036a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036a4:	e008      	b.n	80036b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036a6:	f7ff f847 	bl	8002738 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e2dd      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036b8:	4b20      	ldr	r3, [pc, #128]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1f0      	bne.n	80036a6 <HAL_RCC_OscConfig+0x1da>
 80036c4:	e000      	b.n	80036c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d074      	beq.n	80037be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d005      	beq.n	80036e6 <HAL_RCC_OscConfig+0x21a>
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	2b0c      	cmp	r3, #12
 80036de:	d10e      	bne.n	80036fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d10b      	bne.n	80036fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e6:	4b15      	ldr	r3, [pc, #84]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d064      	beq.n	80037bc <HAL_RCC_OscConfig+0x2f0>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d160      	bne.n	80037bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e2ba      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003706:	d106      	bne.n	8003716 <HAL_RCC_OscConfig+0x24a>
 8003708:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a0b      	ldr	r2, [pc, #44]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800370e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	e026      	b.n	8003764 <HAL_RCC_OscConfig+0x298>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800371e:	d115      	bne.n	800374c <HAL_RCC_OscConfig+0x280>
 8003720:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a05      	ldr	r2, [pc, #20]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003726:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800372a:	6013      	str	r3, [r2, #0]
 800372c:	4b03      	ldr	r3, [pc, #12]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a02      	ldr	r2, [pc, #8]	@ (800373c <HAL_RCC_OscConfig+0x270>)
 8003732:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003736:	6013      	str	r3, [r2, #0]
 8003738:	e014      	b.n	8003764 <HAL_RCC_OscConfig+0x298>
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000
 8003740:	0800a310 	.word	0x0800a310
 8003744:	20000000 	.word	0x20000000
 8003748:	20000004 	.word	0x20000004
 800374c:	4ba0      	ldr	r3, [pc, #640]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a9f      	ldr	r2, [pc, #636]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b9d      	ldr	r3, [pc, #628]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a9c      	ldr	r2, [pc, #624]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fe ffe4 	bl	8002738 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003774:	f7fe ffe0 	bl	8002738 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	@ 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e276      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003786:	4b92      	ldr	r3, [pc, #584]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0x2a8>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fe ffd0 	bl	8002738 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fe ffcc 	bl	8002738 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e262      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ae:	4b88      	ldr	r3, [pc, #544]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x2d0>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d060      	beq.n	800388c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d005      	beq.n	80037dc <HAL_RCC_OscConfig+0x310>
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	2b0c      	cmp	r3, #12
 80037d4:	d119      	bne.n	800380a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d116      	bne.n	800380a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037dc:	4b7c      	ldr	r3, [pc, #496]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d005      	beq.n	80037f4 <HAL_RCC_OscConfig+0x328>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e23f      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f4:	4b76      	ldr	r3, [pc, #472]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691b      	ldr	r3, [r3, #16]
 8003800:	061b      	lsls	r3, r3, #24
 8003802:	4973      	ldr	r1, [pc, #460]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003808:	e040      	b.n	800388c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d023      	beq.n	800385a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003812:	4b6f      	ldr	r3, [pc, #444]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a6e      	ldr	r2, [pc, #440]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800381c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381e:	f7fe ff8b 	bl	8002738 <HAL_GetTick>
 8003822:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003824:	e008      	b.n	8003838 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003826:	f7fe ff87 	bl	8002738 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d901      	bls.n	8003838 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e21d      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003838:	4b65      	ldr	r3, [pc, #404]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0f0      	beq.n	8003826 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003844:	4b62      	ldr	r3, [pc, #392]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	691b      	ldr	r3, [r3, #16]
 8003850:	061b      	lsls	r3, r3, #24
 8003852:	495f      	ldr	r1, [pc, #380]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003854:	4313      	orrs	r3, r2
 8003856:	604b      	str	r3, [r1, #4]
 8003858:	e018      	b.n	800388c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800385a:	4b5d      	ldr	r3, [pc, #372]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a5c      	ldr	r2, [pc, #368]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003860:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003866:	f7fe ff67 	bl	8002738 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800386c:	e008      	b.n	8003880 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800386e:	f7fe ff63 	bl	8002738 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e1f9      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003880:	4b53      	ldr	r3, [pc, #332]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f0      	bne.n	800386e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0308 	and.w	r3, r3, #8
 8003894:	2b00      	cmp	r3, #0
 8003896:	d03c      	beq.n	8003912 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d01c      	beq.n	80038da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a0:	4b4b      	ldr	r3, [pc, #300]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80038a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a6:	4a4a      	ldr	r2, [pc, #296]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80038a8:	f043 0301 	orr.w	r3, r3, #1
 80038ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b0:	f7fe ff42 	bl	8002738 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b8:	f7fe ff3e 	bl	8002738 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e1d4      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038ca:	4b41      	ldr	r3, [pc, #260]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80038cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0ef      	beq.n	80038b8 <HAL_RCC_OscConfig+0x3ec>
 80038d8:	e01b      	b.n	8003912 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038da:	4b3d      	ldr	r3, [pc, #244]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80038dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038e0:	4a3b      	ldr	r2, [pc, #236]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80038e2:	f023 0301 	bic.w	r3, r3, #1
 80038e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ea:	f7fe ff25 	bl	8002738 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f2:	f7fe ff21 	bl	8002738 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e1b7      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003904:	4b32      	ldr	r3, [pc, #200]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003906:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1ef      	bne.n	80038f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0304 	and.w	r3, r3, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	f000 80a6 	beq.w	8003a6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003920:	2300      	movs	r3, #0
 8003922:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003924:	4b2a      	ldr	r3, [pc, #168]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10d      	bne.n	800394c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003930:	4b27      	ldr	r3, [pc, #156]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003934:	4a26      	ldr	r2, [pc, #152]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800393a:	6593      	str	r3, [r2, #88]	@ 0x58
 800393c:	4b24      	ldr	r3, [pc, #144]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800393e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003948:	2301      	movs	r3, #1
 800394a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800394c:	4b21      	ldr	r3, [pc, #132]	@ (80039d4 <HAL_RCC_OscConfig+0x508>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003954:	2b00      	cmp	r3, #0
 8003956:	d118      	bne.n	800398a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003958:	4b1e      	ldr	r3, [pc, #120]	@ (80039d4 <HAL_RCC_OscConfig+0x508>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a1d      	ldr	r2, [pc, #116]	@ (80039d4 <HAL_RCC_OscConfig+0x508>)
 800395e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003962:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003964:	f7fe fee8 	bl	8002738 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396c:	f7fe fee4 	bl	8002738 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e17a      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800397e:	4b15      	ldr	r3, [pc, #84]	@ (80039d4 <HAL_RCC_OscConfig+0x508>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d108      	bne.n	80039a4 <HAL_RCC_OscConfig+0x4d8>
 8003992:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 8003994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003998:	4a0d      	ldr	r2, [pc, #52]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 800399a:	f043 0301 	orr.w	r3, r3, #1
 800399e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039a2:	e029      	b.n	80039f8 <HAL_RCC_OscConfig+0x52c>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b05      	cmp	r3, #5
 80039aa:	d115      	bne.n	80039d8 <HAL_RCC_OscConfig+0x50c>
 80039ac:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80039ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b2:	4a07      	ldr	r2, [pc, #28]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80039b4:	f043 0304 	orr.w	r3, r3, #4
 80039b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039bc:	4b04      	ldr	r3, [pc, #16]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c2:	4a03      	ldr	r2, [pc, #12]	@ (80039d0 <HAL_RCC_OscConfig+0x504>)
 80039c4:	f043 0301 	orr.w	r3, r3, #1
 80039c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039cc:	e014      	b.n	80039f8 <HAL_RCC_OscConfig+0x52c>
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40007000 	.word	0x40007000
 80039d8:	4b9c      	ldr	r3, [pc, #624]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039de:	4a9b      	ldr	r2, [pc, #620]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 80039e0:	f023 0301 	bic.w	r3, r3, #1
 80039e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039e8:	4b98      	ldr	r3, [pc, #608]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 80039ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ee:	4a97      	ldr	r2, [pc, #604]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 80039f0:	f023 0304 	bic.w	r3, r3, #4
 80039f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d016      	beq.n	8003a2e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a00:	f7fe fe9a 	bl	8002738 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a06:	e00a      	b.n	8003a1e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a08:	f7fe fe96 	bl	8002738 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e12a      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a24:	f003 0302 	and.w	r3, r3, #2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d0ed      	beq.n	8003a08 <HAL_RCC_OscConfig+0x53c>
 8003a2c:	e015      	b.n	8003a5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2e:	f7fe fe83 	bl	8002738 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a34:	e00a      	b.n	8003a4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7fe fe7f 	bl	8002738 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e113      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a4c:	4b7f      	ldr	r3, [pc, #508]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ed      	bne.n	8003a36 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a5a:	7ffb      	ldrb	r3, [r7, #31]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d105      	bne.n	8003a6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a60:	4b7a      	ldr	r3, [pc, #488]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a64:	4a79      	ldr	r2, [pc, #484]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003a66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a6a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 80fe 	beq.w	8003c72 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	f040 80d0 	bne.w	8003c20 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003a80:	4b72      	ldr	r3, [pc, #456]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f003 0203 	and.w	r2, r3, #3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d130      	bne.n	8003af6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d127      	bne.n	8003af6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d11f      	bne.n	8003af6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ac0:	2a07      	cmp	r2, #7
 8003ac2:	bf14      	ite	ne
 8003ac4:	2201      	movne	r2, #1
 8003ac6:	2200      	moveq	r2, #0
 8003ac8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d113      	bne.n	8003af6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad8:	085b      	lsrs	r3, r3, #1
 8003ada:	3b01      	subs	r3, #1
 8003adc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d109      	bne.n	8003af6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aec:	085b      	lsrs	r3, r3, #1
 8003aee:	3b01      	subs	r3, #1
 8003af0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d06e      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2b0c      	cmp	r3, #12
 8003afa:	d069      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003afc:	4b53      	ldr	r3, [pc, #332]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d105      	bne.n	8003b14 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003b08:	4b50      	ldr	r3, [pc, #320]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e0ad      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003b18:	4b4c      	ldr	r3, [pc, #304]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a4b      	ldr	r2, [pc, #300]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b22:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b24:	f7fe fe08 	bl	8002738 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2c:	f7fe fe04 	bl	8002738 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e09a      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b3e:	4b43      	ldr	r3, [pc, #268]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b4a:	4b40      	ldr	r3, [pc, #256]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	4b40      	ldr	r3, [pc, #256]	@ (8003c50 <HAL_RCC_OscConfig+0x784>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003b5a:	3a01      	subs	r2, #1
 8003b5c:	0112      	lsls	r2, r2, #4
 8003b5e:	4311      	orrs	r1, r2
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b64:	0212      	lsls	r2, r2, #8
 8003b66:	4311      	orrs	r1, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b6c:	0852      	lsrs	r2, r2, #1
 8003b6e:	3a01      	subs	r2, #1
 8003b70:	0552      	lsls	r2, r2, #21
 8003b72:	4311      	orrs	r1, r2
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b78:	0852      	lsrs	r2, r2, #1
 8003b7a:	3a01      	subs	r2, #1
 8003b7c:	0652      	lsls	r2, r2, #25
 8003b7e:	4311      	orrs	r1, r2
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b84:	0912      	lsrs	r2, r2, #4
 8003b86:	0452      	lsls	r2, r2, #17
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	4930      	ldr	r1, [pc, #192]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b90:	4b2e      	ldr	r3, [pc, #184]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a2d      	ldr	r2, [pc, #180]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003ba2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ba6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ba8:	f7fe fdc6 	bl	8002738 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb0:	f7fe fdc2 	bl	8002738 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e058      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bc2:	4b22      	ldr	r3, [pc, #136]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0f0      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bce:	e050      	b.n	8003c72 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e04f      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d148      	bne.n	8003c72 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003be0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a19      	ldr	r2, [pc, #100]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003be6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bec:	4b17      	ldr	r3, [pc, #92]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	4a16      	ldr	r2, [pc, #88]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003bf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bf6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003bf8:	f7fe fd9e 	bl	8002738 <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c00:	f7fe fd9a 	bl	8002738 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e030      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c12:	4b0e      	ldr	r3, [pc, #56]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0x734>
 8003c1e:	e028      	b.n	8003c72 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	2b0c      	cmp	r3, #12
 8003c24:	d023      	beq.n	8003c6e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c26:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a08      	ldr	r2, [pc, #32]	@ (8003c4c <HAL_RCC_OscConfig+0x780>)
 8003c2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c32:	f7fe fd81 	bl	8002738 <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c38:	e00c      	b.n	8003c54 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c3a:	f7fe fd7d 	bl	8002738 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d905      	bls.n	8003c54 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e013      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <HAL_RCC_OscConfig+0x7b0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ec      	bne.n	8003c3a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_RCC_OscConfig+0x7b0>)
 8003c62:	68da      	ldr	r2, [r3, #12]
 8003c64:	4905      	ldr	r1, [pc, #20]	@ (8003c7c <HAL_RCC_OscConfig+0x7b0>)
 8003c66:	4b06      	ldr	r3, [pc, #24]	@ (8003c80 <HAL_RCC_OscConfig+0x7b4>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60cb      	str	r3, [r1, #12]
 8003c6c:	e001      	b.n	8003c72 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e000      	b.n	8003c74 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3720      	adds	r7, #32
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	feeefffc 	.word	0xfeeefffc

08003c84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0e7      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c98:	4b75      	ldr	r3, [pc, #468]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d910      	bls.n	8003cc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca6:	4b72      	ldr	r3, [pc, #456]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f023 0207 	bic.w	r2, r3, #7
 8003cae:	4970      	ldr	r1, [pc, #448]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb6:	4b6e      	ldr	r3, [pc, #440]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0cf      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d010      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	4b66      	ldr	r3, [pc, #408]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d908      	bls.n	8003cf6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce4:	4b63      	ldr	r3, [pc, #396]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	4960      	ldr	r1, [pc, #384]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d04c      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d107      	bne.n	8003d1a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d0a:	4b5a      	ldr	r3, [pc, #360]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d121      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e0a6      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d107      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d22:	4b54      	ldr	r3, [pc, #336]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d115      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e09a      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d107      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d3a:	4b4e      	ldr	r3, [pc, #312]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d109      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e08e      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d101      	bne.n	8003d5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e086      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d5a:	4b46      	ldr	r3, [pc, #280]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f023 0203 	bic.w	r2, r3, #3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	4943      	ldr	r1, [pc, #268]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d6c:	f7fe fce4 	bl	8002738 <HAL_GetTick>
 8003d70:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d72:	e00a      	b.n	8003d8a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d74:	f7fe fce0 	bl	8002738 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e06e      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 020c 	and.w	r2, r3, #12
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d1eb      	bne.n	8003d74 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d010      	beq.n	8003dca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	4b31      	ldr	r3, [pc, #196]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d208      	bcs.n	8003dca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db8:	4b2e      	ldr	r3, [pc, #184]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	492b      	ldr	r1, [pc, #172]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003dca:	4b29      	ldr	r3, [pc, #164]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d210      	bcs.n	8003dfa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dd8:	4b25      	ldr	r3, [pc, #148]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f023 0207 	bic.w	r2, r3, #7
 8003de0:	4923      	ldr	r1, [pc, #140]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de8:	4b21      	ldr	r3, [pc, #132]	@ (8003e70 <HAL_RCC_ClockConfig+0x1ec>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d001      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e036      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d008      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e06:	4b1b      	ldr	r3, [pc, #108]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	4918      	ldr	r1, [pc, #96]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d009      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e24:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4910      	ldr	r1, [pc, #64]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e38:	f000 f858 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f0>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f003 030f 	and.w	r3, r3, #15
 8003e48:	490b      	ldr	r1, [pc, #44]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f4>)
 8003e4a:	5ccb      	ldrb	r3, [r1, r3]
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
 8003e54:	4a09      	ldr	r2, [pc, #36]	@ (8003e7c <HAL_RCC_ClockConfig+0x1f8>)
 8003e56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e58:	4b09      	ldr	r3, [pc, #36]	@ (8003e80 <HAL_RCC_ClockConfig+0x1fc>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fe fa81 	bl	8002364 <HAL_InitTick>
 8003e62:	4603      	mov	r3, r0
 8003e64:	72fb      	strb	r3, [r7, #11]

  return status;
 8003e66:	7afb      	ldrb	r3, [r7, #11]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40022000 	.word	0x40022000
 8003e74:	40021000 	.word	0x40021000
 8003e78:	0800a310 	.word	0x0800a310
 8003e7c:	20000000 	.word	0x20000000
 8003e80:	20000004 	.word	0x20000004

08003e84 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08a      	sub	sp, #40	@ 0x28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8003e90:	4b15      	ldr	r3, [pc, #84]	@ (8003ee8 <HAL_RCC_MCOConfig+0x64>)
 8003e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e94:	4a14      	ldr	r2, [pc, #80]	@ (8003ee8 <HAL_RCC_MCOConfig+0x64>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e9c:	4b12      	ldr	r3, [pc, #72]	@ (8003ee8 <HAL_RCC_MCOConfig+0x64>)
 8003e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	613b      	str	r3, [r7, #16]
 8003ea6:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8003ea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003ebe:	f107 0314 	add.w	r3, r7, #20
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ec8:	f7ff f8b0 	bl	800302c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8003ecc:	4b06      	ldr	r3, [pc, #24]	@ (8003ee8 <HAL_RCC_MCOConfig+0x64>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f023 42ee 	bic.w	r2, r3, #1996488704	@ 0x77000000
 8003ed4:	68b9      	ldr	r1, [r7, #8]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	430b      	orrs	r3, r1
 8003eda:	4903      	ldr	r1, [pc, #12]	@ (8003ee8 <HAL_RCC_MCOConfig+0x64>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	608b      	str	r3, [r1, #8]
}
 8003ee0:	bf00      	nop
 8003ee2:	3728      	adds	r7, #40	@ 0x28
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40021000 	.word	0x40021000

08003eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b089      	sub	sp, #36	@ 0x24
 8003ef0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003efa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 030c 	and.w	r3, r3, #12
 8003f02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f04:	4b3b      	ldr	r3, [pc, #236]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_RCC_GetSysClockFreq+0x34>
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	2b0c      	cmp	r3, #12
 8003f18:	d121      	bne.n	8003f5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d11e      	bne.n	8003f5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f20:	4b34      	ldr	r3, [pc, #208]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d107      	bne.n	8003f3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f2c:	4b31      	ldr	r3, [pc, #196]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f32:	0a1b      	lsrs	r3, r3, #8
 8003f34:	f003 030f 	and.w	r3, r3, #15
 8003f38:	61fb      	str	r3, [r7, #28]
 8003f3a:	e005      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f48:	4a2b      	ldr	r2, [pc, #172]	@ (8003ff8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10d      	bne.n	8003f74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f5c:	e00a      	b.n	8003f74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d102      	bne.n	8003f6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f64:	4b25      	ldr	r3, [pc, #148]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x110>)
 8003f66:	61bb      	str	r3, [r7, #24]
 8003f68:	e004      	b.n	8003f74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d101      	bne.n	8003f74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f70:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	2b0c      	cmp	r3, #12
 8003f78:	d134      	bne.n	8003fe4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f003 0303 	and.w	r3, r3, #3
 8003f82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d003      	beq.n	8003f92 <HAL_RCC_GetSysClockFreq+0xa6>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b03      	cmp	r3, #3
 8003f8e:	d003      	beq.n	8003f98 <HAL_RCC_GetSysClockFreq+0xac>
 8003f90:	e005      	b.n	8003f9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003f92:	4b1a      	ldr	r3, [pc, #104]	@ (8003ffc <HAL_RCC_GetSysClockFreq+0x110>)
 8003f94:	617b      	str	r3, [r7, #20]
      break;
 8003f96:	e005      	b.n	8003fa4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003f98:	4b19      	ldr	r3, [pc, #100]	@ (8004000 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f9a:	617b      	str	r3, [r7, #20]
      break;
 8003f9c:	e002      	b.n	8003fa4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	617b      	str	r3, [r7, #20]
      break;
 8003fa2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fa4:	4b13      	ldr	r3, [pc, #76]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	3301      	adds	r3, #1
 8003fb0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fb2:	4b10      	ldr	r3, [pc, #64]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	0a1b      	lsrs	r3, r3, #8
 8003fb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	fb03 f202 	mul.w	r2, r3, r2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fca:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	0e5b      	lsrs	r3, r3, #25
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003fe4:	69bb      	ldr	r3, [r7, #24]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3724      	adds	r7, #36	@ 0x24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	0800a328 	.word	0x0800a328
 8003ffc:	00f42400 	.word	0x00f42400
 8004000:	007a1200 	.word	0x007a1200

08004004 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004008:	4b03      	ldr	r3, [pc, #12]	@ (8004018 <HAL_RCC_GetHCLKFreq+0x14>)
 800400a:	681b      	ldr	r3, [r3, #0]
}
 800400c:	4618      	mov	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	20000000 	.word	0x20000000

0800401c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004020:	f7ff fff0 	bl	8004004 <HAL_RCC_GetHCLKFreq>
 8004024:	4602      	mov	r2, r0
 8004026:	4b06      	ldr	r3, [pc, #24]	@ (8004040 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	0a1b      	lsrs	r3, r3, #8
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	4904      	ldr	r1, [pc, #16]	@ (8004044 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004032:	5ccb      	ldrb	r3, [r1, r3]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800403c:	4618      	mov	r0, r3
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40021000 	.word	0x40021000
 8004044:	0800a320 	.word	0x0800a320

08004048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800404c:	f7ff ffda 	bl	8004004 <HAL_RCC_GetHCLKFreq>
 8004050:	4602      	mov	r2, r0
 8004052:	4b06      	ldr	r3, [pc, #24]	@ (800406c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	0adb      	lsrs	r3, r3, #11
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	4904      	ldr	r1, [pc, #16]	@ (8004070 <HAL_RCC_GetPCLK2Freq+0x28>)
 800405e:	5ccb      	ldrb	r3, [r1, r3]
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004068:	4618      	mov	r0, r3
 800406a:	bd80      	pop	{r7, pc}
 800406c:	40021000 	.word	0x40021000
 8004070:	0800a320 	.word	0x0800a320

08004074 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	220f      	movs	r2, #15
 8004082:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004084:	4b12      	ldr	r3, [pc, #72]	@ (80040d0 <HAL_RCC_GetClockConfig+0x5c>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 0203 	and.w	r2, r3, #3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004090:	4b0f      	ldr	r3, [pc, #60]	@ (80040d0 <HAL_RCC_GetClockConfig+0x5c>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800409c:	4b0c      	ldr	r3, [pc, #48]	@ (80040d0 <HAL_RCC_GetClockConfig+0x5c>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80040a8:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <HAL_RCC_GetClockConfig+0x5c>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	08db      	lsrs	r3, r3, #3
 80040ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80040b6:	4b07      	ldr	r3, [pc, #28]	@ (80040d4 <HAL_RCC_GetClockConfig+0x60>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0207 	and.w	r2, r3, #7
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	601a      	str	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40022000 	.word	0x40022000

080040d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040e0:	2300      	movs	r3, #0
 80040e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040f0:	f7ff f988 	bl	8003404 <HAL_PWREx_GetVoltageRange>
 80040f4:	6178      	str	r0, [r7, #20]
 80040f6:	e014      	b.n	8004122 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040f8:	4b25      	ldr	r3, [pc, #148]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fc:	4a24      	ldr	r2, [pc, #144]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004102:	6593      	str	r3, [r2, #88]	@ 0x58
 8004104:	4b22      	ldr	r3, [pc, #136]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004110:	f7ff f978 	bl	8003404 <HAL_PWREx_GetVoltageRange>
 8004114:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004116:	4b1e      	ldr	r3, [pc, #120]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411a:	4a1d      	ldr	r2, [pc, #116]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800411c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004120:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004128:	d10b      	bne.n	8004142 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b80      	cmp	r3, #128	@ 0x80
 800412e:	d919      	bls.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2ba0      	cmp	r3, #160	@ 0xa0
 8004134:	d902      	bls.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004136:	2302      	movs	r3, #2
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	e013      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800413c:	2301      	movs	r3, #1
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e010      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b80      	cmp	r3, #128	@ 0x80
 8004146:	d902      	bls.n	800414e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004148:	2303      	movs	r3, #3
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	e00a      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b80      	cmp	r3, #128	@ 0x80
 8004152:	d102      	bne.n	800415a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004154:	2302      	movs	r3, #2
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	e004      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b70      	cmp	r3, #112	@ 0x70
 800415e:	d101      	bne.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004160:	2301      	movs	r3, #1
 8004162:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 0207 	bic.w	r2, r3, #7
 800416c:	4909      	ldr	r1, [pc, #36]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004174:	4b07      	ldr	r3, [pc, #28]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	40022000 	.word	0x40022000

08004198 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041a0:	2300      	movs	r3, #0
 80041a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041a4:	2300      	movs	r3, #0
 80041a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d041      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041b8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041bc:	d02a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80041be:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041c2:	d824      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c8:	d008      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041ce:	d81e      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x52>
 80041d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041d8:	d010      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041da:	e018      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041dc:	4b86      	ldr	r3, [pc, #536]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a85      	ldr	r2, [pc, #532]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041e8:	e015      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3304      	adds	r3, #4
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 facb 	bl	800478c <RCCEx_PLLSAI1_Config>
 80041f6:	4603      	mov	r3, r0
 80041f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041fa:	e00c      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3320      	adds	r3, #32
 8004200:	2100      	movs	r1, #0
 8004202:	4618      	mov	r0, r3
 8004204:	f000 fbb6 	bl	8004974 <RCCEx_PLLSAI2_Config>
 8004208:	4603      	mov	r3, r0
 800420a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800420c:	e003      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	74fb      	strb	r3, [r7, #19]
      break;
 8004212:	e000      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004214:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004216:	7cfb      	ldrb	r3, [r7, #19]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10b      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800421c:	4b76      	ldr	r3, [pc, #472]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800422a:	4973      	ldr	r1, [pc, #460]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004232:	e001      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d041      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004248:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800424c:	d02a      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800424e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004252:	d824      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004254:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004258:	d008      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800425a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800425e:	d81e      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004264:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004268:	d010      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800426a:	e018      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800426c:	4b62      	ldr	r3, [pc, #392]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	4a61      	ldr	r2, [pc, #388]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004276:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004278:	e015      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	3304      	adds	r3, #4
 800427e:	2100      	movs	r1, #0
 8004280:	4618      	mov	r0, r3
 8004282:	f000 fa83 	bl	800478c <RCCEx_PLLSAI1_Config>
 8004286:	4603      	mov	r3, r0
 8004288:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800428a:	e00c      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3320      	adds	r3, #32
 8004290:	2100      	movs	r1, #0
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fb6e 	bl	8004974 <RCCEx_PLLSAI2_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800429c:	e003      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	74fb      	strb	r3, [r7, #19]
      break;
 80042a2:	e000      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80042a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10b      	bne.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042ac:	4b52      	ldr	r3, [pc, #328]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ba:	494f      	ldr	r1, [pc, #316]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042c2:	e001      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80a0 	beq.w	8004416 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042d6:	2300      	movs	r3, #0
 80042d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042da:	4b47      	ldr	r3, [pc, #284]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x152>
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x154>
 80042ea:	2300      	movs	r3, #0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00d      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f0:	4b41      	ldr	r3, [pc, #260]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f4:	4a40      	ldr	r2, [pc, #256]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80042fc:	4b3e      	ldr	r3, [pc, #248]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004308:	2301      	movs	r3, #1
 800430a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800430c:	4b3b      	ldr	r3, [pc, #236]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a3a      	ldr	r2, [pc, #232]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004316:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004318:	f7fe fa0e 	bl	8002738 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800431e:	e009      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004320:	f7fe fa0a 	bl	8002738 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d902      	bls.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	74fb      	strb	r3, [r7, #19]
        break;
 8004332:	e005      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004334:	4b31      	ldr	r3, [pc, #196]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0ef      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004340:	7cfb      	ldrb	r3, [r7, #19]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d15c      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004346:	4b2c      	ldr	r3, [pc, #176]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004350:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01f      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	429a      	cmp	r2, r3
 8004362:	d019      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004364:	4b24      	ldr	r3, [pc, #144]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800436e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004370:	4b21      	ldr	r3, [pc, #132]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	4a20      	ldr	r2, [pc, #128]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800437c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004380:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004386:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800438c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004390:	4a19      	ldr	r2, [pc, #100]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d016      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a2:	f7fe f9c9 	bl	8002738 <HAL_GetTick>
 80043a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a8:	e00b      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043aa:	f7fe f9c5 	bl	8002738 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d902      	bls.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	74fb      	strb	r3, [r7, #19]
            break;
 80043c0:	e006      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c2:	4b0d      	ldr	r3, [pc, #52]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0ec      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80043d0:	7cfb      	ldrb	r3, [r7, #19]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10c      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043d6:	4b08      	ldr	r3, [pc, #32]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e6:	4904      	ldr	r1, [pc, #16]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043ee:	e009      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043f0:	7cfb      	ldrb	r3, [r7, #19]
 80043f2:	74bb      	strb	r3, [r7, #18]
 80043f4:	e006      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80043f6:	bf00      	nop
 80043f8:	40021000 	.word	0x40021000
 80043fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004404:	7c7b      	ldrb	r3, [r7, #17]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d105      	bne.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440a:	4b9e      	ldr	r3, [pc, #632]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440e:	4a9d      	ldr	r2, [pc, #628]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004410:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004414:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004422:	4b98      	ldr	r3, [pc, #608]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004428:	f023 0203 	bic.w	r2, r3, #3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004430:	4994      	ldr	r1, [pc, #592]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004432:	4313      	orrs	r3, r2
 8004434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00a      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004444:	4b8f      	ldr	r3, [pc, #572]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444a:	f023 020c 	bic.w	r2, r3, #12
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004452:	498c      	ldr	r1, [pc, #560]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004454:	4313      	orrs	r3, r2
 8004456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0304 	and.w	r3, r3, #4
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004466:	4b87      	ldr	r3, [pc, #540]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	4983      	ldr	r1, [pc, #524]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00a      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004488:	4b7e      	ldr	r3, [pc, #504]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800448a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004496:	497b      	ldr	r1, [pc, #492]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0310 	and.w	r3, r3, #16
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00a      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044aa:	4b76      	ldr	r3, [pc, #472]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b8:	4972      	ldr	r1, [pc, #456]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044cc:	4b6d      	ldr	r3, [pc, #436]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044da:	496a      	ldr	r1, [pc, #424]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044ee:	4b65      	ldr	r3, [pc, #404]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fc:	4961      	ldr	r1, [pc, #388]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004510:	4b5c      	ldr	r3, [pc, #368]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451e:	4959      	ldr	r1, [pc, #356]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004532:	4b54      	ldr	r3, [pc, #336]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004540:	4950      	ldr	r1, [pc, #320]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004554:	4b4b      	ldr	r3, [pc, #300]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004562:	4948      	ldr	r1, [pc, #288]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004576:	4b43      	ldr	r3, [pc, #268]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004584:	493f      	ldr	r1, [pc, #252]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d028      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004598:	4b3a      	ldr	r3, [pc, #232]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a6:	4937      	ldr	r1, [pc, #220]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b6:	d106      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b8:	4b32      	ldr	r3, [pc, #200]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	4a31      	ldr	r2, [pc, #196]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045c2:	60d3      	str	r3, [r2, #12]
 80045c4:	e011      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045ce:	d10c      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3304      	adds	r3, #4
 80045d4:	2101      	movs	r1, #1
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 f8d8 	bl	800478c <RCCEx_PLLSAI1_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045e0:	7cfb      	ldrb	r3, [r7, #19]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80045e6:	7cfb      	ldrb	r3, [r7, #19]
 80045e8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d028      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045f6:	4b23      	ldr	r3, [pc, #140]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004604:	491f      	ldr	r1, [pc, #124]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004606:	4313      	orrs	r3, r2
 8004608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004614:	d106      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	4a1a      	ldr	r2, [pc, #104]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004620:	60d3      	str	r3, [r2, #12]
 8004622:	e011      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004628:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800462c:	d10c      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	2101      	movs	r1, #1
 8004634:	4618      	mov	r0, r3
 8004636:	f000 f8a9 	bl	800478c <RCCEx_PLLSAI1_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800463e:	7cfb      	ldrb	r3, [r7, #19]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004644:	7cfb      	ldrb	r3, [r7, #19]
 8004646:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d02b      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004662:	4908      	ldr	r1, [pc, #32]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800466e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004672:	d109      	bne.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004674:	4b03      	ldr	r3, [pc, #12]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4a02      	ldr	r2, [pc, #8]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800467a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800467e:	60d3      	str	r3, [r2, #12]
 8004680:	e014      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004690:	d10c      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3304      	adds	r3, #4
 8004696:	2101      	movs	r1, #1
 8004698:	4618      	mov	r0, r3
 800469a:	f000 f877 	bl	800478c <RCCEx_PLLSAI1_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046a2:	7cfb      	ldrb	r3, [r7, #19]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
 80046aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d02f      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046c6:	4928      	ldr	r1, [pc, #160]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046d6:	d10d      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3304      	adds	r3, #4
 80046dc:	2102      	movs	r1, #2
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 f854 	bl	800478c <RCCEx_PLLSAI1_Config>
 80046e4:	4603      	mov	r3, r0
 80046e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046e8:	7cfb      	ldrb	r3, [r7, #19]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d014      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80046ee:	7cfb      	ldrb	r3, [r7, #19]
 80046f0:	74bb      	strb	r3, [r7, #18]
 80046f2:	e011      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046fc:	d10c      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3320      	adds	r3, #32
 8004702:	2102      	movs	r1, #2
 8004704:	4618      	mov	r0, r3
 8004706:	f000 f935 	bl	8004974 <RCCEx_PLLSAI2_Config>
 800470a:	4603      	mov	r3, r0
 800470c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800470e:	7cfb      	ldrb	r3, [r7, #19]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004714:	7cfb      	ldrb	r3, [r7, #19]
 8004716:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004724:	4b10      	ldr	r3, [pc, #64]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004732:	490d      	ldr	r1, [pc, #52]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004746:	4b08      	ldr	r3, [pc, #32]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004756:	4904      	ldr	r1, [pc, #16]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800475e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004760:	4618      	mov	r0, r3
 8004762:	3718      	adds	r7, #24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40021000 	.word	0x40021000

0800476c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004770:	4b05      	ldr	r3, [pc, #20]	@ (8004788 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a04      	ldr	r2, [pc, #16]	@ (8004788 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004776:	f043 0304 	orr.w	r3, r3, #4
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40021000 	.word	0x40021000

0800478c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004796:	2300      	movs	r3, #0
 8004798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800479a:	4b75      	ldr	r3, [pc, #468]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d018      	beq.n	80047d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047a6:	4b72      	ldr	r3, [pc, #456]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f003 0203 	and.w	r2, r3, #3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d10d      	bne.n	80047d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
       ||
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d009      	beq.n	80047d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80047be:	4b6c      	ldr	r3, [pc, #432]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
       ||
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d047      	beq.n	8004862 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	73fb      	strb	r3, [r7, #15]
 80047d6:	e044      	b.n	8004862 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2b03      	cmp	r3, #3
 80047de:	d018      	beq.n	8004812 <RCCEx_PLLSAI1_Config+0x86>
 80047e0:	2b03      	cmp	r3, #3
 80047e2:	d825      	bhi.n	8004830 <RCCEx_PLLSAI1_Config+0xa4>
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d002      	beq.n	80047ee <RCCEx_PLLSAI1_Config+0x62>
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d009      	beq.n	8004800 <RCCEx_PLLSAI1_Config+0x74>
 80047ec:	e020      	b.n	8004830 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047ee:	4b60      	ldr	r3, [pc, #384]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d11d      	bne.n	8004836 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047fe:	e01a      	b.n	8004836 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004800:	4b5b      	ldr	r3, [pc, #364]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004808:	2b00      	cmp	r3, #0
 800480a:	d116      	bne.n	800483a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004810:	e013      	b.n	800483a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004812:	4b57      	ldr	r3, [pc, #348]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10f      	bne.n	800483e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800481e:	4b54      	ldr	r3, [pc, #336]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d109      	bne.n	800483e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800482e:	e006      	b.n	800483e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      break;
 8004834:	e004      	b.n	8004840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004836:	bf00      	nop
 8004838:	e002      	b.n	8004840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800483a:	bf00      	nop
 800483c:	e000      	b.n	8004840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800483e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004840:	7bfb      	ldrb	r3, [r7, #15]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10d      	bne.n	8004862 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004846:	4b4a      	ldr	r3, [pc, #296]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	3b01      	subs	r3, #1
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	430b      	orrs	r3, r1
 800485c:	4944      	ldr	r1, [pc, #272]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800485e:	4313      	orrs	r3, r2
 8004860:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004862:	7bfb      	ldrb	r3, [r7, #15]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d17d      	bne.n	8004964 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004868:	4b41      	ldr	r3, [pc, #260]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a40      	ldr	r2, [pc, #256]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800486e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004874:	f7fd ff60 	bl	8002738 <HAL_GetTick>
 8004878:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800487a:	e009      	b.n	8004890 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800487c:	f7fd ff5c 	bl	8002738 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d902      	bls.n	8004890 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	73fb      	strb	r3, [r7, #15]
        break;
 800488e:	e005      	b.n	800489c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004890:	4b37      	ldr	r3, [pc, #220]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1ef      	bne.n	800487c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800489c:	7bfb      	ldrb	r3, [r7, #15]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d160      	bne.n	8004964 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d111      	bne.n	80048cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048a8:	4b31      	ldr	r3, [pc, #196]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6892      	ldr	r2, [r2, #8]
 80048b8:	0211      	lsls	r1, r2, #8
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	68d2      	ldr	r2, [r2, #12]
 80048be:	0912      	lsrs	r2, r2, #4
 80048c0:	0452      	lsls	r2, r2, #17
 80048c2:	430a      	orrs	r2, r1
 80048c4:	492a      	ldr	r1, [pc, #168]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	610b      	str	r3, [r1, #16]
 80048ca:	e027      	b.n	800491c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d112      	bne.n	80048f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048d2:	4b27      	ldr	r3, [pc, #156]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048da:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6892      	ldr	r2, [r2, #8]
 80048e2:	0211      	lsls	r1, r2, #8
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6912      	ldr	r2, [r2, #16]
 80048e8:	0852      	lsrs	r2, r2, #1
 80048ea:	3a01      	subs	r2, #1
 80048ec:	0552      	lsls	r2, r2, #21
 80048ee:	430a      	orrs	r2, r1
 80048f0:	491f      	ldr	r1, [pc, #124]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	610b      	str	r3, [r1, #16]
 80048f6:	e011      	b.n	800491c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004900:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6892      	ldr	r2, [r2, #8]
 8004908:	0211      	lsls	r1, r2, #8
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6952      	ldr	r2, [r2, #20]
 800490e:	0852      	lsrs	r2, r2, #1
 8004910:	3a01      	subs	r2, #1
 8004912:	0652      	lsls	r2, r2, #25
 8004914:	430a      	orrs	r2, r1
 8004916:	4916      	ldr	r1, [pc, #88]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004918:	4313      	orrs	r3, r2
 800491a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800491c:	4b14      	ldr	r3, [pc, #80]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a13      	ldr	r2, [pc, #76]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004922:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004926:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004928:	f7fd ff06 	bl	8002738 <HAL_GetTick>
 800492c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800492e:	e009      	b.n	8004944 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004930:	f7fd ff02 	bl	8002738 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d902      	bls.n	8004944 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	73fb      	strb	r3, [r7, #15]
          break;
 8004942:	e005      	b.n	8004950 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004944:	4b0a      	ldr	r3, [pc, #40]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d0ef      	beq.n	8004930 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004950:	7bfb      	ldrb	r3, [r7, #15]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004956:	4b06      	ldr	r3, [pc, #24]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	4904      	ldr	r1, [pc, #16]	@ (8004970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004960:	4313      	orrs	r3, r2
 8004962:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004964:	7bfb      	ldrb	r3, [r7, #15]
}
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	40021000 	.word	0x40021000

08004974 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800497e:	2300      	movs	r3, #0
 8004980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004982:	4b6a      	ldr	r3, [pc, #424]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d018      	beq.n	80049c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800498e:	4b67      	ldr	r3, [pc, #412]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f003 0203 	and.w	r2, r3, #3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	429a      	cmp	r2, r3
 800499c:	d10d      	bne.n	80049ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
       ||
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d009      	beq.n	80049ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049a6:	4b61      	ldr	r3, [pc, #388]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	091b      	lsrs	r3, r3, #4
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
       ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d047      	beq.n	8004a4a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	73fb      	strb	r3, [r7, #15]
 80049be:	e044      	b.n	8004a4a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2b03      	cmp	r3, #3
 80049c6:	d018      	beq.n	80049fa <RCCEx_PLLSAI2_Config+0x86>
 80049c8:	2b03      	cmp	r3, #3
 80049ca:	d825      	bhi.n	8004a18 <RCCEx_PLLSAI2_Config+0xa4>
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d002      	beq.n	80049d6 <RCCEx_PLLSAI2_Config+0x62>
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d009      	beq.n	80049e8 <RCCEx_PLLSAI2_Config+0x74>
 80049d4:	e020      	b.n	8004a18 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049d6:	4b55      	ldr	r3, [pc, #340]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d11d      	bne.n	8004a1e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e6:	e01a      	b.n	8004a1e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049e8:	4b50      	ldr	r3, [pc, #320]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d116      	bne.n	8004a22 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049f8:	e013      	b.n	8004a22 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049fa:	4b4c      	ldr	r3, [pc, #304]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10f      	bne.n	8004a26 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a06:	4b49      	ldr	r3, [pc, #292]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d109      	bne.n	8004a26 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a16:	e006      	b.n	8004a26 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a1c:	e004      	b.n	8004a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a1e:	bf00      	nop
 8004a20:	e002      	b.n	8004a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a22:	bf00      	nop
 8004a24:	e000      	b.n	8004a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a26:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10d      	bne.n	8004a4a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6819      	ldr	r1, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	430b      	orrs	r3, r1
 8004a44:	4939      	ldr	r1, [pc, #228]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a4a:	7bfb      	ldrb	r3, [r7, #15]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d167      	bne.n	8004b20 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a50:	4b36      	ldr	r3, [pc, #216]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a35      	ldr	r2, [pc, #212]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a5c:	f7fd fe6c 	bl	8002738 <HAL_GetTick>
 8004a60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a62:	e009      	b.n	8004a78 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a64:	f7fd fe68 	bl	8002738 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d902      	bls.n	8004a78 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	73fb      	strb	r3, [r7, #15]
        break;
 8004a76:	e005      	b.n	8004a84 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a78:	4b2c      	ldr	r3, [pc, #176]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1ef      	bne.n	8004a64 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d14a      	bne.n	8004b20 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d111      	bne.n	8004ab4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a90:	4b26      	ldr	r3, [pc, #152]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004a98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6892      	ldr	r2, [r2, #8]
 8004aa0:	0211      	lsls	r1, r2, #8
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68d2      	ldr	r2, [r2, #12]
 8004aa6:	0912      	lsrs	r2, r2, #4
 8004aa8:	0452      	lsls	r2, r2, #17
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	491f      	ldr	r1, [pc, #124]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	614b      	str	r3, [r1, #20]
 8004ab2:	e011      	b.n	8004ad8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004abc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6892      	ldr	r2, [r2, #8]
 8004ac4:	0211      	lsls	r1, r2, #8
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6912      	ldr	r2, [r2, #16]
 8004aca:	0852      	lsrs	r2, r2, #1
 8004acc:	3a01      	subs	r2, #1
 8004ace:	0652      	lsls	r2, r2, #25
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	4916      	ldr	r1, [pc, #88]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ad8:	4b14      	ldr	r3, [pc, #80]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a13      	ldr	r2, [pc, #76]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae4:	f7fd fe28 	bl	8002738 <HAL_GetTick>
 8004ae8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004aea:	e009      	b.n	8004b00 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aec:	f7fd fe24 	bl	8002738 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d902      	bls.n	8004b00 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	73fb      	strb	r3, [r7, #15]
          break;
 8004afe:	e005      	b.n	8004b0c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b00:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0ef      	beq.n	8004aec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b12:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b14:	695a      	ldr	r2, [r3, #20]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	4904      	ldr	r1, [pc, #16]	@ (8004b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	40021000 	.word	0x40021000

08004b30 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e049      	b.n	8004bd6 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	795b      	ldrb	r3, [r3, #5]
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d105      	bne.n	8004b58 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7fd fac4 	bl	80020e0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f042 0204 	orr.w	r2, r2, #4
 8004b6c:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b78:	2b40      	cmp	r3, #64	@ 0x40
 8004b7a:	d104      	bne.n	8004b86 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e027      	b.n	8004bd6 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8004b86:	f7fd fdd7 	bl	8002738 <HAL_GetTick>
 8004b8a:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004b8c:	e015      	b.n	8004bba <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004b8e:	f7fd fdd3 	bl	8002738 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d90e      	bls.n	8004bba <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d007      	beq.n	8004bba <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2204      	movs	r2, #4
 8004bae:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e00d      	b.n	8004bd6 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d1e2      	bne.n	8004b8e <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b084      	sub	sp, #16
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e095      	b.n	8004d1c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d108      	bne.n	8004c0a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c00:	d009      	beq.n	8004c16 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	61da      	str	r2, [r3, #28]
 8004c08:	e005      	b.n	8004c16 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d106      	bne.n	8004c36 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f7fd fa8b 	bl	800214c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c4c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c56:	d902      	bls.n	8004c5e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	e002      	b.n	8004c64 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004c5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c62:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004c6c:	d007      	beq.n	8004c7e <HAL_SPI_Init+0xa0>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c76:	d002      	beq.n	8004c7e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cac:	431a      	orrs	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc0:	ea42 0103 	orr.w	r1, r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	0c1b      	lsrs	r3, r3, #16
 8004cda:	f003 0204 	and.w	r2, r3, #4
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004cfa:	ea42 0103 	orr.w	r1, r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	603b      	str	r3, [r7, #0]
 8004d30:	4613      	mov	r3, r2
 8004d32:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d34:	f7fd fd00 	bl	8002738 <HAL_GetTick>
 8004d38:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004d3a:	88fb      	ldrh	r3, [r7, #6]
 8004d3c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d001      	beq.n	8004d4e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e15c      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d002      	beq.n	8004d5a <HAL_SPI_Transmit+0x36>
 8004d54:	88fb      	ldrh	r3, [r7, #6]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e154      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_SPI_Transmit+0x48>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e14d      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2203      	movs	r2, #3
 8004d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	88fa      	ldrh	r2, [r7, #6]
 8004d8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	88fa      	ldrh	r2, [r7, #6]
 8004d92:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dbe:	d10f      	bne.n	8004de0 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dde:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dea:	2b40      	cmp	r3, #64	@ 0x40
 8004dec:	d007      	beq.n	8004dfe <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dfc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e06:	d952      	bls.n	8004eae <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <HAL_SPI_Transmit+0xf2>
 8004e10:	8b7b      	ldrh	r3, [r7, #26]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d145      	bne.n	8004ea2 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1a:	881a      	ldrh	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	1c9a      	adds	r2, r3, #2
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e3a:	e032      	b.n	8004ea2 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d112      	bne.n	8004e70 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4e:	881a      	ldrh	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5a:	1c9a      	adds	r2, r3, #2
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e6e:	e018      	b.n	8004ea2 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e70:	f7fd fc62 	bl	8002738 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d803      	bhi.n	8004e88 <HAL_SPI_Transmit+0x164>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e86:	d102      	bne.n	8004e8e <HAL_SPI_Transmit+0x16a>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d109      	bne.n	8004ea2 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e0b2      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1c7      	bne.n	8004e3c <HAL_SPI_Transmit+0x118>
 8004eac:	e083      	b.n	8004fb6 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_SPI_Transmit+0x198>
 8004eb6:	8b7b      	ldrh	r3, [r7, #26]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d177      	bne.n	8004fac <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d912      	bls.n	8004eec <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eca:	881a      	ldrh	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	1c9a      	adds	r2, r3, #2
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b02      	subs	r3, #2
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004eea:	e05f      	b.n	8004fac <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	330c      	adds	r3, #12
 8004ef6:	7812      	ldrb	r2, [r2, #0]
 8004ef8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004f12:	e04b      	b.n	8004fac <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d12b      	bne.n	8004f7a <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d912      	bls.n	8004f52 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f30:	881a      	ldrh	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	1c9a      	adds	r2, r3, #2
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b02      	subs	r3, #2
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f50:	e02c      	b.n	8004fac <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	330c      	adds	r3, #12
 8004f5c:	7812      	ldrb	r2, [r2, #0]
 8004f5e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f78:	e018      	b.n	8004fac <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f7a:	f7fd fbdd 	bl	8002738 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d803      	bhi.n	8004f92 <HAL_SPI_Transmit+0x26e>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f90:	d102      	bne.n	8004f98 <HAL_SPI_Transmit+0x274>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d109      	bne.n	8004fac <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e02d      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1ae      	bne.n	8004f14 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fb6:	69fa      	ldr	r2, [r7, #28]
 8004fb8:	6839      	ldr	r1, [r7, #0]
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 fe16 	bl	8005bec <SPI_EndRxTxTransaction>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2220      	movs	r2, #32
 8004fca:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	617b      	str	r3, [r7, #20]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e000      	b.n	8005008 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005006:	2300      	movs	r3, #0
  }
}
 8005008:	4618      	mov	r0, r3
 800500a:	3720      	adds	r7, #32
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af02      	add	r7, sp, #8
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	603b      	str	r3, [r7, #0]
 800501c:	4613      	mov	r3, r2
 800501e:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800502c:	2302      	movs	r3, #2
 800502e:	e123      	b.n	8005278 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005038:	d112      	bne.n	8005060 <HAL_SPI_Receive+0x50>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10e      	bne.n	8005060 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2204      	movs	r2, #4
 8005046:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800504a:	88fa      	ldrh	r2, [r7, #6]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	4613      	mov	r3, r2
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 f912 	bl	8005280 <HAL_SPI_TransmitReceive>
 800505c:	4603      	mov	r3, r0
 800505e:	e10b      	b.n	8005278 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005060:	f7fd fb6a 	bl	8002738 <HAL_GetTick>
 8005064:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <HAL_SPI_Receive+0x62>
 800506c:	88fb      	ldrh	r3, [r7, #6]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e100      	b.n	8005278 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_SPI_Receive+0x74>
 8005080:	2302      	movs	r3, #2
 8005082:	e0f9      	b.n	8005278 <HAL_SPI_Receive+0x268>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2204      	movs	r2, #4
 8005090:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	88fa      	ldrh	r2, [r7, #6]
 80050a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	88fa      	ldrh	r2, [r7, #6]
 80050ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050d6:	d908      	bls.n	80050ea <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80050e6:	605a      	str	r2, [r3, #4]
 80050e8:	e007      	b.n	80050fa <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80050f8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005102:	d10f      	bne.n	8005124 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005112:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005122:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512e:	2b40      	cmp	r3, #64	@ 0x40
 8005130:	d007      	beq.n	8005142 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005140:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800514a:	d875      	bhi.n	8005238 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800514c:	e037      	b.n	80051be <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	2b01      	cmp	r3, #1
 800515a:	d117      	bne.n	800518c <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f103 020c 	add.w	r2, r3, #12
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005168:	7812      	ldrb	r2, [r2, #0]
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800518a:	e018      	b.n	80051be <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800518c:	f7fd fad4 	bl	8002738 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	429a      	cmp	r2, r3
 800519a:	d803      	bhi.n	80051a4 <HAL_SPI_Receive+0x194>
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a2:	d102      	bne.n	80051aa <HAL_SPI_Receive+0x19a>
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d109      	bne.n	80051be <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e05c      	b.n	8005278 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1c1      	bne.n	800514e <HAL_SPI_Receive+0x13e>
 80051ca:	e03b      	b.n	8005244 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d115      	bne.n	8005206 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68da      	ldr	r2, [r3, #12]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e4:	b292      	uxth	r2, r2
 80051e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ec:	1c9a      	adds	r2, r3, #2
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	3b01      	subs	r3, #1
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005204:	e018      	b.n	8005238 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005206:	f7fd fa97 	bl	8002738 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	683a      	ldr	r2, [r7, #0]
 8005212:	429a      	cmp	r2, r3
 8005214:	d803      	bhi.n	800521e <HAL_SPI_Receive+0x20e>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521c:	d102      	bne.n	8005224 <HAL_SPI_Receive+0x214>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d109      	bne.n	8005238 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e01f      	b.n	8005278 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1c3      	bne.n	80051cc <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	6839      	ldr	r1, [r7, #0]
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fc77 	bl	8005b3c <SPI_EndRxTransaction>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2220      	movs	r2, #32
 8005258:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005276:	2300      	movs	r3, #0
  }
}
 8005278:	4618      	mov	r0, r3
 800527a:	3718      	adds	r7, #24
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08a      	sub	sp, #40	@ 0x28
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800528e:	2301      	movs	r3, #1
 8005290:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005292:	f7fd fa51 	bl	8002738 <HAL_GetTick>
 8005296:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800529e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80052a6:	887b      	ldrh	r3, [r7, #2]
 80052a8:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80052aa:	887b      	ldrh	r3, [r7, #2]
 80052ac:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80052ae:	7ffb      	ldrb	r3, [r7, #31]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d00c      	beq.n	80052ce <HAL_SPI_TransmitReceive+0x4e>
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052ba:	d106      	bne.n	80052ca <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d102      	bne.n	80052ca <HAL_SPI_TransmitReceive+0x4a>
 80052c4:	7ffb      	ldrb	r3, [r7, #31]
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	d001      	beq.n	80052ce <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80052ca:	2302      	movs	r3, #2
 80052cc:	e1f3      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <HAL_SPI_TransmitReceive+0x60>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <HAL_SPI_TransmitReceive+0x60>
 80052da:	887b      	ldrh	r3, [r7, #2]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d101      	bne.n	80052e4 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e1e8      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d101      	bne.n	80052f2 <HAL_SPI_TransmitReceive+0x72>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e1e1      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b04      	cmp	r3, #4
 8005304:	d003      	beq.n	800530e <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2205      	movs	r2, #5
 800530a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	887a      	ldrh	r2, [r7, #2]
 800531e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	887a      	ldrh	r2, [r7, #2]
 8005326:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	887a      	ldrh	r2, [r7, #2]
 8005334:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	887a      	ldrh	r2, [r7, #2]
 800533a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005350:	d802      	bhi.n	8005358 <HAL_SPI_TransmitReceive+0xd8>
 8005352:	8abb      	ldrh	r3, [r7, #20]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d908      	bls.n	800536a <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005366:	605a      	str	r2, [r3, #4]
 8005368:	e007      	b.n	800537a <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005378:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005384:	2b40      	cmp	r3, #64	@ 0x40
 8005386:	d007      	beq.n	8005398 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005396:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053a0:	f240 8083 	bls.w	80054aa <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <HAL_SPI_TransmitReceive+0x132>
 80053ac:	8afb      	ldrh	r3, [r7, #22]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d16f      	bne.n	8005492 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b6:	881a      	ldrh	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c2:	1c9a      	adds	r2, r3, #2
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b01      	subs	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053d6:	e05c      	b.n	8005492 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d11b      	bne.n	800541e <HAL_SPI_TransmitReceive+0x19e>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d016      	beq.n	800541e <HAL_SPI_TransmitReceive+0x19e>
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d113      	bne.n	800541e <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fa:	881a      	ldrh	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005406:	1c9a      	adds	r2, r3, #2
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800541a:	2300      	movs	r3, #0
 800541c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	2b01      	cmp	r3, #1
 800542a:	d11c      	bne.n	8005466 <HAL_SPI_TransmitReceive+0x1e6>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005432:	b29b      	uxth	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d016      	beq.n	8005466 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	b292      	uxth	r2, r2
 8005444:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	1c9a      	adds	r2, r3, #2
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005462:	2301      	movs	r3, #1
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005466:	f7fd f967 	bl	8002738 <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005472:	429a      	cmp	r2, r3
 8005474:	d80d      	bhi.n	8005492 <HAL_SPI_TransmitReceive+0x212>
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547c:	d009      	beq.n	8005492 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e111      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005496:	b29b      	uxth	r3, r3
 8005498:	2b00      	cmp	r3, #0
 800549a:	d19d      	bne.n	80053d8 <HAL_SPI_TransmitReceive+0x158>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d197      	bne.n	80053d8 <HAL_SPI_TransmitReceive+0x158>
 80054a8:	e0e5      	b.n	8005676 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_SPI_TransmitReceive+0x23a>
 80054b2:	8afb      	ldrh	r3, [r7, #22]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	f040 80d1 	bne.w	800565c <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054be:	b29b      	uxth	r3, r3
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d912      	bls.n	80054ea <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	881a      	ldrh	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	1c9a      	adds	r2, r3, #2
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b02      	subs	r3, #2
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80054e8:	e0b8      	b.n	800565c <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	7812      	ldrb	r2, [r2, #0]
 80054f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005510:	e0a4      	b.n	800565c <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d134      	bne.n	800558a <HAL_SPI_TransmitReceive+0x30a>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d02f      	beq.n	800558a <HAL_SPI_TransmitReceive+0x30a>
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	2b01      	cmp	r3, #1
 800552e:	d12c      	bne.n	800558a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005534:	b29b      	uxth	r3, r3
 8005536:	2b01      	cmp	r3, #1
 8005538:	d912      	bls.n	8005560 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	881a      	ldrh	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554a:	1c9a      	adds	r2, r3, #2
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005554:	b29b      	uxth	r3, r3
 8005556:	3b02      	subs	r3, #2
 8005558:	b29a      	uxth	r2, r3
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800555e:	e012      	b.n	8005586 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	330c      	adds	r3, #12
 800556a:	7812      	ldrb	r2, [r2, #0]
 800556c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800557c:	b29b      	uxth	r3, r3
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005586:	2300      	movs	r3, #0
 8005588:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b01      	cmp	r3, #1
 8005596:	d148      	bne.n	800562a <HAL_SPI_TransmitReceive+0x3aa>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800559e:	b29b      	uxth	r3, r3
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d042      	beq.n	800562a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d923      	bls.n	80055f8 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68da      	ldr	r2, [r3, #12]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ba:	b292      	uxth	r2, r2
 80055bc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	1c9a      	adds	r2, r3, #2
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b02      	subs	r3, #2
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d81f      	bhi.n	8005626 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055f4:	605a      	str	r2, [r3, #4]
 80055f6:	e016      	b.n	8005626 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f103 020c 	add.w	r2, r3, #12
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005604:	7812      	ldrb	r2, [r2, #0]
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005626:	2301      	movs	r3, #1
 8005628:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800562a:	f7fd f885 	bl	8002738 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005636:	429a      	cmp	r2, r3
 8005638:	d803      	bhi.n	8005642 <HAL_SPI_TransmitReceive+0x3c2>
 800563a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005640:	d102      	bne.n	8005648 <HAL_SPI_TransmitReceive+0x3c8>
 8005642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005644:	2b00      	cmp	r3, #0
 8005646:	d109      	bne.n	800565c <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e02c      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005660:	b29b      	uxth	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	f47f af55 	bne.w	8005512 <HAL_SPI_TransmitReceive+0x292>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800566e:	b29b      	uxth	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	f47f af4e 	bne.w	8005512 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005676:	6a3a      	ldr	r2, [r7, #32]
 8005678:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 fab6 	bl	8005bec <SPI_EndRxTxTransaction>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d008      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2220      	movs	r2, #32
 800568a:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e00e      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80056b4:	2300      	movs	r3, #0
  }
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3728      	adds	r7, #40	@ 0x28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
	...

080056c0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b088      	sub	sp, #32
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	099b      	lsrs	r3, r3, #6
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10f      	bne.n	8005704 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00a      	beq.n	8005704 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	099b      	lsrs	r3, r3, #6
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d004      	beq.n	8005704 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	4798      	blx	r3
    return;
 8005702:	e0d7      	b.n	80058b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	085b      	lsrs	r3, r3, #1
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <HAL_SPI_IRQHandler+0x66>
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	09db      	lsrs	r3, r3, #7
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d004      	beq.n	8005726 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	4798      	blx	r3
    return;
 8005724:	e0c6      	b.n	80058b4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	095b      	lsrs	r3, r3, #5
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10c      	bne.n	800574c <HAL_SPI_IRQHandler+0x8c>
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	099b      	lsrs	r3, r3, #6
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d106      	bne.n	800574c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	0a1b      	lsrs	r3, r3, #8
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 80b4 	beq.w	80058b4 <HAL_SPI_IRQHandler+0x1f4>
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	095b      	lsrs	r3, r3, #5
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	f000 80ad 	beq.w	80058b4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	099b      	lsrs	r3, r3, #6
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d023      	beq.n	80057ae <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b03      	cmp	r3, #3
 8005770:	d011      	beq.n	8005796 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005776:	f043 0204 	orr.w	r2, r3, #4
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	617b      	str	r3, [r7, #20]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	617b      	str	r3, [r7, #20]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	e00b      	b.n	80057ae <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005796:	2300      	movs	r3, #0
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	613b      	str	r3, [r7, #16]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	613b      	str	r3, [r7, #16]
 80057aa:	693b      	ldr	r3, [r7, #16]
        return;
 80057ac:	e082      	b.n	80058b4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	095b      	lsrs	r3, r3, #5
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d014      	beq.n	80057e4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057be:	f043 0201 	orr.w	r2, r3, #1
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80057c6:	2300      	movs	r3, #0
 80057c8:	60fb      	str	r3, [r7, #12]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	0a1b      	lsrs	r3, r3, #8
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00c      	beq.n	800580a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f4:	f043 0208 	orr.w	r2, r3, #8
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80057fc:	2300      	movs	r3, #0
 80057fe:	60bb      	str	r3, [r7, #8]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	60bb      	str	r3, [r7, #8]
 8005808:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800580e:	2b00      	cmp	r3, #0
 8005810:	d04f      	beq.n	80058b2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685a      	ldr	r2, [r3, #4]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005820:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f003 0302 	and.w	r3, r3, #2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d104      	bne.n	800583e <HAL_SPI_IRQHandler+0x17e>
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b00      	cmp	r3, #0
 800583c:	d034      	beq.n	80058a8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0203 	bic.w	r2, r2, #3
 800584c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005852:	2b00      	cmp	r3, #0
 8005854:	d011      	beq.n	800587a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585a:	4a18      	ldr	r2, [pc, #96]	@ (80058bc <HAL_SPI_IRQHandler+0x1fc>)
 800585c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005862:	4618      	mov	r0, r3
 8005864:	f7fd fac2 	bl	8002dec <HAL_DMA_Abort_IT>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d005      	beq.n	800587a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005872:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587e:	2b00      	cmp	r3, #0
 8005880:	d016      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005886:	4a0d      	ldr	r2, [pc, #52]	@ (80058bc <HAL_SPI_IRQHandler+0x1fc>)
 8005888:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	4618      	mov	r0, r3
 8005890:	f7fd faac 	bl	8002dec <HAL_DMA_Abort_IT>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800589e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80058a6:	e003      	b.n	80058b0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f809 	bl	80058c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80058ae:	e000      	b.n	80058b2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80058b0:	bf00      	nop
    return;
 80058b2:	bf00      	nop
  }
}
 80058b4:	3720      	adds	r7, #32
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	080058d5 	.word	0x080058d5

080058c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f7ff ffe5 	bl	80058c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80058f6:	bf00      	nop
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
	...

08005900 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b088      	sub	sp, #32
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	4613      	mov	r3, r2
 800590e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005910:	f7fc ff12 	bl	8002738 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005918:	1a9b      	subs	r3, r3, r2
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	4413      	add	r3, r2
 800591e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005920:	f7fc ff0a 	bl	8002738 <HAL_GetTick>
 8005924:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005926:	4b39      	ldr	r3, [pc, #228]	@ (8005a0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	015b      	lsls	r3, r3, #5
 800592c:	0d1b      	lsrs	r3, r3, #20
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	fb02 f303 	mul.w	r3, r2, r3
 8005934:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005936:	e054      	b.n	80059e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593e:	d050      	beq.n	80059e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005940:	f7fc fefa 	bl	8002738 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	429a      	cmp	r2, r3
 800594e:	d902      	bls.n	8005956 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d13d      	bne.n	80059d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005964:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800596e:	d111      	bne.n	8005994 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005978:	d004      	beq.n	8005984 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005982:	d107      	bne.n	8005994 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005992:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800599c:	d10f      	bne.n	80059be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e017      	b.n	8005a02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	3b01      	subs	r3, #1
 80059e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4013      	ands	r3, r2
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	bf0c      	ite	eq
 80059f2:	2301      	moveq	r3, #1
 80059f4:	2300      	movne	r3, #0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	79fb      	ldrb	r3, [r7, #7]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d19b      	bne.n	8005938 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000000 	.word	0x20000000

08005a10 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08a      	sub	sp, #40	@ 0x28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
 8005a1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a22:	f7fc fe89 	bl	8002738 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2a:	1a9b      	subs	r3, r3, r2
 8005a2c:	683a      	ldr	r2, [r7, #0]
 8005a2e:	4413      	add	r3, r2
 8005a30:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005a32:	f7fc fe81 	bl	8002738 <HAL_GetTick>
 8005a36:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	330c      	adds	r3, #12
 8005a3e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a40:	4b3d      	ldr	r3, [pc, #244]	@ (8005b38 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	4613      	mov	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4413      	add	r3, r2
 8005a4a:	00da      	lsls	r2, r3, #3
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	0d1b      	lsrs	r3, r3, #20
 8005a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a52:	fb02 f303 	mul.w	r3, r2, r3
 8005a56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005a58:	e060      	b.n	8005b1c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a60:	d107      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d104      	bne.n	8005a72 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005a70:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a78:	d050      	beq.n	8005b1c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a7a:	f7fc fe5d 	bl	8002738 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6a3b      	ldr	r3, [r7, #32]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d902      	bls.n	8005a90 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d13d      	bne.n	8005b0c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aa8:	d111      	bne.n	8005ace <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ab2:	d004      	beq.n	8005abe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005abc:	d107      	bne.n	8005ace <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005acc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ad6:	d10f      	bne.n	8005af8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ae6:	601a      	str	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005af6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e010      	b.n	8005b2e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	4013      	ands	r3, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d196      	bne.n	8005a5a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3728      	adds	r7, #40	@ 0x28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000000 	.word	0x20000000

08005b3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b50:	d111      	bne.n	8005b76 <SPI_EndRxTransaction+0x3a>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b5a:	d004      	beq.n	8005b66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b64:	d107      	bne.n	8005b76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b74:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2180      	movs	r1, #128	@ 0x80
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f7ff febd 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d007      	beq.n	8005b9c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b90:	f043 0220 	orr.w	r2, r3, #32
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e023      	b.n	8005be4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba4:	d11d      	bne.n	8005be2 <SPI_EndRxTransaction+0xa6>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bae:	d004      	beq.n	8005bba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bb8:	d113      	bne.n	8005be2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f7ff ff22 	bl	8005a10 <SPI_WaitFifoStateUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d007      	beq.n	8005be2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd6:	f043 0220 	orr.w	r2, r3, #32
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e000      	b.n	8005be4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f7ff ff03 	bl	8005a10 <SPI_WaitFifoStateUntilTimeout>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d007      	beq.n	8005c20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c14:	f043 0220 	orr.w	r2, r3, #32
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e027      	b.n	8005c70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2200      	movs	r2, #0
 8005c28:	2180      	movs	r1, #128	@ 0x80
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f7ff fe68 	bl	8005900 <SPI_WaitFlagStateUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d007      	beq.n	8005c46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3a:	f043 0220 	orr.w	r2, r3, #32
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e014      	b.n	8005c70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005c52:	68f8      	ldr	r0, [r7, #12]
 8005c54:	f7ff fedc 	bl	8005a10 <SPI_WaitFifoStateUntilTimeout>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d007      	beq.n	8005c6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c62:	f043 0220 	orr.w	r2, r3, #32
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e000      	b.n	8005c70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e049      	b.n	8005d1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d106      	bne.n	8005ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f841 	bl	8005d26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	f000 f9e0 	bl	800607c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b083      	sub	sp, #12
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
	...

08005d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d001      	beq.n	8005d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e04f      	b.n	8005df4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f042 0201 	orr.w	r2, r2, #1
 8005d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a23      	ldr	r2, [pc, #140]	@ (8005e00 <HAL_TIM_Base_Start_IT+0xc4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d01d      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7e:	d018      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1f      	ldr	r2, [pc, #124]	@ (8005e04 <HAL_TIM_Base_Start_IT+0xc8>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d013      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8005e08 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00e      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1c      	ldr	r2, [pc, #112]	@ (8005e0c <HAL_TIM_Base_Start_IT+0xd0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d009      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1b      	ldr	r2, [pc, #108]	@ (8005e10 <HAL_TIM_Base_Start_IT+0xd4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d004      	beq.n	8005db2 <HAL_TIM_Base_Start_IT+0x76>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a19      	ldr	r2, [pc, #100]	@ (8005e14 <HAL_TIM_Base_Start_IT+0xd8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d115      	bne.n	8005dde <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	4b17      	ldr	r3, [pc, #92]	@ (8005e18 <HAL_TIM_Base_Start_IT+0xdc>)
 8005dba:	4013      	ands	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b06      	cmp	r3, #6
 8005dc2:	d015      	beq.n	8005df0 <HAL_TIM_Base_Start_IT+0xb4>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dca:	d011      	beq.n	8005df0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f042 0201 	orr.w	r2, r2, #1
 8005dda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ddc:	e008      	b.n	8005df0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0201 	orr.w	r2, r2, #1
 8005dec:	601a      	str	r2, [r3, #0]
 8005dee:	e000      	b.n	8005df2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3714      	adds	r7, #20
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr
 8005e00:	40012c00 	.word	0x40012c00
 8005e04:	40000400 	.word	0x40000400
 8005e08:	40000800 	.word	0x40000800
 8005e0c:	40000c00 	.word	0x40000c00
 8005e10:	40013400 	.word	0x40013400
 8005e14:	40014000 	.word	0x40014000
 8005e18:	00010007 	.word	0x00010007

08005e1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f003 0302 	and.w	r3, r3, #2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d020      	beq.n	8005e80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d01b      	beq.n	8005e80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f06f 0202 	mvn.w	r2, #2
 8005e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f8e9 	bl	800603e <HAL_TIM_IC_CaptureCallback>
 8005e6c:	e005      	b.n	8005e7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f8db 	bl	800602a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 f8ec 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	f003 0304 	and.w	r3, r3, #4
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d020      	beq.n	8005ecc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01b      	beq.n	8005ecc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f06f 0204 	mvn.w	r2, #4
 8005e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 f8c3 	bl	800603e <HAL_TIM_IC_CaptureCallback>
 8005eb8:	e005      	b.n	8005ec6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f8b5 	bl	800602a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 f8c6 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f003 0308 	and.w	r3, r3, #8
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d020      	beq.n	8005f18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d01b      	beq.n	8005f18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0208 	mvn.w	r2, #8
 8005ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2204      	movs	r2, #4
 8005eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f89d 	bl	800603e <HAL_TIM_IC_CaptureCallback>
 8005f04:	e005      	b.n	8005f12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f88f 	bl	800602a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 f8a0 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0310 	and.w	r3, r3, #16
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d020      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0310 	and.w	r3, r3, #16
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d01b      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0210 	mvn.w	r2, #16
 8005f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2208      	movs	r2, #8
 8005f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f877 	bl	800603e <HAL_TIM_IC_CaptureCallback>
 8005f50:	e005      	b.n	8005f5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f869 	bl	800602a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 f87a 	bl	8006052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00c      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f003 0301 	and.w	r3, r3, #1
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d007      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f06f 0201 	mvn.w	r2, #1
 8005f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7fb fd0a 	bl	800199c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00c      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005fae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 f913 	bl	80061dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d00c      	beq.n	8005fda <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005fd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f90b 	bl	80061f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00c      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f834 	bl	8006066 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	f003 0320 	and.w	r3, r3, #32
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00c      	beq.n	8006022 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f003 0320 	and.w	r3, r3, #32
 800600e:	2b00      	cmp	r3, #0
 8006010:	d007      	beq.n	8006022 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f06f 0220 	mvn.w	r2, #32
 800601a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f8d3 	bl	80061c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800602a:	b480      	push	{r7}
 800602c:	b083      	sub	sp, #12
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006032:	bf00      	nop
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800603e:	b480      	push	{r7}
 8006040:	b083      	sub	sp, #12
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800605a:	bf00      	nop
 800605c:	370c      	adds	r7, #12
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006066:	b480      	push	{r7}
 8006068:	b083      	sub	sp, #12
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800606e:	bf00      	nop
 8006070:	370c      	adds	r7, #12
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
	...

0800607c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a46      	ldr	r2, [pc, #280]	@ (80061a8 <TIM_Base_SetConfig+0x12c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d013      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609a:	d00f      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a43      	ldr	r2, [pc, #268]	@ (80061ac <TIM_Base_SetConfig+0x130>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00b      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a42      	ldr	r2, [pc, #264]	@ (80061b0 <TIM_Base_SetConfig+0x134>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d007      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a41      	ldr	r2, [pc, #260]	@ (80061b4 <TIM_Base_SetConfig+0x138>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_Base_SetConfig+0x40>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a40      	ldr	r2, [pc, #256]	@ (80061b8 <TIM_Base_SetConfig+0x13c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d108      	bne.n	80060ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a35      	ldr	r2, [pc, #212]	@ (80061a8 <TIM_Base_SetConfig+0x12c>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d01f      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060dc:	d01b      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a32      	ldr	r2, [pc, #200]	@ (80061ac <TIM_Base_SetConfig+0x130>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d017      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a31      	ldr	r2, [pc, #196]	@ (80061b0 <TIM_Base_SetConfig+0x134>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d013      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a30      	ldr	r2, [pc, #192]	@ (80061b4 <TIM_Base_SetConfig+0x138>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d00f      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a2f      	ldr	r2, [pc, #188]	@ (80061b8 <TIM_Base_SetConfig+0x13c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00b      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a2e      	ldr	r2, [pc, #184]	@ (80061bc <TIM_Base_SetConfig+0x140>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d007      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a2d      	ldr	r2, [pc, #180]	@ (80061c0 <TIM_Base_SetConfig+0x144>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d003      	beq.n	8006116 <TIM_Base_SetConfig+0x9a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a2c      	ldr	r2, [pc, #176]	@ (80061c4 <TIM_Base_SetConfig+0x148>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d108      	bne.n	8006128 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800611c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a16      	ldr	r2, [pc, #88]	@ (80061a8 <TIM_Base_SetConfig+0x12c>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00f      	beq.n	8006174 <TIM_Base_SetConfig+0xf8>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a18      	ldr	r2, [pc, #96]	@ (80061b8 <TIM_Base_SetConfig+0x13c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00b      	beq.n	8006174 <TIM_Base_SetConfig+0xf8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a17      	ldr	r2, [pc, #92]	@ (80061bc <TIM_Base_SetConfig+0x140>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d007      	beq.n	8006174 <TIM_Base_SetConfig+0xf8>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a16      	ldr	r2, [pc, #88]	@ (80061c0 <TIM_Base_SetConfig+0x144>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d003      	beq.n	8006174 <TIM_Base_SetConfig+0xf8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a15      	ldr	r2, [pc, #84]	@ (80061c4 <TIM_Base_SetConfig+0x148>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d103      	bne.n	800617c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b01      	cmp	r3, #1
 800618c:	d105      	bne.n	800619a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f023 0201 	bic.w	r2, r3, #1
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	611a      	str	r2, [r3, #16]
  }
}
 800619a:	bf00      	nop
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40012c00 	.word	0x40012c00
 80061ac:	40000400 	.word	0x40000400
 80061b0:	40000800 	.word	0x40000800
 80061b4:	40000c00 	.word	0x40000c00
 80061b8:	40013400 	.word	0x40013400
 80061bc:	40014000 	.word	0x40014000
 80061c0:	40014400 	.word	0x40014400
 80061c4:	40014800 	.word	0x40014800

080061c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061d0:	bf00      	nop
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e040      	b.n	8006298 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800621a:	2b00      	cmp	r3, #0
 800621c:	d106      	bne.n	800622c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7fb ffdc 	bl	80021e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2224      	movs	r2, #36	@ 0x24
 8006230:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 0201 	bic.w	r2, r2, #1
 8006240:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006246:	2b00      	cmp	r3, #0
 8006248:	d002      	beq.n	8006250 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 ff0c 	bl	8007068 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fc51 	bl	8006af8 <UART_SetConfig>
 8006256:	4603      	mov	r3, r0
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e01b      	b.n	8006298 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800626e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689a      	ldr	r2, [r3, #8]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800627e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f042 0201 	orr.w	r2, r2, #1
 800628e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 ff8b 	bl	80071ac <UART_CheckIdleState>
 8006296:	4603      	mov	r3, r0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3708      	adds	r7, #8
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08a      	sub	sp, #40	@ 0x28
 80062a4:	af02      	add	r7, sp, #8
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	603b      	str	r3, [r7, #0]
 80062ac:	4613      	mov	r3, r2
 80062ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062b4:	2b20      	cmp	r3, #32
 80062b6:	d177      	bne.n	80063a8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <HAL_UART_Transmit+0x24>
 80062be:	88fb      	ldrh	r3, [r7, #6]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e070      	b.n	80063aa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2221      	movs	r2, #33	@ 0x21
 80062d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062d6:	f7fc fa2f 	bl	8002738 <HAL_GetTick>
 80062da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	88fa      	ldrh	r2, [r7, #6]
 80062e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	88fa      	ldrh	r2, [r7, #6]
 80062e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f4:	d108      	bne.n	8006308 <HAL_UART_Transmit+0x68>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d104      	bne.n	8006308 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80062fe:	2300      	movs	r3, #0
 8006300:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	61bb      	str	r3, [r7, #24]
 8006306:	e003      	b.n	8006310 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800630c:	2300      	movs	r3, #0
 800630e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006310:	e02f      	b.n	8006372 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	2200      	movs	r2, #0
 800631a:	2180      	movs	r1, #128	@ 0x80
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 ffed 	bl	80072fc <UART_WaitOnFlagUntilTimeout>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d004      	beq.n	8006332 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2220      	movs	r2, #32
 800632c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e03b      	b.n	80063aa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10b      	bne.n	8006350 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	881a      	ldrh	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006344:	b292      	uxth	r2, r2
 8006346:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	3302      	adds	r3, #2
 800634c:	61bb      	str	r3, [r7, #24]
 800634e:	e007      	b.n	8006360 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	781a      	ldrb	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	3301      	adds	r3, #1
 800635e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006366:	b29b      	uxth	r3, r3
 8006368:	3b01      	subs	r3, #1
 800636a:	b29a      	uxth	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1c9      	bne.n	8006312 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	2200      	movs	r2, #0
 8006386:	2140      	movs	r1, #64	@ 0x40
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 ffb7 	bl	80072fc <UART_WaitOnFlagUntilTimeout>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d004      	beq.n	800639e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2220      	movs	r2, #32
 8006398:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e005      	b.n	80063aa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2220      	movs	r2, #32
 80063a2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80063a4:	2300      	movs	r3, #0
 80063a6:	e000      	b.n	80063aa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80063a8:	2302      	movs	r3, #2
  }
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	@ 0x28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	4613      	mov	r3, r2
 80063c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063c6:	2b20      	cmp	r3, #32
 80063c8:	d165      	bne.n	8006496 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <HAL_UART_Transmit_DMA+0x22>
 80063d0:	88fb      	ldrh	r3, [r7, #6]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e05e      	b.n	8006498 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	88fa      	ldrh	r2, [r7, #6]
 80063e4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	88fa      	ldrh	r2, [r7, #6]
 80063ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2221      	movs	r2, #33	@ 0x21
 80063fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006402:	2b00      	cmp	r3, #0
 8006404:	d027      	beq.n	8006456 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640a:	4a25      	ldr	r2, [pc, #148]	@ (80064a0 <HAL_UART_Transmit_DMA+0xec>)
 800640c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006412:	4a24      	ldr	r2, [pc, #144]	@ (80064a4 <HAL_UART_Transmit_DMA+0xf0>)
 8006414:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800641a:	4a23      	ldr	r2, [pc, #140]	@ (80064a8 <HAL_UART_Transmit_DMA+0xf4>)
 800641c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006422:	2200      	movs	r2, #0
 8006424:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800642e:	4619      	mov	r1, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3328      	adds	r3, #40	@ 0x28
 8006436:	461a      	mov	r2, r3
 8006438:	88fb      	ldrh	r3, [r7, #6]
 800643a:	f7fc fc39 	bl	8002cb0 <HAL_DMA_Start_IT>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d008      	beq.n	8006456 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2210      	movs	r2, #16
 8006448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2220      	movs	r2, #32
 8006450:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e020      	b.n	8006498 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2240      	movs	r2, #64	@ 0x40
 800645c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	3308      	adds	r3, #8
 8006464:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	613b      	str	r3, [r7, #16]
   return(result);
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006474:	627b      	str	r3, [r7, #36]	@ 0x24
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800647e:	623a      	str	r2, [r7, #32]
 8006480:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	69f9      	ldr	r1, [r7, #28]
 8006484:	6a3a      	ldr	r2, [r7, #32]
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	61bb      	str	r3, [r7, #24]
   return(result);
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e5      	bne.n	800645e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8006492:	2300      	movs	r3, #0
 8006494:	e000      	b.n	8006498 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8006496:	2302      	movs	r3, #2
  }
}
 8006498:	4618      	mov	r0, r3
 800649a:	3728      	adds	r7, #40	@ 0x28
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	080074eb 	.word	0x080074eb
 80064a4:	08007585 	.word	0x08007585
 80064a8:	080075a1 	.word	0x080075a1

080064ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b0ba      	sub	sp, #232	@ 0xe8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80064d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80064da:	4013      	ands	r3, r2
 80064dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80064e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d115      	bne.n	8006514 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00f      	beq.n	8006514 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d009      	beq.n	8006514 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006504:	2b00      	cmp	r3, #0
 8006506:	f000 82ca 	beq.w	8006a9e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	4798      	blx	r3
      }
      return;
 8006512:	e2c4      	b.n	8006a9e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006514:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8117 	beq.w	800674c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800651e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d106      	bne.n	8006538 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800652a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800652e:	4b85      	ldr	r3, [pc, #532]	@ (8006744 <HAL_UART_IRQHandler+0x298>)
 8006530:	4013      	ands	r3, r2
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 810a 	beq.w	800674c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	2b00      	cmp	r3, #0
 8006542:	d011      	beq.n	8006568 <HAL_UART_IRQHandler+0xbc>
 8006544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00b      	beq.n	8006568 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2201      	movs	r2, #1
 8006556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800655e:	f043 0201 	orr.w	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b00      	cmp	r3, #0
 8006572:	d011      	beq.n	8006598 <HAL_UART_IRQHandler+0xec>
 8006574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006578:	f003 0301 	and.w	r3, r3, #1
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00b      	beq.n	8006598 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2202      	movs	r2, #2
 8006586:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800658e:	f043 0204 	orr.w	r2, r3, #4
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d011      	beq.n	80065c8 <HAL_UART_IRQHandler+0x11c>
 80065a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2204      	movs	r2, #4
 80065b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065be:	f043 0202 	orr.w	r2, r3, #2
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065cc:	f003 0308 	and.w	r3, r3, #8
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d017      	beq.n	8006604 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80065e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00b      	beq.n	8006604 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2208      	movs	r2, #8
 80065f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065fa:	f043 0208 	orr.w	r2, r3, #8
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800660c:	2b00      	cmp	r3, #0
 800660e:	d012      	beq.n	8006636 <HAL_UART_IRQHandler+0x18a>
 8006610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006614:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00c      	beq.n	8006636 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006624:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800662c:	f043 0220 	orr.w	r2, r3, #32
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 8230 	beq.w	8006aa2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00d      	beq.n	800666a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800664e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006652:	f003 0320 	and.w	r3, r3, #32
 8006656:	2b00      	cmp	r3, #0
 8006658:	d007      	beq.n	800666a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006670:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667e:	2b40      	cmp	r3, #64	@ 0x40
 8006680:	d005      	beq.n	800668e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006682:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006686:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800668a:	2b00      	cmp	r3, #0
 800668c:	d04f      	beq.n	800672e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 fec7 	bl	8007422 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d141      	bne.n	8006726 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066b0:	e853 3f00 	ldrex	r3, [r3]
 80066b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3308      	adds	r3, #8
 80066ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1d9      	bne.n	80066a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d013      	beq.n	800671e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fa:	4a13      	ldr	r2, [pc, #76]	@ (8006748 <HAL_UART_IRQHandler+0x29c>)
 80066fc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006702:	4618      	mov	r0, r3
 8006704:	f7fc fb72 	bl	8002dec <HAL_DMA_Abort_IT>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d017      	beq.n	800673e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006718:	4610      	mov	r0, r2
 800671a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800671c:	e00f      	b.n	800673e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f9d4 	bl	8006acc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006724:	e00b      	b.n	800673e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f9d0 	bl	8006acc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800672c:	e007      	b.n	800673e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f9cc 	bl	8006acc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800673c:	e1b1      	b.n	8006aa2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800673e:	bf00      	nop
    return;
 8006740:	e1af      	b.n	8006aa2 <HAL_UART_IRQHandler+0x5f6>
 8006742:	bf00      	nop
 8006744:	04000120 	.word	0x04000120
 8006748:	0800761f 	.word	0x0800761f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006750:	2b01      	cmp	r3, #1
 8006752:	f040 816a 	bne.w	8006a2a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800675a:	f003 0310 	and.w	r3, r3, #16
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 8163 	beq.w	8006a2a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006768:	f003 0310 	and.w	r3, r3, #16
 800676c:	2b00      	cmp	r3, #0
 800676e:	f000 815c 	beq.w	8006a2a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2210      	movs	r2, #16
 8006778:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b40      	cmp	r3, #64	@ 0x40
 8006786:	f040 80d4 	bne.w	8006932 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006796:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 80ad 	beq.w	80068fa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80067a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067aa:	429a      	cmp	r2, r3
 80067ac:	f080 80a5 	bcs.w	80068fa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f040 8086 	bne.w	80068d8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067d8:	e853 3f00 	ldrex	r3, [r3]
 80067dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	461a      	mov	r2, r3
 80067f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80067f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006802:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006806:	e841 2300 	strex	r3, r2, [r1]
 800680a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800680e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1da      	bne.n	80067cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3308      	adds	r3, #8
 800681c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006820:	e853 3f00 	ldrex	r3, [r3]
 8006824:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006826:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006828:	f023 0301 	bic.w	r3, r3, #1
 800682c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	3308      	adds	r3, #8
 8006836:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800683a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800683e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006842:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006846:	e841 2300 	strex	r3, r2, [r1]
 800684a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800684c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1e1      	bne.n	8006816 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	3308      	adds	r3, #8
 8006858:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800685c:	e853 3f00 	ldrex	r3, [r3]
 8006860:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006864:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006868:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3308      	adds	r3, #8
 8006872:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006876:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006878:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800687c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800687e:	e841 2300 	strex	r3, r2, [r1]
 8006882:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006884:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1e3      	bne.n	8006852 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2220      	movs	r2, #32
 800688e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068a0:	e853 3f00 	ldrex	r3, [r3]
 80068a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068a8:	f023 0310 	bic.w	r3, r3, #16
 80068ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	461a      	mov	r2, r3
 80068b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e4      	bne.n	8006898 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fc fa4c 	bl	8002d70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	4619      	mov	r1, r3
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f8f4 	bl	8006ae0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80068f8:	e0d5      	b.n	8006aa6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006900:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006904:	429a      	cmp	r2, r3
 8006906:	f040 80ce 	bne.w	8006aa6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b20      	cmp	r3, #32
 8006918:	f040 80c5 	bne.w	8006aa6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006928:	4619      	mov	r1, r3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f8d8 	bl	8006ae0 <HAL_UARTEx_RxEventCallback>
      return;
 8006930:	e0b9      	b.n	8006aa6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800693e:	b29b      	uxth	r3, r3
 8006940:	1ad3      	subs	r3, r2, r3
 8006942:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800694c:	b29b      	uxth	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 80ab 	beq.w	8006aaa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 80a6 	beq.w	8006aaa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800696c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006972:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	461a      	mov	r2, r3
 800697c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006980:	647b      	str	r3, [r7, #68]	@ 0x44
 8006982:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006986:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800698e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e4      	bne.n	800695e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3308      	adds	r3, #8
 800699a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	623b      	str	r3, [r7, #32]
   return(result);
 80069a4:	6a3b      	ldr	r3, [r7, #32]
 80069a6:	f023 0301 	bic.w	r3, r3, #1
 80069aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	3308      	adds	r3, #8
 80069b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069b8:	633a      	str	r2, [r7, #48]	@ 0x30
 80069ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069c0:	e841 2300 	strex	r3, r2, [r1]
 80069c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1e3      	bne.n	8006994 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2220      	movs	r2, #32
 80069d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	e853 3f00 	ldrex	r3, [r3]
 80069ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f023 0310 	bic.w	r3, r3, #16
 80069f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	461a      	mov	r2, r3
 80069fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a02:	61fb      	str	r3, [r7, #28]
 8006a04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	69b9      	ldr	r1, [r7, #24]
 8006a08:	69fa      	ldr	r2, [r7, #28]
 8006a0a:	e841 2300 	strex	r3, r2, [r1]
 8006a0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1e4      	bne.n	80069e0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a20:	4619      	mov	r1, r3
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 f85c 	bl	8006ae0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a28:	e03f      	b.n	8006aaa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00e      	beq.n	8006a54 <HAL_UART_IRQHandler+0x5a8>
 8006a36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d008      	beq.n	8006a54 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006a4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 fe26 	bl	800769e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a52:	e02d      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00e      	beq.n	8006a7e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d008      	beq.n	8006a7e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d01c      	beq.n	8006aae <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	4798      	blx	r3
    }
    return;
 8006a7c:	e017      	b.n	8006aae <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d012      	beq.n	8006ab0 <HAL_UART_IRQHandler+0x604>
 8006a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00c      	beq.n	8006ab0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 fdd7 	bl	800764a <UART_EndTransmit_IT>
    return;
 8006a9c:	e008      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
      return;
 8006a9e:	bf00      	nop
 8006aa0:	e006      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
    return;
 8006aa2:	bf00      	nop
 8006aa4:	e004      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
      return;
 8006aa6:	bf00      	nop
 8006aa8:	e002      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
      return;
 8006aaa:	bf00      	nop
 8006aac:	e000      	b.n	8006ab0 <HAL_UART_IRQHandler+0x604>
    return;
 8006aae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006ab0:	37e8      	adds	r7, #232	@ 0xe8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop

08006ab8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	460b      	mov	r3, r1
 8006aea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006afc:	b08a      	sub	sp, #40	@ 0x28
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b02:	2300      	movs	r3, #0
 8006b04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	431a      	orrs	r2, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	431a      	orrs	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	69db      	ldr	r3, [r3, #28]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	4ba4      	ldr	r3, [pc, #656]	@ (8006db8 <UART_SetConfig+0x2c0>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	6812      	ldr	r2, [r2, #0]
 8006b2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b30:	430b      	orrs	r3, r1
 8006b32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	68da      	ldr	r2, [r3, #12]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a99      	ldr	r2, [pc, #612]	@ (8006dbc <UART_SetConfig+0x2c4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b60:	4313      	orrs	r3, r2
 8006b62:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b74:	430a      	orrs	r2, r1
 8006b76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a90      	ldr	r2, [pc, #576]	@ (8006dc0 <UART_SetConfig+0x2c8>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d126      	bne.n	8006bd0 <UART_SetConfig+0xd8>
 8006b82:	4b90      	ldr	r3, [pc, #576]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b88:	f003 0303 	and.w	r3, r3, #3
 8006b8c:	2b03      	cmp	r3, #3
 8006b8e:	d81b      	bhi.n	8006bc8 <UART_SetConfig+0xd0>
 8006b90:	a201      	add	r2, pc, #4	@ (adr r2, 8006b98 <UART_SetConfig+0xa0>)
 8006b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b96:	bf00      	nop
 8006b98:	08006ba9 	.word	0x08006ba9
 8006b9c:	08006bb9 	.word	0x08006bb9
 8006ba0:	08006bb1 	.word	0x08006bb1
 8006ba4:	08006bc1 	.word	0x08006bc1
 8006ba8:	2301      	movs	r3, #1
 8006baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bae:	e116      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bb6:	e112      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006bb8:	2304      	movs	r3, #4
 8006bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bbe:	e10e      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006bc0:	2308      	movs	r3, #8
 8006bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bc6:	e10a      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006bc8:	2310      	movs	r3, #16
 8006bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bce:	e106      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a7c      	ldr	r2, [pc, #496]	@ (8006dc8 <UART_SetConfig+0x2d0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d138      	bne.n	8006c4c <UART_SetConfig+0x154>
 8006bda:	4b7a      	ldr	r3, [pc, #488]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be0:	f003 030c 	and.w	r3, r3, #12
 8006be4:	2b0c      	cmp	r3, #12
 8006be6:	d82d      	bhi.n	8006c44 <UART_SetConfig+0x14c>
 8006be8:	a201      	add	r2, pc, #4	@ (adr r2, 8006bf0 <UART_SetConfig+0xf8>)
 8006bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bee:	bf00      	nop
 8006bf0:	08006c25 	.word	0x08006c25
 8006bf4:	08006c45 	.word	0x08006c45
 8006bf8:	08006c45 	.word	0x08006c45
 8006bfc:	08006c45 	.word	0x08006c45
 8006c00:	08006c35 	.word	0x08006c35
 8006c04:	08006c45 	.word	0x08006c45
 8006c08:	08006c45 	.word	0x08006c45
 8006c0c:	08006c45 	.word	0x08006c45
 8006c10:	08006c2d 	.word	0x08006c2d
 8006c14:	08006c45 	.word	0x08006c45
 8006c18:	08006c45 	.word	0x08006c45
 8006c1c:	08006c45 	.word	0x08006c45
 8006c20:	08006c3d 	.word	0x08006c3d
 8006c24:	2300      	movs	r3, #0
 8006c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c2a:	e0d8      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c2c:	2302      	movs	r3, #2
 8006c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c32:	e0d4      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c34:	2304      	movs	r3, #4
 8006c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c3a:	e0d0      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c3c:	2308      	movs	r3, #8
 8006c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c42:	e0cc      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c44:	2310      	movs	r3, #16
 8006c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c4a:	e0c8      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a5e      	ldr	r2, [pc, #376]	@ (8006dcc <UART_SetConfig+0x2d4>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d125      	bne.n	8006ca2 <UART_SetConfig+0x1aa>
 8006c56:	4b5b      	ldr	r3, [pc, #364]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c60:	2b30      	cmp	r3, #48	@ 0x30
 8006c62:	d016      	beq.n	8006c92 <UART_SetConfig+0x19a>
 8006c64:	2b30      	cmp	r3, #48	@ 0x30
 8006c66:	d818      	bhi.n	8006c9a <UART_SetConfig+0x1a2>
 8006c68:	2b20      	cmp	r3, #32
 8006c6a:	d00a      	beq.n	8006c82 <UART_SetConfig+0x18a>
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d814      	bhi.n	8006c9a <UART_SetConfig+0x1a2>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <UART_SetConfig+0x182>
 8006c74:	2b10      	cmp	r3, #16
 8006c76:	d008      	beq.n	8006c8a <UART_SetConfig+0x192>
 8006c78:	e00f      	b.n	8006c9a <UART_SetConfig+0x1a2>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c80:	e0ad      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c82:	2302      	movs	r3, #2
 8006c84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c88:	e0a9      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c8a:	2304      	movs	r3, #4
 8006c8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c90:	e0a5      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c92:	2308      	movs	r3, #8
 8006c94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c98:	e0a1      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006c9a:	2310      	movs	r3, #16
 8006c9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ca0:	e09d      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a4a      	ldr	r2, [pc, #296]	@ (8006dd0 <UART_SetConfig+0x2d8>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d125      	bne.n	8006cf8 <UART_SetConfig+0x200>
 8006cac:	4b45      	ldr	r3, [pc, #276]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cb8:	d016      	beq.n	8006ce8 <UART_SetConfig+0x1f0>
 8006cba:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cbc:	d818      	bhi.n	8006cf0 <UART_SetConfig+0x1f8>
 8006cbe:	2b80      	cmp	r3, #128	@ 0x80
 8006cc0:	d00a      	beq.n	8006cd8 <UART_SetConfig+0x1e0>
 8006cc2:	2b80      	cmp	r3, #128	@ 0x80
 8006cc4:	d814      	bhi.n	8006cf0 <UART_SetConfig+0x1f8>
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <UART_SetConfig+0x1d8>
 8006cca:	2b40      	cmp	r3, #64	@ 0x40
 8006ccc:	d008      	beq.n	8006ce0 <UART_SetConfig+0x1e8>
 8006cce:	e00f      	b.n	8006cf0 <UART_SetConfig+0x1f8>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cd6:	e082      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cde:	e07e      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006ce0:	2304      	movs	r3, #4
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce6:	e07a      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006ce8:	2308      	movs	r3, #8
 8006cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cee:	e076      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006cf0:	2310      	movs	r3, #16
 8006cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf6:	e072      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a35      	ldr	r2, [pc, #212]	@ (8006dd4 <UART_SetConfig+0x2dc>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d12a      	bne.n	8006d58 <UART_SetConfig+0x260>
 8006d02:	4b30      	ldr	r3, [pc, #192]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d10:	d01a      	beq.n	8006d48 <UART_SetConfig+0x250>
 8006d12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d16:	d81b      	bhi.n	8006d50 <UART_SetConfig+0x258>
 8006d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d1c:	d00c      	beq.n	8006d38 <UART_SetConfig+0x240>
 8006d1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d22:	d815      	bhi.n	8006d50 <UART_SetConfig+0x258>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d003      	beq.n	8006d30 <UART_SetConfig+0x238>
 8006d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d2c:	d008      	beq.n	8006d40 <UART_SetConfig+0x248>
 8006d2e:	e00f      	b.n	8006d50 <UART_SetConfig+0x258>
 8006d30:	2300      	movs	r3, #0
 8006d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d36:	e052      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d3e:	e04e      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d40:	2304      	movs	r3, #4
 8006d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d46:	e04a      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d48:	2308      	movs	r3, #8
 8006d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d4e:	e046      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d50:	2310      	movs	r3, #16
 8006d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d56:	e042      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a17      	ldr	r2, [pc, #92]	@ (8006dbc <UART_SetConfig+0x2c4>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d13a      	bne.n	8006dd8 <UART_SetConfig+0x2e0>
 8006d62:	4b18      	ldr	r3, [pc, #96]	@ (8006dc4 <UART_SetConfig+0x2cc>)
 8006d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d70:	d01a      	beq.n	8006da8 <UART_SetConfig+0x2b0>
 8006d72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d76:	d81b      	bhi.n	8006db0 <UART_SetConfig+0x2b8>
 8006d78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d7c:	d00c      	beq.n	8006d98 <UART_SetConfig+0x2a0>
 8006d7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d82:	d815      	bhi.n	8006db0 <UART_SetConfig+0x2b8>
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <UART_SetConfig+0x298>
 8006d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d8c:	d008      	beq.n	8006da0 <UART_SetConfig+0x2a8>
 8006d8e:	e00f      	b.n	8006db0 <UART_SetConfig+0x2b8>
 8006d90:	2300      	movs	r3, #0
 8006d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d96:	e022      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d9e:	e01e      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006da0:	2304      	movs	r3, #4
 8006da2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da6:	e01a      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006da8:	2308      	movs	r3, #8
 8006daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dae:	e016      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006db0:	2310      	movs	r3, #16
 8006db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db6:	e012      	b.n	8006dde <UART_SetConfig+0x2e6>
 8006db8:	efff69f3 	.word	0xefff69f3
 8006dbc:	40008000 	.word	0x40008000
 8006dc0:	40013800 	.word	0x40013800
 8006dc4:	40021000 	.word	0x40021000
 8006dc8:	40004400 	.word	0x40004400
 8006dcc:	40004800 	.word	0x40004800
 8006dd0:	40004c00 	.word	0x40004c00
 8006dd4:	40005000 	.word	0x40005000
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a9f      	ldr	r2, [pc, #636]	@ (8007060 <UART_SetConfig+0x568>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d17a      	bne.n	8006ede <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006de8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006dec:	2b08      	cmp	r3, #8
 8006dee:	d824      	bhi.n	8006e3a <UART_SetConfig+0x342>
 8006df0:	a201      	add	r2, pc, #4	@ (adr r2, 8006df8 <UART_SetConfig+0x300>)
 8006df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df6:	bf00      	nop
 8006df8:	08006e1d 	.word	0x08006e1d
 8006dfc:	08006e3b 	.word	0x08006e3b
 8006e00:	08006e25 	.word	0x08006e25
 8006e04:	08006e3b 	.word	0x08006e3b
 8006e08:	08006e2b 	.word	0x08006e2b
 8006e0c:	08006e3b 	.word	0x08006e3b
 8006e10:	08006e3b 	.word	0x08006e3b
 8006e14:	08006e3b 	.word	0x08006e3b
 8006e18:	08006e33 	.word	0x08006e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e1c:	f7fd f8fe 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8006e20:	61f8      	str	r0, [r7, #28]
        break;
 8006e22:	e010      	b.n	8006e46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e24:	4b8f      	ldr	r3, [pc, #572]	@ (8007064 <UART_SetConfig+0x56c>)
 8006e26:	61fb      	str	r3, [r7, #28]
        break;
 8006e28:	e00d      	b.n	8006e46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e2a:	f7fd f85f 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8006e2e:	61f8      	str	r0, [r7, #28]
        break;
 8006e30:	e009      	b.n	8006e46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e36:	61fb      	str	r3, [r7, #28]
        break;
 8006e38:	e005      	b.n	8006e46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f000 80fb 	beq.w	8007044 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	4613      	mov	r3, r2
 8006e54:	005b      	lsls	r3, r3, #1
 8006e56:	4413      	add	r3, r2
 8006e58:	69fa      	ldr	r2, [r7, #28]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d305      	bcc.n	8006e6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e64:	69fa      	ldr	r2, [r7, #28]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d903      	bls.n	8006e72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e70:	e0e8      	b.n	8007044 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	2200      	movs	r2, #0
 8006e76:	461c      	mov	r4, r3
 8006e78:	4615      	mov	r5, r2
 8006e7a:	f04f 0200 	mov.w	r2, #0
 8006e7e:	f04f 0300 	mov.w	r3, #0
 8006e82:	022b      	lsls	r3, r5, #8
 8006e84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006e88:	0222      	lsls	r2, r4, #8
 8006e8a:	68f9      	ldr	r1, [r7, #12]
 8006e8c:	6849      	ldr	r1, [r1, #4]
 8006e8e:	0849      	lsrs	r1, r1, #1
 8006e90:	2000      	movs	r0, #0
 8006e92:	4688      	mov	r8, r1
 8006e94:	4681      	mov	r9, r0
 8006e96:	eb12 0a08 	adds.w	sl, r2, r8
 8006e9a:	eb43 0b09 	adc.w	fp, r3, r9
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	603b      	str	r3, [r7, #0]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eac:	4650      	mov	r0, sl
 8006eae:	4659      	mov	r1, fp
 8006eb0:	f7f9 fe7a 	bl	8000ba8 <__aeabi_uldivmod>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	4613      	mov	r3, r2
 8006eba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ec2:	d308      	bcc.n	8006ed6 <UART_SetConfig+0x3de>
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006eca:	d204      	bcs.n	8006ed6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	60da      	str	r2, [r3, #12]
 8006ed4:	e0b6      	b.n	8007044 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006edc:	e0b2      	b.n	8007044 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	69db      	ldr	r3, [r3, #28]
 8006ee2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ee6:	d15e      	bne.n	8006fa6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006ee8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006eec:	2b08      	cmp	r3, #8
 8006eee:	d828      	bhi.n	8006f42 <UART_SetConfig+0x44a>
 8006ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef8 <UART_SetConfig+0x400>)
 8006ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef6:	bf00      	nop
 8006ef8:	08006f1d 	.word	0x08006f1d
 8006efc:	08006f25 	.word	0x08006f25
 8006f00:	08006f2d 	.word	0x08006f2d
 8006f04:	08006f43 	.word	0x08006f43
 8006f08:	08006f33 	.word	0x08006f33
 8006f0c:	08006f43 	.word	0x08006f43
 8006f10:	08006f43 	.word	0x08006f43
 8006f14:	08006f43 	.word	0x08006f43
 8006f18:	08006f3b 	.word	0x08006f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f1c:	f7fd f87e 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8006f20:	61f8      	str	r0, [r7, #28]
        break;
 8006f22:	e014      	b.n	8006f4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f24:	f7fd f890 	bl	8004048 <HAL_RCC_GetPCLK2Freq>
 8006f28:	61f8      	str	r0, [r7, #28]
        break;
 8006f2a:	e010      	b.n	8006f4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8007064 <UART_SetConfig+0x56c>)
 8006f2e:	61fb      	str	r3, [r7, #28]
        break;
 8006f30:	e00d      	b.n	8006f4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f32:	f7fc ffdb 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8006f36:	61f8      	str	r0, [r7, #28]
        break;
 8006f38:	e009      	b.n	8006f4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f3e:	61fb      	str	r3, [r7, #28]
        break;
 8006f40:	e005      	b.n	8006f4e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006f42:	2300      	movs	r3, #0
 8006f44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d077      	beq.n	8007044 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	005a      	lsls	r2, r3, #1
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	085b      	lsrs	r3, r3, #1
 8006f5e:	441a      	add	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	2b0f      	cmp	r3, #15
 8006f6e:	d916      	bls.n	8006f9e <UART_SetConfig+0x4a6>
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f76:	d212      	bcs.n	8006f9e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	f023 030f 	bic.w	r3, r3, #15
 8006f80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	085b      	lsrs	r3, r3, #1
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	f003 0307 	and.w	r3, r3, #7
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	8afb      	ldrh	r3, [r7, #22]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	8afa      	ldrh	r2, [r7, #22]
 8006f9a:	60da      	str	r2, [r3, #12]
 8006f9c:	e052      	b.n	8007044 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006fa4:	e04e      	b.n	8007044 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fa6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006faa:	2b08      	cmp	r3, #8
 8006fac:	d827      	bhi.n	8006ffe <UART_SetConfig+0x506>
 8006fae:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb4 <UART_SetConfig+0x4bc>)
 8006fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb4:	08006fd9 	.word	0x08006fd9
 8006fb8:	08006fe1 	.word	0x08006fe1
 8006fbc:	08006fe9 	.word	0x08006fe9
 8006fc0:	08006fff 	.word	0x08006fff
 8006fc4:	08006fef 	.word	0x08006fef
 8006fc8:	08006fff 	.word	0x08006fff
 8006fcc:	08006fff 	.word	0x08006fff
 8006fd0:	08006fff 	.word	0x08006fff
 8006fd4:	08006ff7 	.word	0x08006ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fd8:	f7fd f820 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8006fdc:	61f8      	str	r0, [r7, #28]
        break;
 8006fde:	e014      	b.n	800700a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fe0:	f7fd f832 	bl	8004048 <HAL_RCC_GetPCLK2Freq>
 8006fe4:	61f8      	str	r0, [r7, #28]
        break;
 8006fe6:	e010      	b.n	800700a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fe8:	4b1e      	ldr	r3, [pc, #120]	@ (8007064 <UART_SetConfig+0x56c>)
 8006fea:	61fb      	str	r3, [r7, #28]
        break;
 8006fec:	e00d      	b.n	800700a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fee:	f7fc ff7d 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8006ff2:	61f8      	str	r0, [r7, #28]
        break;
 8006ff4:	e009      	b.n	800700a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ff6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ffa:	61fb      	str	r3, [r7, #28]
        break;
 8006ffc:	e005      	b.n	800700a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006ffe:	2300      	movs	r3, #0
 8007000:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007008:	bf00      	nop
    }

    if (pclk != 0U)
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d019      	beq.n	8007044 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	085a      	lsrs	r2, r3, #1
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	441a      	add	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007022:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	2b0f      	cmp	r3, #15
 8007028:	d909      	bls.n	800703e <UART_SetConfig+0x546>
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007030:	d205      	bcs.n	800703e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	b29a      	uxth	r2, r3
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60da      	str	r2, [r3, #12]
 800703c:	e002      	b.n	8007044 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007050:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007054:	4618      	mov	r0, r3
 8007056:	3728      	adds	r7, #40	@ 0x28
 8007058:	46bd      	mov	sp, r7
 800705a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800705e:	bf00      	nop
 8007060:	40008000 	.word	0x40008000
 8007064:	00f42400 	.word	0x00f42400

08007068 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007074:	f003 0308 	and.w	r3, r3, #8
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00a      	beq.n	8007092 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	430a      	orrs	r2, r1
 8007090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	430a      	orrs	r2, r1
 80070b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	f003 0304 	and.w	r3, r3, #4
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fc:	f003 0310 	and.w	r3, r3, #16
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00a      	beq.n	800711a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	430a      	orrs	r2, r1
 8007118:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800711e:	f003 0320 	and.w	r3, r3, #32
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	430a      	orrs	r2, r1
 800713a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007144:	2b00      	cmp	r3, #0
 8007146:	d01a      	beq.n	800717e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007162:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007166:	d10a      	bne.n	800717e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	430a      	orrs	r2, r1
 800717c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	430a      	orrs	r2, r1
 800719e:	605a      	str	r2, [r3, #4]
  }
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b098      	sub	sp, #96	@ 0x60
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071bc:	f7fb fabc 	bl	8002738 <HAL_GetTick>
 80071c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0308 	and.w	r3, r3, #8
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d12e      	bne.n	800722e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071d4:	9300      	str	r3, [sp, #0]
 80071d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071d8:	2200      	movs	r2, #0
 80071da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f88c 	bl	80072fc <UART_WaitOnFlagUntilTimeout>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d021      	beq.n	800722e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f2:	e853 3f00 	ldrex	r3, [r3]
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	461a      	mov	r2, r3
 8007206:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007208:	647b      	str	r3, [r7, #68]	@ 0x44
 800720a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800720e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e6      	bne.n	80071ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2220      	movs	r2, #32
 8007220:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e062      	b.n	80072f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 0304 	and.w	r3, r3, #4
 8007238:	2b04      	cmp	r3, #4
 800723a:	d149      	bne.n	80072d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800723c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007244:	2200      	movs	r2, #0
 8007246:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 f856 	bl	80072fc <UART_WaitOnFlagUntilTimeout>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d03c      	beq.n	80072d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725e:	e853 3f00 	ldrex	r3, [r3]
 8007262:	623b      	str	r3, [r7, #32]
   return(result);
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800726a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	461a      	mov	r2, r3
 8007272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007274:	633b      	str	r3, [r7, #48]	@ 0x30
 8007276:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007278:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800727a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800727c:	e841 2300 	strex	r3, r2, [r1]
 8007280:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007284:	2b00      	cmp	r3, #0
 8007286:	d1e6      	bne.n	8007256 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3308      	adds	r3, #8
 800728e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	e853 3f00 	ldrex	r3, [r3]
 8007296:	60fb      	str	r3, [r7, #12]
   return(result);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f023 0301 	bic.w	r3, r3, #1
 800729e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	3308      	adds	r3, #8
 80072a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072a8:	61fa      	str	r2, [r7, #28]
 80072aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ac:	69b9      	ldr	r1, [r7, #24]
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	e841 2300 	strex	r3, r2, [r1]
 80072b4:	617b      	str	r3, [r7, #20]
   return(result);
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d1e5      	bne.n	8007288 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2220      	movs	r2, #32
 80072c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e011      	b.n	80072f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2220      	movs	r2, #32
 80072d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2220      	movs	r2, #32
 80072da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3758      	adds	r7, #88	@ 0x58
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	603b      	str	r3, [r7, #0]
 8007308:	4613      	mov	r3, r2
 800730a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800730c:	e04f      	b.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007314:	d04b      	beq.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007316:	f7fb fa0f 	bl	8002738 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	69ba      	ldr	r2, [r7, #24]
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <UART_WaitOnFlagUntilTimeout+0x30>
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d101      	bne.n	8007330 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e04e      	b.n	80073ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0304 	and.w	r3, r3, #4
 800733a:	2b00      	cmp	r3, #0
 800733c:	d037      	beq.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b80      	cmp	r3, #128	@ 0x80
 8007342:	d034      	beq.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2b40      	cmp	r3, #64	@ 0x40
 8007348:	d031      	beq.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	69db      	ldr	r3, [r3, #28]
 8007350:	f003 0308 	and.w	r3, r3, #8
 8007354:	2b08      	cmp	r3, #8
 8007356:	d110      	bne.n	800737a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2208      	movs	r2, #8
 800735e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f000 f85e 	bl	8007422 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2208      	movs	r2, #8
 800736a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e029      	b.n	80073ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007388:	d111      	bne.n	80073ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 f844 	bl	8007422 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2220      	movs	r2, #32
 800739e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e00f      	b.n	80073ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	4013      	ands	r3, r2
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	bf0c      	ite	eq
 80073be:	2301      	moveq	r3, #1
 80073c0:	2300      	movne	r3, #0
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	461a      	mov	r2, r3
 80073c6:	79fb      	ldrb	r3, [r7, #7]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d0a0      	beq.n	800730e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80073d6:	b480      	push	{r7}
 80073d8:	b089      	sub	sp, #36	@ 0x24
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	e853 3f00 	ldrex	r3, [r3]
 80073ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80073f2:	61fb      	str	r3, [r7, #28]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	461a      	mov	r2, r3
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	61bb      	str	r3, [r7, #24]
 80073fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6979      	ldr	r1, [r7, #20]
 8007402:	69ba      	ldr	r2, [r7, #24]
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	613b      	str	r3, [r7, #16]
   return(result);
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e6      	bne.n	80073de <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2220      	movs	r2, #32
 8007414:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007416:	bf00      	nop
 8007418:	3724      	adds	r7, #36	@ 0x24
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007422:	b480      	push	{r7}
 8007424:	b095      	sub	sp, #84	@ 0x54
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007432:	e853 3f00 	ldrex	r3, [r3]
 8007436:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800743e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007448:	643b      	str	r3, [r7, #64]	@ 0x40
 800744a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800744e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007450:	e841 2300 	strex	r3, r2, [r1]
 8007454:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e6      	bne.n	800742a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3308      	adds	r3, #8
 8007462:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6a3b      	ldr	r3, [r7, #32]
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	61fb      	str	r3, [r7, #28]
   return(result);
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	f023 0301 	bic.w	r3, r3, #1
 8007472:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3308      	adds	r3, #8
 800747a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800747c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800747e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007482:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e5      	bne.n	800745c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007494:	2b01      	cmp	r3, #1
 8007496:	d118      	bne.n	80074ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	f023 0310 	bic.w	r3, r3, #16
 80074ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	461a      	mov	r2, r3
 80074b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b6:	61bb      	str	r3, [r7, #24]
 80074b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ba:	6979      	ldr	r1, [r7, #20]
 80074bc:	69ba      	ldr	r2, [r7, #24]
 80074be:	e841 2300 	strex	r3, r2, [r1]
 80074c2:	613b      	str	r3, [r7, #16]
   return(result);
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d1e6      	bne.n	8007498 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80074de:	bf00      	nop
 80074e0:	3754      	adds	r7, #84	@ 0x54
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr

080074ea <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b090      	sub	sp, #64	@ 0x40
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0320 	and.w	r3, r3, #32
 8007502:	2b00      	cmp	r3, #0
 8007504:	d137      	bne.n	8007576 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007508:	2200      	movs	r2, #0
 800750a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800750e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3308      	adds	r3, #8
 8007514:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007518:	e853 3f00 	ldrex	r3, [r3]
 800751c:	623b      	str	r3, [r7, #32]
   return(result);
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007524:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	3308      	adds	r3, #8
 800752c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800752e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007530:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007536:	e841 2300 	strex	r3, r2, [r1]
 800753a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800753c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1e5      	bne.n	800750e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007556:	637b      	str	r3, [r7, #52]	@ 0x34
 8007558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	69b9      	ldr	r1, [r7, #24]
 8007566:	69fa      	ldr	r2, [r7, #28]
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	617b      	str	r3, [r7, #20]
   return(result);
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e6      	bne.n	8007542 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007574:	e002      	b.n	800757c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007576:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007578:	f7fa f9fe 	bl	8001978 <HAL_UART_TxCpltCallback>
}
 800757c:	bf00      	nop
 800757e:	3740      	adds	r7, #64	@ 0x40
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007590:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f7ff fa90 	bl	8006ab8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007598:	bf00      	nop
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ac:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075b2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c6:	2b80      	cmp	r3, #128	@ 0x80
 80075c8:	d109      	bne.n	80075de <UART_DMAError+0x3e>
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	2b21      	cmp	r3, #33	@ 0x21
 80075ce:	d106      	bne.n	80075de <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80075d8:	6978      	ldr	r0, [r7, #20]
 80075da:	f7ff fefc 	bl	80073d6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e8:	2b40      	cmp	r3, #64	@ 0x40
 80075ea:	d109      	bne.n	8007600 <UART_DMAError+0x60>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2b22      	cmp	r3, #34	@ 0x22
 80075f0:	d106      	bne.n	8007600 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80075fa:	6978      	ldr	r0, [r7, #20]
 80075fc:	f7ff ff11 	bl	8007422 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007606:	f043 0210 	orr.w	r2, r3, #16
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007610:	6978      	ldr	r0, [r7, #20]
 8007612:	f7ff fa5b 	bl	8006acc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007616:	bf00      	nop
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b084      	sub	sp, #16
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f7ff fa45 	bl	8006acc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007642:	bf00      	nop
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b088      	sub	sp, #32
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007666:	61fb      	str	r3, [r7, #28]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	461a      	mov	r2, r3
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	61bb      	str	r3, [r7, #24]
 8007672:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	6979      	ldr	r1, [r7, #20]
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	613b      	str	r3, [r7, #16]
   return(result);
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e6      	bne.n	8007652 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2220      	movs	r2, #32
 8007688:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f7fa f971 	bl	8001978 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007696:	bf00      	nop
 8007698:	3720      	adds	r7, #32
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800769e:	b480      	push	{r7}
 80076a0:	b083      	sub	sp, #12
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <__cvt>:
 80076b2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076b6:	ec57 6b10 	vmov	r6, r7, d0
 80076ba:	2f00      	cmp	r7, #0
 80076bc:	460c      	mov	r4, r1
 80076be:	4619      	mov	r1, r3
 80076c0:	463b      	mov	r3, r7
 80076c2:	bfbb      	ittet	lt
 80076c4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80076c8:	461f      	movlt	r7, r3
 80076ca:	2300      	movge	r3, #0
 80076cc:	232d      	movlt	r3, #45	@ 0x2d
 80076ce:	700b      	strb	r3, [r1, #0]
 80076d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076d2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80076d6:	4691      	mov	r9, r2
 80076d8:	f023 0820 	bic.w	r8, r3, #32
 80076dc:	bfbc      	itt	lt
 80076de:	4632      	movlt	r2, r6
 80076e0:	4616      	movlt	r6, r2
 80076e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076e6:	d005      	beq.n	80076f4 <__cvt+0x42>
 80076e8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076ec:	d100      	bne.n	80076f0 <__cvt+0x3e>
 80076ee:	3401      	adds	r4, #1
 80076f0:	2102      	movs	r1, #2
 80076f2:	e000      	b.n	80076f6 <__cvt+0x44>
 80076f4:	2103      	movs	r1, #3
 80076f6:	ab03      	add	r3, sp, #12
 80076f8:	9301      	str	r3, [sp, #4]
 80076fa:	ab02      	add	r3, sp, #8
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	ec47 6b10 	vmov	d0, r6, r7
 8007702:	4653      	mov	r3, sl
 8007704:	4622      	mov	r2, r4
 8007706:	f000 ff4b 	bl	80085a0 <_dtoa_r>
 800770a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800770e:	4605      	mov	r5, r0
 8007710:	d119      	bne.n	8007746 <__cvt+0x94>
 8007712:	f019 0f01 	tst.w	r9, #1
 8007716:	d00e      	beq.n	8007736 <__cvt+0x84>
 8007718:	eb00 0904 	add.w	r9, r0, r4
 800771c:	2200      	movs	r2, #0
 800771e:	2300      	movs	r3, #0
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f9 f9d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007728:	b108      	cbz	r0, 800772e <__cvt+0x7c>
 800772a:	f8cd 900c 	str.w	r9, [sp, #12]
 800772e:	2230      	movs	r2, #48	@ 0x30
 8007730:	9b03      	ldr	r3, [sp, #12]
 8007732:	454b      	cmp	r3, r9
 8007734:	d31e      	bcc.n	8007774 <__cvt+0xc2>
 8007736:	9b03      	ldr	r3, [sp, #12]
 8007738:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800773a:	1b5b      	subs	r3, r3, r5
 800773c:	4628      	mov	r0, r5
 800773e:	6013      	str	r3, [r2, #0]
 8007740:	b004      	add	sp, #16
 8007742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007746:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800774a:	eb00 0904 	add.w	r9, r0, r4
 800774e:	d1e5      	bne.n	800771c <__cvt+0x6a>
 8007750:	7803      	ldrb	r3, [r0, #0]
 8007752:	2b30      	cmp	r3, #48	@ 0x30
 8007754:	d10a      	bne.n	800776c <__cvt+0xba>
 8007756:	2200      	movs	r2, #0
 8007758:	2300      	movs	r3, #0
 800775a:	4630      	mov	r0, r6
 800775c:	4639      	mov	r1, r7
 800775e:	f7f9 f9b3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007762:	b918      	cbnz	r0, 800776c <__cvt+0xba>
 8007764:	f1c4 0401 	rsb	r4, r4, #1
 8007768:	f8ca 4000 	str.w	r4, [sl]
 800776c:	f8da 3000 	ldr.w	r3, [sl]
 8007770:	4499      	add	r9, r3
 8007772:	e7d3      	b.n	800771c <__cvt+0x6a>
 8007774:	1c59      	adds	r1, r3, #1
 8007776:	9103      	str	r1, [sp, #12]
 8007778:	701a      	strb	r2, [r3, #0]
 800777a:	e7d9      	b.n	8007730 <__cvt+0x7e>

0800777c <__exponent>:
 800777c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800777e:	2900      	cmp	r1, #0
 8007780:	bfba      	itte	lt
 8007782:	4249      	neglt	r1, r1
 8007784:	232d      	movlt	r3, #45	@ 0x2d
 8007786:	232b      	movge	r3, #43	@ 0x2b
 8007788:	2909      	cmp	r1, #9
 800778a:	7002      	strb	r2, [r0, #0]
 800778c:	7043      	strb	r3, [r0, #1]
 800778e:	dd29      	ble.n	80077e4 <__exponent+0x68>
 8007790:	f10d 0307 	add.w	r3, sp, #7
 8007794:	461d      	mov	r5, r3
 8007796:	270a      	movs	r7, #10
 8007798:	461a      	mov	r2, r3
 800779a:	fbb1 f6f7 	udiv	r6, r1, r7
 800779e:	fb07 1416 	mls	r4, r7, r6, r1
 80077a2:	3430      	adds	r4, #48	@ 0x30
 80077a4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80077a8:	460c      	mov	r4, r1
 80077aa:	2c63      	cmp	r4, #99	@ 0x63
 80077ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80077b0:	4631      	mov	r1, r6
 80077b2:	dcf1      	bgt.n	8007798 <__exponent+0x1c>
 80077b4:	3130      	adds	r1, #48	@ 0x30
 80077b6:	1e94      	subs	r4, r2, #2
 80077b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80077bc:	1c41      	adds	r1, r0, #1
 80077be:	4623      	mov	r3, r4
 80077c0:	42ab      	cmp	r3, r5
 80077c2:	d30a      	bcc.n	80077da <__exponent+0x5e>
 80077c4:	f10d 0309 	add.w	r3, sp, #9
 80077c8:	1a9b      	subs	r3, r3, r2
 80077ca:	42ac      	cmp	r4, r5
 80077cc:	bf88      	it	hi
 80077ce:	2300      	movhi	r3, #0
 80077d0:	3302      	adds	r3, #2
 80077d2:	4403      	add	r3, r0
 80077d4:	1a18      	subs	r0, r3, r0
 80077d6:	b003      	add	sp, #12
 80077d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077e2:	e7ed      	b.n	80077c0 <__exponent+0x44>
 80077e4:	2330      	movs	r3, #48	@ 0x30
 80077e6:	3130      	adds	r1, #48	@ 0x30
 80077e8:	7083      	strb	r3, [r0, #2]
 80077ea:	70c1      	strb	r1, [r0, #3]
 80077ec:	1d03      	adds	r3, r0, #4
 80077ee:	e7f1      	b.n	80077d4 <__exponent+0x58>

080077f0 <_printf_float>:
 80077f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f4:	b08d      	sub	sp, #52	@ 0x34
 80077f6:	460c      	mov	r4, r1
 80077f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80077fc:	4616      	mov	r6, r2
 80077fe:	461f      	mov	r7, r3
 8007800:	4605      	mov	r5, r0
 8007802:	f000 fdbd 	bl	8008380 <_localeconv_r>
 8007806:	6803      	ldr	r3, [r0, #0]
 8007808:	9304      	str	r3, [sp, #16]
 800780a:	4618      	mov	r0, r3
 800780c:	f7f8 fd30 	bl	8000270 <strlen>
 8007810:	2300      	movs	r3, #0
 8007812:	930a      	str	r3, [sp, #40]	@ 0x28
 8007814:	f8d8 3000 	ldr.w	r3, [r8]
 8007818:	9005      	str	r0, [sp, #20]
 800781a:	3307      	adds	r3, #7
 800781c:	f023 0307 	bic.w	r3, r3, #7
 8007820:	f103 0208 	add.w	r2, r3, #8
 8007824:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007828:	f8d4 b000 	ldr.w	fp, [r4]
 800782c:	f8c8 2000 	str.w	r2, [r8]
 8007830:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007834:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007838:	9307      	str	r3, [sp, #28]
 800783a:	f8cd 8018 	str.w	r8, [sp, #24]
 800783e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007842:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007846:	4b9c      	ldr	r3, [pc, #624]	@ (8007ab8 <_printf_float+0x2c8>)
 8007848:	f04f 32ff 	mov.w	r2, #4294967295
 800784c:	f7f9 f96e 	bl	8000b2c <__aeabi_dcmpun>
 8007850:	bb70      	cbnz	r0, 80078b0 <_printf_float+0xc0>
 8007852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007856:	4b98      	ldr	r3, [pc, #608]	@ (8007ab8 <_printf_float+0x2c8>)
 8007858:	f04f 32ff 	mov.w	r2, #4294967295
 800785c:	f7f9 f948 	bl	8000af0 <__aeabi_dcmple>
 8007860:	bb30      	cbnz	r0, 80078b0 <_printf_float+0xc0>
 8007862:	2200      	movs	r2, #0
 8007864:	2300      	movs	r3, #0
 8007866:	4640      	mov	r0, r8
 8007868:	4649      	mov	r1, r9
 800786a:	f7f9 f937 	bl	8000adc <__aeabi_dcmplt>
 800786e:	b110      	cbz	r0, 8007876 <_printf_float+0x86>
 8007870:	232d      	movs	r3, #45	@ 0x2d
 8007872:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007876:	4a91      	ldr	r2, [pc, #580]	@ (8007abc <_printf_float+0x2cc>)
 8007878:	4b91      	ldr	r3, [pc, #580]	@ (8007ac0 <_printf_float+0x2d0>)
 800787a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800787e:	bf8c      	ite	hi
 8007880:	4690      	movhi	r8, r2
 8007882:	4698      	movls	r8, r3
 8007884:	2303      	movs	r3, #3
 8007886:	6123      	str	r3, [r4, #16]
 8007888:	f02b 0304 	bic.w	r3, fp, #4
 800788c:	6023      	str	r3, [r4, #0]
 800788e:	f04f 0900 	mov.w	r9, #0
 8007892:	9700      	str	r7, [sp, #0]
 8007894:	4633      	mov	r3, r6
 8007896:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007898:	4621      	mov	r1, r4
 800789a:	4628      	mov	r0, r5
 800789c:	f000 f9d2 	bl	8007c44 <_printf_common>
 80078a0:	3001      	adds	r0, #1
 80078a2:	f040 808d 	bne.w	80079c0 <_printf_float+0x1d0>
 80078a6:	f04f 30ff 	mov.w	r0, #4294967295
 80078aa:	b00d      	add	sp, #52	@ 0x34
 80078ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b0:	4642      	mov	r2, r8
 80078b2:	464b      	mov	r3, r9
 80078b4:	4640      	mov	r0, r8
 80078b6:	4649      	mov	r1, r9
 80078b8:	f7f9 f938 	bl	8000b2c <__aeabi_dcmpun>
 80078bc:	b140      	cbz	r0, 80078d0 <_printf_float+0xe0>
 80078be:	464b      	mov	r3, r9
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	bfbc      	itt	lt
 80078c4:	232d      	movlt	r3, #45	@ 0x2d
 80078c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80078ca:	4a7e      	ldr	r2, [pc, #504]	@ (8007ac4 <_printf_float+0x2d4>)
 80078cc:	4b7e      	ldr	r3, [pc, #504]	@ (8007ac8 <_printf_float+0x2d8>)
 80078ce:	e7d4      	b.n	800787a <_printf_float+0x8a>
 80078d0:	6863      	ldr	r3, [r4, #4]
 80078d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80078d6:	9206      	str	r2, [sp, #24]
 80078d8:	1c5a      	adds	r2, r3, #1
 80078da:	d13b      	bne.n	8007954 <_printf_float+0x164>
 80078dc:	2306      	movs	r3, #6
 80078de:	6063      	str	r3, [r4, #4]
 80078e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80078e4:	2300      	movs	r3, #0
 80078e6:	6022      	str	r2, [r4, #0]
 80078e8:	9303      	str	r3, [sp, #12]
 80078ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80078ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80078f0:	ab09      	add	r3, sp, #36	@ 0x24
 80078f2:	9300      	str	r3, [sp, #0]
 80078f4:	6861      	ldr	r1, [r4, #4]
 80078f6:	ec49 8b10 	vmov	d0, r8, r9
 80078fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80078fe:	4628      	mov	r0, r5
 8007900:	f7ff fed7 	bl	80076b2 <__cvt>
 8007904:	9b06      	ldr	r3, [sp, #24]
 8007906:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007908:	2b47      	cmp	r3, #71	@ 0x47
 800790a:	4680      	mov	r8, r0
 800790c:	d129      	bne.n	8007962 <_printf_float+0x172>
 800790e:	1cc8      	adds	r0, r1, #3
 8007910:	db02      	blt.n	8007918 <_printf_float+0x128>
 8007912:	6863      	ldr	r3, [r4, #4]
 8007914:	4299      	cmp	r1, r3
 8007916:	dd41      	ble.n	800799c <_printf_float+0x1ac>
 8007918:	f1aa 0a02 	sub.w	sl, sl, #2
 800791c:	fa5f fa8a 	uxtb.w	sl, sl
 8007920:	3901      	subs	r1, #1
 8007922:	4652      	mov	r2, sl
 8007924:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007928:	9109      	str	r1, [sp, #36]	@ 0x24
 800792a:	f7ff ff27 	bl	800777c <__exponent>
 800792e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007930:	1813      	adds	r3, r2, r0
 8007932:	2a01      	cmp	r2, #1
 8007934:	4681      	mov	r9, r0
 8007936:	6123      	str	r3, [r4, #16]
 8007938:	dc02      	bgt.n	8007940 <_printf_float+0x150>
 800793a:	6822      	ldr	r2, [r4, #0]
 800793c:	07d2      	lsls	r2, r2, #31
 800793e:	d501      	bpl.n	8007944 <_printf_float+0x154>
 8007940:	3301      	adds	r3, #1
 8007942:	6123      	str	r3, [r4, #16]
 8007944:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007948:	2b00      	cmp	r3, #0
 800794a:	d0a2      	beq.n	8007892 <_printf_float+0xa2>
 800794c:	232d      	movs	r3, #45	@ 0x2d
 800794e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007952:	e79e      	b.n	8007892 <_printf_float+0xa2>
 8007954:	9a06      	ldr	r2, [sp, #24]
 8007956:	2a47      	cmp	r2, #71	@ 0x47
 8007958:	d1c2      	bne.n	80078e0 <_printf_float+0xf0>
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1c0      	bne.n	80078e0 <_printf_float+0xf0>
 800795e:	2301      	movs	r3, #1
 8007960:	e7bd      	b.n	80078de <_printf_float+0xee>
 8007962:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007966:	d9db      	bls.n	8007920 <_printf_float+0x130>
 8007968:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800796c:	d118      	bne.n	80079a0 <_printf_float+0x1b0>
 800796e:	2900      	cmp	r1, #0
 8007970:	6863      	ldr	r3, [r4, #4]
 8007972:	dd0b      	ble.n	800798c <_printf_float+0x19c>
 8007974:	6121      	str	r1, [r4, #16]
 8007976:	b913      	cbnz	r3, 800797e <_printf_float+0x18e>
 8007978:	6822      	ldr	r2, [r4, #0]
 800797a:	07d0      	lsls	r0, r2, #31
 800797c:	d502      	bpl.n	8007984 <_printf_float+0x194>
 800797e:	3301      	adds	r3, #1
 8007980:	440b      	add	r3, r1
 8007982:	6123      	str	r3, [r4, #16]
 8007984:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007986:	f04f 0900 	mov.w	r9, #0
 800798a:	e7db      	b.n	8007944 <_printf_float+0x154>
 800798c:	b913      	cbnz	r3, 8007994 <_printf_float+0x1a4>
 800798e:	6822      	ldr	r2, [r4, #0]
 8007990:	07d2      	lsls	r2, r2, #31
 8007992:	d501      	bpl.n	8007998 <_printf_float+0x1a8>
 8007994:	3302      	adds	r3, #2
 8007996:	e7f4      	b.n	8007982 <_printf_float+0x192>
 8007998:	2301      	movs	r3, #1
 800799a:	e7f2      	b.n	8007982 <_printf_float+0x192>
 800799c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80079a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079a2:	4299      	cmp	r1, r3
 80079a4:	db05      	blt.n	80079b2 <_printf_float+0x1c2>
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	6121      	str	r1, [r4, #16]
 80079aa:	07d8      	lsls	r0, r3, #31
 80079ac:	d5ea      	bpl.n	8007984 <_printf_float+0x194>
 80079ae:	1c4b      	adds	r3, r1, #1
 80079b0:	e7e7      	b.n	8007982 <_printf_float+0x192>
 80079b2:	2900      	cmp	r1, #0
 80079b4:	bfd4      	ite	le
 80079b6:	f1c1 0202 	rsble	r2, r1, #2
 80079ba:	2201      	movgt	r2, #1
 80079bc:	4413      	add	r3, r2
 80079be:	e7e0      	b.n	8007982 <_printf_float+0x192>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	055a      	lsls	r2, r3, #21
 80079c4:	d407      	bmi.n	80079d6 <_printf_float+0x1e6>
 80079c6:	6923      	ldr	r3, [r4, #16]
 80079c8:	4642      	mov	r2, r8
 80079ca:	4631      	mov	r1, r6
 80079cc:	4628      	mov	r0, r5
 80079ce:	47b8      	blx	r7
 80079d0:	3001      	adds	r0, #1
 80079d2:	d12b      	bne.n	8007a2c <_printf_float+0x23c>
 80079d4:	e767      	b.n	80078a6 <_printf_float+0xb6>
 80079d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079da:	f240 80dd 	bls.w	8007b98 <_printf_float+0x3a8>
 80079de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079e2:	2200      	movs	r2, #0
 80079e4:	2300      	movs	r3, #0
 80079e6:	f7f9 f86f 	bl	8000ac8 <__aeabi_dcmpeq>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	d033      	beq.n	8007a56 <_printf_float+0x266>
 80079ee:	4a37      	ldr	r2, [pc, #220]	@ (8007acc <_printf_float+0x2dc>)
 80079f0:	2301      	movs	r3, #1
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	f43f af54 	beq.w	80078a6 <_printf_float+0xb6>
 80079fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a02:	4543      	cmp	r3, r8
 8007a04:	db02      	blt.n	8007a0c <_printf_float+0x21c>
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	07d8      	lsls	r0, r3, #31
 8007a0a:	d50f      	bpl.n	8007a2c <_printf_float+0x23c>
 8007a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a10:	4631      	mov	r1, r6
 8007a12:	4628      	mov	r0, r5
 8007a14:	47b8      	blx	r7
 8007a16:	3001      	adds	r0, #1
 8007a18:	f43f af45 	beq.w	80078a6 <_printf_float+0xb6>
 8007a1c:	f04f 0900 	mov.w	r9, #0
 8007a20:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a24:	f104 0a1a 	add.w	sl, r4, #26
 8007a28:	45c8      	cmp	r8, r9
 8007a2a:	dc09      	bgt.n	8007a40 <_printf_float+0x250>
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	079b      	lsls	r3, r3, #30
 8007a30:	f100 8103 	bmi.w	8007c3a <_printf_float+0x44a>
 8007a34:	68e0      	ldr	r0, [r4, #12]
 8007a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a38:	4298      	cmp	r0, r3
 8007a3a:	bfb8      	it	lt
 8007a3c:	4618      	movlt	r0, r3
 8007a3e:	e734      	b.n	80078aa <_printf_float+0xba>
 8007a40:	2301      	movs	r3, #1
 8007a42:	4652      	mov	r2, sl
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	47b8      	blx	r7
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	f43f af2b 	beq.w	80078a6 <_printf_float+0xb6>
 8007a50:	f109 0901 	add.w	r9, r9, #1
 8007a54:	e7e8      	b.n	8007a28 <_printf_float+0x238>
 8007a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	dc39      	bgt.n	8007ad0 <_printf_float+0x2e0>
 8007a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8007acc <_printf_float+0x2dc>)
 8007a5e:	2301      	movs	r3, #1
 8007a60:	4631      	mov	r1, r6
 8007a62:	4628      	mov	r0, r5
 8007a64:	47b8      	blx	r7
 8007a66:	3001      	adds	r0, #1
 8007a68:	f43f af1d 	beq.w	80078a6 <_printf_float+0xb6>
 8007a6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a70:	ea59 0303 	orrs.w	r3, r9, r3
 8007a74:	d102      	bne.n	8007a7c <_printf_float+0x28c>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	07d9      	lsls	r1, r3, #31
 8007a7a:	d5d7      	bpl.n	8007a2c <_printf_float+0x23c>
 8007a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a80:	4631      	mov	r1, r6
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b8      	blx	r7
 8007a86:	3001      	adds	r0, #1
 8007a88:	f43f af0d 	beq.w	80078a6 <_printf_float+0xb6>
 8007a8c:	f04f 0a00 	mov.w	sl, #0
 8007a90:	f104 0b1a 	add.w	fp, r4, #26
 8007a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a96:	425b      	negs	r3, r3
 8007a98:	4553      	cmp	r3, sl
 8007a9a:	dc01      	bgt.n	8007aa0 <_printf_float+0x2b0>
 8007a9c:	464b      	mov	r3, r9
 8007a9e:	e793      	b.n	80079c8 <_printf_float+0x1d8>
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	465a      	mov	r2, fp
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	47b8      	blx	r7
 8007aaa:	3001      	adds	r0, #1
 8007aac:	f43f aefb 	beq.w	80078a6 <_printf_float+0xb6>
 8007ab0:	f10a 0a01 	add.w	sl, sl, #1
 8007ab4:	e7ee      	b.n	8007a94 <_printf_float+0x2a4>
 8007ab6:	bf00      	nop
 8007ab8:	7fefffff 	.word	0x7fefffff
 8007abc:	0800a35c 	.word	0x0800a35c
 8007ac0:	0800a358 	.word	0x0800a358
 8007ac4:	0800a364 	.word	0x0800a364
 8007ac8:	0800a360 	.word	0x0800a360
 8007acc:	0800a368 	.word	0x0800a368
 8007ad0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ad2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ad6:	4553      	cmp	r3, sl
 8007ad8:	bfa8      	it	ge
 8007ada:	4653      	movge	r3, sl
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	4699      	mov	r9, r3
 8007ae0:	dc36      	bgt.n	8007b50 <_printf_float+0x360>
 8007ae2:	f04f 0b00 	mov.w	fp, #0
 8007ae6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aea:	f104 021a 	add.w	r2, r4, #26
 8007aee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007af0:	9306      	str	r3, [sp, #24]
 8007af2:	eba3 0309 	sub.w	r3, r3, r9
 8007af6:	455b      	cmp	r3, fp
 8007af8:	dc31      	bgt.n	8007b5e <_printf_float+0x36e>
 8007afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007afc:	459a      	cmp	sl, r3
 8007afe:	dc3a      	bgt.n	8007b76 <_printf_float+0x386>
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d437      	bmi.n	8007b76 <_printf_float+0x386>
 8007b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b08:	ebaa 0903 	sub.w	r9, sl, r3
 8007b0c:	9b06      	ldr	r3, [sp, #24]
 8007b0e:	ebaa 0303 	sub.w	r3, sl, r3
 8007b12:	4599      	cmp	r9, r3
 8007b14:	bfa8      	it	ge
 8007b16:	4699      	movge	r9, r3
 8007b18:	f1b9 0f00 	cmp.w	r9, #0
 8007b1c:	dc33      	bgt.n	8007b86 <_printf_float+0x396>
 8007b1e:	f04f 0800 	mov.w	r8, #0
 8007b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b26:	f104 0b1a 	add.w	fp, r4, #26
 8007b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2c:	ebaa 0303 	sub.w	r3, sl, r3
 8007b30:	eba3 0309 	sub.w	r3, r3, r9
 8007b34:	4543      	cmp	r3, r8
 8007b36:	f77f af79 	ble.w	8007a2c <_printf_float+0x23c>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	465a      	mov	r2, fp
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4628      	mov	r0, r5
 8007b42:	47b8      	blx	r7
 8007b44:	3001      	adds	r0, #1
 8007b46:	f43f aeae 	beq.w	80078a6 <_printf_float+0xb6>
 8007b4a:	f108 0801 	add.w	r8, r8, #1
 8007b4e:	e7ec      	b.n	8007b2a <_printf_float+0x33a>
 8007b50:	4642      	mov	r2, r8
 8007b52:	4631      	mov	r1, r6
 8007b54:	4628      	mov	r0, r5
 8007b56:	47b8      	blx	r7
 8007b58:	3001      	adds	r0, #1
 8007b5a:	d1c2      	bne.n	8007ae2 <_printf_float+0x2f2>
 8007b5c:	e6a3      	b.n	80078a6 <_printf_float+0xb6>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	4631      	mov	r1, r6
 8007b62:	4628      	mov	r0, r5
 8007b64:	9206      	str	r2, [sp, #24]
 8007b66:	47b8      	blx	r7
 8007b68:	3001      	adds	r0, #1
 8007b6a:	f43f ae9c 	beq.w	80078a6 <_printf_float+0xb6>
 8007b6e:	9a06      	ldr	r2, [sp, #24]
 8007b70:	f10b 0b01 	add.w	fp, fp, #1
 8007b74:	e7bb      	b.n	8007aee <_printf_float+0x2fe>
 8007b76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	47b8      	blx	r7
 8007b80:	3001      	adds	r0, #1
 8007b82:	d1c0      	bne.n	8007b06 <_printf_float+0x316>
 8007b84:	e68f      	b.n	80078a6 <_printf_float+0xb6>
 8007b86:	9a06      	ldr	r2, [sp, #24]
 8007b88:	464b      	mov	r3, r9
 8007b8a:	4442      	add	r2, r8
 8007b8c:	4631      	mov	r1, r6
 8007b8e:	4628      	mov	r0, r5
 8007b90:	47b8      	blx	r7
 8007b92:	3001      	adds	r0, #1
 8007b94:	d1c3      	bne.n	8007b1e <_printf_float+0x32e>
 8007b96:	e686      	b.n	80078a6 <_printf_float+0xb6>
 8007b98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b9c:	f1ba 0f01 	cmp.w	sl, #1
 8007ba0:	dc01      	bgt.n	8007ba6 <_printf_float+0x3b6>
 8007ba2:	07db      	lsls	r3, r3, #31
 8007ba4:	d536      	bpl.n	8007c14 <_printf_float+0x424>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4642      	mov	r2, r8
 8007baa:	4631      	mov	r1, r6
 8007bac:	4628      	mov	r0, r5
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	f43f ae78 	beq.w	80078a6 <_printf_float+0xb6>
 8007bb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bba:	4631      	mov	r1, r6
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b8      	blx	r7
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f43f ae70 	beq.w	80078a6 <_printf_float+0xb6>
 8007bc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bca:	2200      	movs	r2, #0
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bd2:	f7f8 ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bd6:	b9c0      	cbnz	r0, 8007c0a <_printf_float+0x41a>
 8007bd8:	4653      	mov	r3, sl
 8007bda:	f108 0201 	add.w	r2, r8, #1
 8007bde:	4631      	mov	r1, r6
 8007be0:	4628      	mov	r0, r5
 8007be2:	47b8      	blx	r7
 8007be4:	3001      	adds	r0, #1
 8007be6:	d10c      	bne.n	8007c02 <_printf_float+0x412>
 8007be8:	e65d      	b.n	80078a6 <_printf_float+0xb6>
 8007bea:	2301      	movs	r3, #1
 8007bec:	465a      	mov	r2, fp
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	47b8      	blx	r7
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	f43f ae56 	beq.w	80078a6 <_printf_float+0xb6>
 8007bfa:	f108 0801 	add.w	r8, r8, #1
 8007bfe:	45d0      	cmp	r8, sl
 8007c00:	dbf3      	blt.n	8007bea <_printf_float+0x3fa>
 8007c02:	464b      	mov	r3, r9
 8007c04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c08:	e6df      	b.n	80079ca <_printf_float+0x1da>
 8007c0a:	f04f 0800 	mov.w	r8, #0
 8007c0e:	f104 0b1a 	add.w	fp, r4, #26
 8007c12:	e7f4      	b.n	8007bfe <_printf_float+0x40e>
 8007c14:	2301      	movs	r3, #1
 8007c16:	4642      	mov	r2, r8
 8007c18:	e7e1      	b.n	8007bde <_printf_float+0x3ee>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	464a      	mov	r2, r9
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4628      	mov	r0, r5
 8007c22:	47b8      	blx	r7
 8007c24:	3001      	adds	r0, #1
 8007c26:	f43f ae3e 	beq.w	80078a6 <_printf_float+0xb6>
 8007c2a:	f108 0801 	add.w	r8, r8, #1
 8007c2e:	68e3      	ldr	r3, [r4, #12]
 8007c30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c32:	1a5b      	subs	r3, r3, r1
 8007c34:	4543      	cmp	r3, r8
 8007c36:	dcf0      	bgt.n	8007c1a <_printf_float+0x42a>
 8007c38:	e6fc      	b.n	8007a34 <_printf_float+0x244>
 8007c3a:	f04f 0800 	mov.w	r8, #0
 8007c3e:	f104 0919 	add.w	r9, r4, #25
 8007c42:	e7f4      	b.n	8007c2e <_printf_float+0x43e>

08007c44 <_printf_common>:
 8007c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c48:	4616      	mov	r6, r2
 8007c4a:	4698      	mov	r8, r3
 8007c4c:	688a      	ldr	r2, [r1, #8]
 8007c4e:	690b      	ldr	r3, [r1, #16]
 8007c50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c54:	4293      	cmp	r3, r2
 8007c56:	bfb8      	it	lt
 8007c58:	4613      	movlt	r3, r2
 8007c5a:	6033      	str	r3, [r6, #0]
 8007c5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c60:	4607      	mov	r7, r0
 8007c62:	460c      	mov	r4, r1
 8007c64:	b10a      	cbz	r2, 8007c6a <_printf_common+0x26>
 8007c66:	3301      	adds	r3, #1
 8007c68:	6033      	str	r3, [r6, #0]
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	0699      	lsls	r1, r3, #26
 8007c6e:	bf42      	ittt	mi
 8007c70:	6833      	ldrmi	r3, [r6, #0]
 8007c72:	3302      	addmi	r3, #2
 8007c74:	6033      	strmi	r3, [r6, #0]
 8007c76:	6825      	ldr	r5, [r4, #0]
 8007c78:	f015 0506 	ands.w	r5, r5, #6
 8007c7c:	d106      	bne.n	8007c8c <_printf_common+0x48>
 8007c7e:	f104 0a19 	add.w	sl, r4, #25
 8007c82:	68e3      	ldr	r3, [r4, #12]
 8007c84:	6832      	ldr	r2, [r6, #0]
 8007c86:	1a9b      	subs	r3, r3, r2
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	dc26      	bgt.n	8007cda <_printf_common+0x96>
 8007c8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c90:	6822      	ldr	r2, [r4, #0]
 8007c92:	3b00      	subs	r3, #0
 8007c94:	bf18      	it	ne
 8007c96:	2301      	movne	r3, #1
 8007c98:	0692      	lsls	r2, r2, #26
 8007c9a:	d42b      	bmi.n	8007cf4 <_printf_common+0xb0>
 8007c9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	47c8      	blx	r9
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	d01e      	beq.n	8007ce8 <_printf_common+0xa4>
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	6922      	ldr	r2, [r4, #16]
 8007cae:	f003 0306 	and.w	r3, r3, #6
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	bf02      	ittt	eq
 8007cb6:	68e5      	ldreq	r5, [r4, #12]
 8007cb8:	6833      	ldreq	r3, [r6, #0]
 8007cba:	1aed      	subeq	r5, r5, r3
 8007cbc:	68a3      	ldr	r3, [r4, #8]
 8007cbe:	bf0c      	ite	eq
 8007cc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cc4:	2500      	movne	r5, #0
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	bfc4      	itt	gt
 8007cca:	1a9b      	subgt	r3, r3, r2
 8007ccc:	18ed      	addgt	r5, r5, r3
 8007cce:	2600      	movs	r6, #0
 8007cd0:	341a      	adds	r4, #26
 8007cd2:	42b5      	cmp	r5, r6
 8007cd4:	d11a      	bne.n	8007d0c <_printf_common+0xc8>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e008      	b.n	8007cec <_printf_common+0xa8>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4652      	mov	r2, sl
 8007cde:	4641      	mov	r1, r8
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	47c8      	blx	r9
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d103      	bne.n	8007cf0 <_printf_common+0xac>
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cf0:	3501      	adds	r5, #1
 8007cf2:	e7c6      	b.n	8007c82 <_printf_common+0x3e>
 8007cf4:	18e1      	adds	r1, r4, r3
 8007cf6:	1c5a      	adds	r2, r3, #1
 8007cf8:	2030      	movs	r0, #48	@ 0x30
 8007cfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cfe:	4422      	add	r2, r4
 8007d00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d08:	3302      	adds	r3, #2
 8007d0a:	e7c7      	b.n	8007c9c <_printf_common+0x58>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	4622      	mov	r2, r4
 8007d10:	4641      	mov	r1, r8
 8007d12:	4638      	mov	r0, r7
 8007d14:	47c8      	blx	r9
 8007d16:	3001      	adds	r0, #1
 8007d18:	d0e6      	beq.n	8007ce8 <_printf_common+0xa4>
 8007d1a:	3601      	adds	r6, #1
 8007d1c:	e7d9      	b.n	8007cd2 <_printf_common+0x8e>
	...

08007d20 <_printf_i>:
 8007d20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d24:	7e0f      	ldrb	r7, [r1, #24]
 8007d26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d28:	2f78      	cmp	r7, #120	@ 0x78
 8007d2a:	4691      	mov	r9, r2
 8007d2c:	4680      	mov	r8, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	469a      	mov	sl, r3
 8007d32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d36:	d807      	bhi.n	8007d48 <_printf_i+0x28>
 8007d38:	2f62      	cmp	r7, #98	@ 0x62
 8007d3a:	d80a      	bhi.n	8007d52 <_printf_i+0x32>
 8007d3c:	2f00      	cmp	r7, #0
 8007d3e:	f000 80d1 	beq.w	8007ee4 <_printf_i+0x1c4>
 8007d42:	2f58      	cmp	r7, #88	@ 0x58
 8007d44:	f000 80b8 	beq.w	8007eb8 <_printf_i+0x198>
 8007d48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d50:	e03a      	b.n	8007dc8 <_printf_i+0xa8>
 8007d52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d56:	2b15      	cmp	r3, #21
 8007d58:	d8f6      	bhi.n	8007d48 <_printf_i+0x28>
 8007d5a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d60 <_printf_i+0x40>)
 8007d5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d60:	08007db9 	.word	0x08007db9
 8007d64:	08007dcd 	.word	0x08007dcd
 8007d68:	08007d49 	.word	0x08007d49
 8007d6c:	08007d49 	.word	0x08007d49
 8007d70:	08007d49 	.word	0x08007d49
 8007d74:	08007d49 	.word	0x08007d49
 8007d78:	08007dcd 	.word	0x08007dcd
 8007d7c:	08007d49 	.word	0x08007d49
 8007d80:	08007d49 	.word	0x08007d49
 8007d84:	08007d49 	.word	0x08007d49
 8007d88:	08007d49 	.word	0x08007d49
 8007d8c:	08007ecb 	.word	0x08007ecb
 8007d90:	08007df7 	.word	0x08007df7
 8007d94:	08007e85 	.word	0x08007e85
 8007d98:	08007d49 	.word	0x08007d49
 8007d9c:	08007d49 	.word	0x08007d49
 8007da0:	08007eed 	.word	0x08007eed
 8007da4:	08007d49 	.word	0x08007d49
 8007da8:	08007df7 	.word	0x08007df7
 8007dac:	08007d49 	.word	0x08007d49
 8007db0:	08007d49 	.word	0x08007d49
 8007db4:	08007e8d 	.word	0x08007e8d
 8007db8:	6833      	ldr	r3, [r6, #0]
 8007dba:	1d1a      	adds	r2, r3, #4
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	6032      	str	r2, [r6, #0]
 8007dc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e09c      	b.n	8007f06 <_printf_i+0x1e6>
 8007dcc:	6833      	ldr	r3, [r6, #0]
 8007dce:	6820      	ldr	r0, [r4, #0]
 8007dd0:	1d19      	adds	r1, r3, #4
 8007dd2:	6031      	str	r1, [r6, #0]
 8007dd4:	0606      	lsls	r6, r0, #24
 8007dd6:	d501      	bpl.n	8007ddc <_printf_i+0xbc>
 8007dd8:	681d      	ldr	r5, [r3, #0]
 8007dda:	e003      	b.n	8007de4 <_printf_i+0xc4>
 8007ddc:	0645      	lsls	r5, r0, #25
 8007dde:	d5fb      	bpl.n	8007dd8 <_printf_i+0xb8>
 8007de0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007de4:	2d00      	cmp	r5, #0
 8007de6:	da03      	bge.n	8007df0 <_printf_i+0xd0>
 8007de8:	232d      	movs	r3, #45	@ 0x2d
 8007dea:	426d      	negs	r5, r5
 8007dec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007df0:	4858      	ldr	r0, [pc, #352]	@ (8007f54 <_printf_i+0x234>)
 8007df2:	230a      	movs	r3, #10
 8007df4:	e011      	b.n	8007e1a <_printf_i+0xfa>
 8007df6:	6821      	ldr	r1, [r4, #0]
 8007df8:	6833      	ldr	r3, [r6, #0]
 8007dfa:	0608      	lsls	r0, r1, #24
 8007dfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e00:	d402      	bmi.n	8007e08 <_printf_i+0xe8>
 8007e02:	0649      	lsls	r1, r1, #25
 8007e04:	bf48      	it	mi
 8007e06:	b2ad      	uxthmi	r5, r5
 8007e08:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e0a:	4852      	ldr	r0, [pc, #328]	@ (8007f54 <_printf_i+0x234>)
 8007e0c:	6033      	str	r3, [r6, #0]
 8007e0e:	bf14      	ite	ne
 8007e10:	230a      	movne	r3, #10
 8007e12:	2308      	moveq	r3, #8
 8007e14:	2100      	movs	r1, #0
 8007e16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e1a:	6866      	ldr	r6, [r4, #4]
 8007e1c:	60a6      	str	r6, [r4, #8]
 8007e1e:	2e00      	cmp	r6, #0
 8007e20:	db05      	blt.n	8007e2e <_printf_i+0x10e>
 8007e22:	6821      	ldr	r1, [r4, #0]
 8007e24:	432e      	orrs	r6, r5
 8007e26:	f021 0104 	bic.w	r1, r1, #4
 8007e2a:	6021      	str	r1, [r4, #0]
 8007e2c:	d04b      	beq.n	8007ec6 <_printf_i+0x1a6>
 8007e2e:	4616      	mov	r6, r2
 8007e30:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e34:	fb03 5711 	mls	r7, r3, r1, r5
 8007e38:	5dc7      	ldrb	r7, [r0, r7]
 8007e3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e3e:	462f      	mov	r7, r5
 8007e40:	42bb      	cmp	r3, r7
 8007e42:	460d      	mov	r5, r1
 8007e44:	d9f4      	bls.n	8007e30 <_printf_i+0x110>
 8007e46:	2b08      	cmp	r3, #8
 8007e48:	d10b      	bne.n	8007e62 <_printf_i+0x142>
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	07df      	lsls	r7, r3, #31
 8007e4e:	d508      	bpl.n	8007e62 <_printf_i+0x142>
 8007e50:	6923      	ldr	r3, [r4, #16]
 8007e52:	6861      	ldr	r1, [r4, #4]
 8007e54:	4299      	cmp	r1, r3
 8007e56:	bfde      	ittt	le
 8007e58:	2330      	movle	r3, #48	@ 0x30
 8007e5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e62:	1b92      	subs	r2, r2, r6
 8007e64:	6122      	str	r2, [r4, #16]
 8007e66:	f8cd a000 	str.w	sl, [sp]
 8007e6a:	464b      	mov	r3, r9
 8007e6c:	aa03      	add	r2, sp, #12
 8007e6e:	4621      	mov	r1, r4
 8007e70:	4640      	mov	r0, r8
 8007e72:	f7ff fee7 	bl	8007c44 <_printf_common>
 8007e76:	3001      	adds	r0, #1
 8007e78:	d14a      	bne.n	8007f10 <_printf_i+0x1f0>
 8007e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e7e:	b004      	add	sp, #16
 8007e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	f043 0320 	orr.w	r3, r3, #32
 8007e8a:	6023      	str	r3, [r4, #0]
 8007e8c:	4832      	ldr	r0, [pc, #200]	@ (8007f58 <_printf_i+0x238>)
 8007e8e:	2778      	movs	r7, #120	@ 0x78
 8007e90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	6831      	ldr	r1, [r6, #0]
 8007e98:	061f      	lsls	r7, r3, #24
 8007e9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e9e:	d402      	bmi.n	8007ea6 <_printf_i+0x186>
 8007ea0:	065f      	lsls	r7, r3, #25
 8007ea2:	bf48      	it	mi
 8007ea4:	b2ad      	uxthmi	r5, r5
 8007ea6:	6031      	str	r1, [r6, #0]
 8007ea8:	07d9      	lsls	r1, r3, #31
 8007eaa:	bf44      	itt	mi
 8007eac:	f043 0320 	orrmi.w	r3, r3, #32
 8007eb0:	6023      	strmi	r3, [r4, #0]
 8007eb2:	b11d      	cbz	r5, 8007ebc <_printf_i+0x19c>
 8007eb4:	2310      	movs	r3, #16
 8007eb6:	e7ad      	b.n	8007e14 <_printf_i+0xf4>
 8007eb8:	4826      	ldr	r0, [pc, #152]	@ (8007f54 <_printf_i+0x234>)
 8007eba:	e7e9      	b.n	8007e90 <_printf_i+0x170>
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	f023 0320 	bic.w	r3, r3, #32
 8007ec2:	6023      	str	r3, [r4, #0]
 8007ec4:	e7f6      	b.n	8007eb4 <_printf_i+0x194>
 8007ec6:	4616      	mov	r6, r2
 8007ec8:	e7bd      	b.n	8007e46 <_printf_i+0x126>
 8007eca:	6833      	ldr	r3, [r6, #0]
 8007ecc:	6825      	ldr	r5, [r4, #0]
 8007ece:	6961      	ldr	r1, [r4, #20]
 8007ed0:	1d18      	adds	r0, r3, #4
 8007ed2:	6030      	str	r0, [r6, #0]
 8007ed4:	062e      	lsls	r6, r5, #24
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	d501      	bpl.n	8007ede <_printf_i+0x1be>
 8007eda:	6019      	str	r1, [r3, #0]
 8007edc:	e002      	b.n	8007ee4 <_printf_i+0x1c4>
 8007ede:	0668      	lsls	r0, r5, #25
 8007ee0:	d5fb      	bpl.n	8007eda <_printf_i+0x1ba>
 8007ee2:	8019      	strh	r1, [r3, #0]
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	6123      	str	r3, [r4, #16]
 8007ee8:	4616      	mov	r6, r2
 8007eea:	e7bc      	b.n	8007e66 <_printf_i+0x146>
 8007eec:	6833      	ldr	r3, [r6, #0]
 8007eee:	1d1a      	adds	r2, r3, #4
 8007ef0:	6032      	str	r2, [r6, #0]
 8007ef2:	681e      	ldr	r6, [r3, #0]
 8007ef4:	6862      	ldr	r2, [r4, #4]
 8007ef6:	2100      	movs	r1, #0
 8007ef8:	4630      	mov	r0, r6
 8007efa:	f7f8 f969 	bl	80001d0 <memchr>
 8007efe:	b108      	cbz	r0, 8007f04 <_printf_i+0x1e4>
 8007f00:	1b80      	subs	r0, r0, r6
 8007f02:	6060      	str	r0, [r4, #4]
 8007f04:	6863      	ldr	r3, [r4, #4]
 8007f06:	6123      	str	r3, [r4, #16]
 8007f08:	2300      	movs	r3, #0
 8007f0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f0e:	e7aa      	b.n	8007e66 <_printf_i+0x146>
 8007f10:	6923      	ldr	r3, [r4, #16]
 8007f12:	4632      	mov	r2, r6
 8007f14:	4649      	mov	r1, r9
 8007f16:	4640      	mov	r0, r8
 8007f18:	47d0      	blx	sl
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	d0ad      	beq.n	8007e7a <_printf_i+0x15a>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	079b      	lsls	r3, r3, #30
 8007f22:	d413      	bmi.n	8007f4c <_printf_i+0x22c>
 8007f24:	68e0      	ldr	r0, [r4, #12]
 8007f26:	9b03      	ldr	r3, [sp, #12]
 8007f28:	4298      	cmp	r0, r3
 8007f2a:	bfb8      	it	lt
 8007f2c:	4618      	movlt	r0, r3
 8007f2e:	e7a6      	b.n	8007e7e <_printf_i+0x15e>
 8007f30:	2301      	movs	r3, #1
 8007f32:	4632      	mov	r2, r6
 8007f34:	4649      	mov	r1, r9
 8007f36:	4640      	mov	r0, r8
 8007f38:	47d0      	blx	sl
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	d09d      	beq.n	8007e7a <_printf_i+0x15a>
 8007f3e:	3501      	adds	r5, #1
 8007f40:	68e3      	ldr	r3, [r4, #12]
 8007f42:	9903      	ldr	r1, [sp, #12]
 8007f44:	1a5b      	subs	r3, r3, r1
 8007f46:	42ab      	cmp	r3, r5
 8007f48:	dcf2      	bgt.n	8007f30 <_printf_i+0x210>
 8007f4a:	e7eb      	b.n	8007f24 <_printf_i+0x204>
 8007f4c:	2500      	movs	r5, #0
 8007f4e:	f104 0619 	add.w	r6, r4, #25
 8007f52:	e7f5      	b.n	8007f40 <_printf_i+0x220>
 8007f54:	0800a36a 	.word	0x0800a36a
 8007f58:	0800a37b 	.word	0x0800a37b

08007f5c <std>:
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	b510      	push	{r4, lr}
 8007f60:	4604      	mov	r4, r0
 8007f62:	e9c0 3300 	strd	r3, r3, [r0]
 8007f66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f6a:	6083      	str	r3, [r0, #8]
 8007f6c:	8181      	strh	r1, [r0, #12]
 8007f6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f70:	81c2      	strh	r2, [r0, #14]
 8007f72:	6183      	str	r3, [r0, #24]
 8007f74:	4619      	mov	r1, r3
 8007f76:	2208      	movs	r2, #8
 8007f78:	305c      	adds	r0, #92	@ 0x5c
 8007f7a:	f000 f9f9 	bl	8008370 <memset>
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb4 <std+0x58>)
 8007f80:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f82:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb8 <std+0x5c>)
 8007f84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f86:	4b0d      	ldr	r3, [pc, #52]	@ (8007fbc <std+0x60>)
 8007f88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc0 <std+0x64>)
 8007f8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc4 <std+0x68>)
 8007f90:	6224      	str	r4, [r4, #32]
 8007f92:	429c      	cmp	r4, r3
 8007f94:	d006      	beq.n	8007fa4 <std+0x48>
 8007f96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f9a:	4294      	cmp	r4, r2
 8007f9c:	d002      	beq.n	8007fa4 <std+0x48>
 8007f9e:	33d0      	adds	r3, #208	@ 0xd0
 8007fa0:	429c      	cmp	r4, r3
 8007fa2:	d105      	bne.n	8007fb0 <std+0x54>
 8007fa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fac:	f000 ba5c 	b.w	8008468 <__retarget_lock_init_recursive>
 8007fb0:	bd10      	pop	{r4, pc}
 8007fb2:	bf00      	nop
 8007fb4:	080081c1 	.word	0x080081c1
 8007fb8:	080081e3 	.word	0x080081e3
 8007fbc:	0800821b 	.word	0x0800821b
 8007fc0:	0800823f 	.word	0x0800823f
 8007fc4:	20000818 	.word	0x20000818

08007fc8 <stdio_exit_handler>:
 8007fc8:	4a02      	ldr	r2, [pc, #8]	@ (8007fd4 <stdio_exit_handler+0xc>)
 8007fca:	4903      	ldr	r1, [pc, #12]	@ (8007fd8 <stdio_exit_handler+0x10>)
 8007fcc:	4803      	ldr	r0, [pc, #12]	@ (8007fdc <stdio_exit_handler+0x14>)
 8007fce:	f000 b869 	b.w	80080a4 <_fwalk_sglue>
 8007fd2:	bf00      	nop
 8007fd4:	2000000c 	.word	0x2000000c
 8007fd8:	08009dc1 	.word	0x08009dc1
 8007fdc:	2000001c 	.word	0x2000001c

08007fe0 <cleanup_stdio>:
 8007fe0:	6841      	ldr	r1, [r0, #4]
 8007fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8008014 <cleanup_stdio+0x34>)
 8007fe4:	4299      	cmp	r1, r3
 8007fe6:	b510      	push	{r4, lr}
 8007fe8:	4604      	mov	r4, r0
 8007fea:	d001      	beq.n	8007ff0 <cleanup_stdio+0x10>
 8007fec:	f001 fee8 	bl	8009dc0 <_fflush_r>
 8007ff0:	68a1      	ldr	r1, [r4, #8]
 8007ff2:	4b09      	ldr	r3, [pc, #36]	@ (8008018 <cleanup_stdio+0x38>)
 8007ff4:	4299      	cmp	r1, r3
 8007ff6:	d002      	beq.n	8007ffe <cleanup_stdio+0x1e>
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f001 fee1 	bl	8009dc0 <_fflush_r>
 8007ffe:	68e1      	ldr	r1, [r4, #12]
 8008000:	4b06      	ldr	r3, [pc, #24]	@ (800801c <cleanup_stdio+0x3c>)
 8008002:	4299      	cmp	r1, r3
 8008004:	d004      	beq.n	8008010 <cleanup_stdio+0x30>
 8008006:	4620      	mov	r0, r4
 8008008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800800c:	f001 bed8 	b.w	8009dc0 <_fflush_r>
 8008010:	bd10      	pop	{r4, pc}
 8008012:	bf00      	nop
 8008014:	20000818 	.word	0x20000818
 8008018:	20000880 	.word	0x20000880
 800801c:	200008e8 	.word	0x200008e8

08008020 <global_stdio_init.part.0>:
 8008020:	b510      	push	{r4, lr}
 8008022:	4b0b      	ldr	r3, [pc, #44]	@ (8008050 <global_stdio_init.part.0+0x30>)
 8008024:	4c0b      	ldr	r4, [pc, #44]	@ (8008054 <global_stdio_init.part.0+0x34>)
 8008026:	4a0c      	ldr	r2, [pc, #48]	@ (8008058 <global_stdio_init.part.0+0x38>)
 8008028:	601a      	str	r2, [r3, #0]
 800802a:	4620      	mov	r0, r4
 800802c:	2200      	movs	r2, #0
 800802e:	2104      	movs	r1, #4
 8008030:	f7ff ff94 	bl	8007f5c <std>
 8008034:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008038:	2201      	movs	r2, #1
 800803a:	2109      	movs	r1, #9
 800803c:	f7ff ff8e 	bl	8007f5c <std>
 8008040:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008044:	2202      	movs	r2, #2
 8008046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800804a:	2112      	movs	r1, #18
 800804c:	f7ff bf86 	b.w	8007f5c <std>
 8008050:	20000950 	.word	0x20000950
 8008054:	20000818 	.word	0x20000818
 8008058:	08007fc9 	.word	0x08007fc9

0800805c <__sfp_lock_acquire>:
 800805c:	4801      	ldr	r0, [pc, #4]	@ (8008064 <__sfp_lock_acquire+0x8>)
 800805e:	f000 ba04 	b.w	800846a <__retarget_lock_acquire_recursive>
 8008062:	bf00      	nop
 8008064:	20000959 	.word	0x20000959

08008068 <__sfp_lock_release>:
 8008068:	4801      	ldr	r0, [pc, #4]	@ (8008070 <__sfp_lock_release+0x8>)
 800806a:	f000 b9ff 	b.w	800846c <__retarget_lock_release_recursive>
 800806e:	bf00      	nop
 8008070:	20000959 	.word	0x20000959

08008074 <__sinit>:
 8008074:	b510      	push	{r4, lr}
 8008076:	4604      	mov	r4, r0
 8008078:	f7ff fff0 	bl	800805c <__sfp_lock_acquire>
 800807c:	6a23      	ldr	r3, [r4, #32]
 800807e:	b11b      	cbz	r3, 8008088 <__sinit+0x14>
 8008080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008084:	f7ff bff0 	b.w	8008068 <__sfp_lock_release>
 8008088:	4b04      	ldr	r3, [pc, #16]	@ (800809c <__sinit+0x28>)
 800808a:	6223      	str	r3, [r4, #32]
 800808c:	4b04      	ldr	r3, [pc, #16]	@ (80080a0 <__sinit+0x2c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1f5      	bne.n	8008080 <__sinit+0xc>
 8008094:	f7ff ffc4 	bl	8008020 <global_stdio_init.part.0>
 8008098:	e7f2      	b.n	8008080 <__sinit+0xc>
 800809a:	bf00      	nop
 800809c:	08007fe1 	.word	0x08007fe1
 80080a0:	20000950 	.word	0x20000950

080080a4 <_fwalk_sglue>:
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a8:	4607      	mov	r7, r0
 80080aa:	4688      	mov	r8, r1
 80080ac:	4614      	mov	r4, r2
 80080ae:	2600      	movs	r6, #0
 80080b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080b4:	f1b9 0901 	subs.w	r9, r9, #1
 80080b8:	d505      	bpl.n	80080c6 <_fwalk_sglue+0x22>
 80080ba:	6824      	ldr	r4, [r4, #0]
 80080bc:	2c00      	cmp	r4, #0
 80080be:	d1f7      	bne.n	80080b0 <_fwalk_sglue+0xc>
 80080c0:	4630      	mov	r0, r6
 80080c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c6:	89ab      	ldrh	r3, [r5, #12]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d907      	bls.n	80080dc <_fwalk_sglue+0x38>
 80080cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080d0:	3301      	adds	r3, #1
 80080d2:	d003      	beq.n	80080dc <_fwalk_sglue+0x38>
 80080d4:	4629      	mov	r1, r5
 80080d6:	4638      	mov	r0, r7
 80080d8:	47c0      	blx	r8
 80080da:	4306      	orrs	r6, r0
 80080dc:	3568      	adds	r5, #104	@ 0x68
 80080de:	e7e9      	b.n	80080b4 <_fwalk_sglue+0x10>

080080e0 <iprintf>:
 80080e0:	b40f      	push	{r0, r1, r2, r3}
 80080e2:	b507      	push	{r0, r1, r2, lr}
 80080e4:	4906      	ldr	r1, [pc, #24]	@ (8008100 <iprintf+0x20>)
 80080e6:	ab04      	add	r3, sp, #16
 80080e8:	6808      	ldr	r0, [r1, #0]
 80080ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80080ee:	6881      	ldr	r1, [r0, #8]
 80080f0:	9301      	str	r3, [sp, #4]
 80080f2:	f001 fcc9 	bl	8009a88 <_vfiprintf_r>
 80080f6:	b003      	add	sp, #12
 80080f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80080fc:	b004      	add	sp, #16
 80080fe:	4770      	bx	lr
 8008100:	20000018 	.word	0x20000018

08008104 <_puts_r>:
 8008104:	6a03      	ldr	r3, [r0, #32]
 8008106:	b570      	push	{r4, r5, r6, lr}
 8008108:	6884      	ldr	r4, [r0, #8]
 800810a:	4605      	mov	r5, r0
 800810c:	460e      	mov	r6, r1
 800810e:	b90b      	cbnz	r3, 8008114 <_puts_r+0x10>
 8008110:	f7ff ffb0 	bl	8008074 <__sinit>
 8008114:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008116:	07db      	lsls	r3, r3, #31
 8008118:	d405      	bmi.n	8008126 <_puts_r+0x22>
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	0598      	lsls	r0, r3, #22
 800811e:	d402      	bmi.n	8008126 <_puts_r+0x22>
 8008120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008122:	f000 f9a2 	bl	800846a <__retarget_lock_acquire_recursive>
 8008126:	89a3      	ldrh	r3, [r4, #12]
 8008128:	0719      	lsls	r1, r3, #28
 800812a:	d502      	bpl.n	8008132 <_puts_r+0x2e>
 800812c:	6923      	ldr	r3, [r4, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d135      	bne.n	800819e <_puts_r+0x9a>
 8008132:	4621      	mov	r1, r4
 8008134:	4628      	mov	r0, r5
 8008136:	f000 f8c5 	bl	80082c4 <__swsetup_r>
 800813a:	b380      	cbz	r0, 800819e <_puts_r+0x9a>
 800813c:	f04f 35ff 	mov.w	r5, #4294967295
 8008140:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008142:	07da      	lsls	r2, r3, #31
 8008144:	d405      	bmi.n	8008152 <_puts_r+0x4e>
 8008146:	89a3      	ldrh	r3, [r4, #12]
 8008148:	059b      	lsls	r3, r3, #22
 800814a:	d402      	bmi.n	8008152 <_puts_r+0x4e>
 800814c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800814e:	f000 f98d 	bl	800846c <__retarget_lock_release_recursive>
 8008152:	4628      	mov	r0, r5
 8008154:	bd70      	pop	{r4, r5, r6, pc}
 8008156:	2b00      	cmp	r3, #0
 8008158:	da04      	bge.n	8008164 <_puts_r+0x60>
 800815a:	69a2      	ldr	r2, [r4, #24]
 800815c:	429a      	cmp	r2, r3
 800815e:	dc17      	bgt.n	8008190 <_puts_r+0x8c>
 8008160:	290a      	cmp	r1, #10
 8008162:	d015      	beq.n	8008190 <_puts_r+0x8c>
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	1c5a      	adds	r2, r3, #1
 8008168:	6022      	str	r2, [r4, #0]
 800816a:	7019      	strb	r1, [r3, #0]
 800816c:	68a3      	ldr	r3, [r4, #8]
 800816e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008172:	3b01      	subs	r3, #1
 8008174:	60a3      	str	r3, [r4, #8]
 8008176:	2900      	cmp	r1, #0
 8008178:	d1ed      	bne.n	8008156 <_puts_r+0x52>
 800817a:	2b00      	cmp	r3, #0
 800817c:	da11      	bge.n	80081a2 <_puts_r+0x9e>
 800817e:	4622      	mov	r2, r4
 8008180:	210a      	movs	r1, #10
 8008182:	4628      	mov	r0, r5
 8008184:	f000 f85f 	bl	8008246 <__swbuf_r>
 8008188:	3001      	adds	r0, #1
 800818a:	d0d7      	beq.n	800813c <_puts_r+0x38>
 800818c:	250a      	movs	r5, #10
 800818e:	e7d7      	b.n	8008140 <_puts_r+0x3c>
 8008190:	4622      	mov	r2, r4
 8008192:	4628      	mov	r0, r5
 8008194:	f000 f857 	bl	8008246 <__swbuf_r>
 8008198:	3001      	adds	r0, #1
 800819a:	d1e7      	bne.n	800816c <_puts_r+0x68>
 800819c:	e7ce      	b.n	800813c <_puts_r+0x38>
 800819e:	3e01      	subs	r6, #1
 80081a0:	e7e4      	b.n	800816c <_puts_r+0x68>
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	6022      	str	r2, [r4, #0]
 80081a8:	220a      	movs	r2, #10
 80081aa:	701a      	strb	r2, [r3, #0]
 80081ac:	e7ee      	b.n	800818c <_puts_r+0x88>
	...

080081b0 <puts>:
 80081b0:	4b02      	ldr	r3, [pc, #8]	@ (80081bc <puts+0xc>)
 80081b2:	4601      	mov	r1, r0
 80081b4:	6818      	ldr	r0, [r3, #0]
 80081b6:	f7ff bfa5 	b.w	8008104 <_puts_r>
 80081ba:	bf00      	nop
 80081bc:	20000018 	.word	0x20000018

080081c0 <__sread>:
 80081c0:	b510      	push	{r4, lr}
 80081c2:	460c      	mov	r4, r1
 80081c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c8:	f000 f900 	bl	80083cc <_read_r>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	bfab      	itete	ge
 80081d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081d2:	89a3      	ldrhlt	r3, [r4, #12]
 80081d4:	181b      	addge	r3, r3, r0
 80081d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081da:	bfac      	ite	ge
 80081dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081de:	81a3      	strhlt	r3, [r4, #12]
 80081e0:	bd10      	pop	{r4, pc}

080081e2 <__swrite>:
 80081e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e6:	461f      	mov	r7, r3
 80081e8:	898b      	ldrh	r3, [r1, #12]
 80081ea:	05db      	lsls	r3, r3, #23
 80081ec:	4605      	mov	r5, r0
 80081ee:	460c      	mov	r4, r1
 80081f0:	4616      	mov	r6, r2
 80081f2:	d505      	bpl.n	8008200 <__swrite+0x1e>
 80081f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081f8:	2302      	movs	r3, #2
 80081fa:	2200      	movs	r2, #0
 80081fc:	f000 f8d4 	bl	80083a8 <_lseek_r>
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008206:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800820a:	81a3      	strh	r3, [r4, #12]
 800820c:	4632      	mov	r2, r6
 800820e:	463b      	mov	r3, r7
 8008210:	4628      	mov	r0, r5
 8008212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008216:	f000 b8eb 	b.w	80083f0 <_write_r>

0800821a <__sseek>:
 800821a:	b510      	push	{r4, lr}
 800821c:	460c      	mov	r4, r1
 800821e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008222:	f000 f8c1 	bl	80083a8 <_lseek_r>
 8008226:	1c43      	adds	r3, r0, #1
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	bf15      	itete	ne
 800822c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800822e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008232:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008236:	81a3      	strheq	r3, [r4, #12]
 8008238:	bf18      	it	ne
 800823a:	81a3      	strhne	r3, [r4, #12]
 800823c:	bd10      	pop	{r4, pc}

0800823e <__sclose>:
 800823e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008242:	f000 b8a1 	b.w	8008388 <_close_r>

08008246 <__swbuf_r>:
 8008246:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008248:	460e      	mov	r6, r1
 800824a:	4614      	mov	r4, r2
 800824c:	4605      	mov	r5, r0
 800824e:	b118      	cbz	r0, 8008258 <__swbuf_r+0x12>
 8008250:	6a03      	ldr	r3, [r0, #32]
 8008252:	b90b      	cbnz	r3, 8008258 <__swbuf_r+0x12>
 8008254:	f7ff ff0e 	bl	8008074 <__sinit>
 8008258:	69a3      	ldr	r3, [r4, #24]
 800825a:	60a3      	str	r3, [r4, #8]
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	071a      	lsls	r2, r3, #28
 8008260:	d501      	bpl.n	8008266 <__swbuf_r+0x20>
 8008262:	6923      	ldr	r3, [r4, #16]
 8008264:	b943      	cbnz	r3, 8008278 <__swbuf_r+0x32>
 8008266:	4621      	mov	r1, r4
 8008268:	4628      	mov	r0, r5
 800826a:	f000 f82b 	bl	80082c4 <__swsetup_r>
 800826e:	b118      	cbz	r0, 8008278 <__swbuf_r+0x32>
 8008270:	f04f 37ff 	mov.w	r7, #4294967295
 8008274:	4638      	mov	r0, r7
 8008276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	6922      	ldr	r2, [r4, #16]
 800827c:	1a98      	subs	r0, r3, r2
 800827e:	6963      	ldr	r3, [r4, #20]
 8008280:	b2f6      	uxtb	r6, r6
 8008282:	4283      	cmp	r3, r0
 8008284:	4637      	mov	r7, r6
 8008286:	dc05      	bgt.n	8008294 <__swbuf_r+0x4e>
 8008288:	4621      	mov	r1, r4
 800828a:	4628      	mov	r0, r5
 800828c:	f001 fd98 	bl	8009dc0 <_fflush_r>
 8008290:	2800      	cmp	r0, #0
 8008292:	d1ed      	bne.n	8008270 <__swbuf_r+0x2a>
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	3b01      	subs	r3, #1
 8008298:	60a3      	str	r3, [r4, #8]
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	6022      	str	r2, [r4, #0]
 80082a0:	701e      	strb	r6, [r3, #0]
 80082a2:	6962      	ldr	r2, [r4, #20]
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d004      	beq.n	80082b4 <__swbuf_r+0x6e>
 80082aa:	89a3      	ldrh	r3, [r4, #12]
 80082ac:	07db      	lsls	r3, r3, #31
 80082ae:	d5e1      	bpl.n	8008274 <__swbuf_r+0x2e>
 80082b0:	2e0a      	cmp	r6, #10
 80082b2:	d1df      	bne.n	8008274 <__swbuf_r+0x2e>
 80082b4:	4621      	mov	r1, r4
 80082b6:	4628      	mov	r0, r5
 80082b8:	f001 fd82 	bl	8009dc0 <_fflush_r>
 80082bc:	2800      	cmp	r0, #0
 80082be:	d0d9      	beq.n	8008274 <__swbuf_r+0x2e>
 80082c0:	e7d6      	b.n	8008270 <__swbuf_r+0x2a>
	...

080082c4 <__swsetup_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4b29      	ldr	r3, [pc, #164]	@ (800836c <__swsetup_r+0xa8>)
 80082c8:	4605      	mov	r5, r0
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	460c      	mov	r4, r1
 80082ce:	b118      	cbz	r0, 80082d8 <__swsetup_r+0x14>
 80082d0:	6a03      	ldr	r3, [r0, #32]
 80082d2:	b90b      	cbnz	r3, 80082d8 <__swsetup_r+0x14>
 80082d4:	f7ff fece 	bl	8008074 <__sinit>
 80082d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082dc:	0719      	lsls	r1, r3, #28
 80082de:	d422      	bmi.n	8008326 <__swsetup_r+0x62>
 80082e0:	06da      	lsls	r2, r3, #27
 80082e2:	d407      	bmi.n	80082f4 <__swsetup_r+0x30>
 80082e4:	2209      	movs	r2, #9
 80082e6:	602a      	str	r2, [r5, #0]
 80082e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ec:	81a3      	strh	r3, [r4, #12]
 80082ee:	f04f 30ff 	mov.w	r0, #4294967295
 80082f2:	e033      	b.n	800835c <__swsetup_r+0x98>
 80082f4:	0758      	lsls	r0, r3, #29
 80082f6:	d512      	bpl.n	800831e <__swsetup_r+0x5a>
 80082f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082fa:	b141      	cbz	r1, 800830e <__swsetup_r+0x4a>
 80082fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008300:	4299      	cmp	r1, r3
 8008302:	d002      	beq.n	800830a <__swsetup_r+0x46>
 8008304:	4628      	mov	r0, r5
 8008306:	f000 ff1b 	bl	8009140 <_free_r>
 800830a:	2300      	movs	r3, #0
 800830c:	6363      	str	r3, [r4, #52]	@ 0x34
 800830e:	89a3      	ldrh	r3, [r4, #12]
 8008310:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008314:	81a3      	strh	r3, [r4, #12]
 8008316:	2300      	movs	r3, #0
 8008318:	6063      	str	r3, [r4, #4]
 800831a:	6923      	ldr	r3, [r4, #16]
 800831c:	6023      	str	r3, [r4, #0]
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	f043 0308 	orr.w	r3, r3, #8
 8008324:	81a3      	strh	r3, [r4, #12]
 8008326:	6923      	ldr	r3, [r4, #16]
 8008328:	b94b      	cbnz	r3, 800833e <__swsetup_r+0x7a>
 800832a:	89a3      	ldrh	r3, [r4, #12]
 800832c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008334:	d003      	beq.n	800833e <__swsetup_r+0x7a>
 8008336:	4621      	mov	r1, r4
 8008338:	4628      	mov	r0, r5
 800833a:	f001 fd8f 	bl	8009e5c <__smakebuf_r>
 800833e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008342:	f013 0201 	ands.w	r2, r3, #1
 8008346:	d00a      	beq.n	800835e <__swsetup_r+0x9a>
 8008348:	2200      	movs	r2, #0
 800834a:	60a2      	str	r2, [r4, #8]
 800834c:	6962      	ldr	r2, [r4, #20]
 800834e:	4252      	negs	r2, r2
 8008350:	61a2      	str	r2, [r4, #24]
 8008352:	6922      	ldr	r2, [r4, #16]
 8008354:	b942      	cbnz	r2, 8008368 <__swsetup_r+0xa4>
 8008356:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800835a:	d1c5      	bne.n	80082e8 <__swsetup_r+0x24>
 800835c:	bd38      	pop	{r3, r4, r5, pc}
 800835e:	0799      	lsls	r1, r3, #30
 8008360:	bf58      	it	pl
 8008362:	6962      	ldrpl	r2, [r4, #20]
 8008364:	60a2      	str	r2, [r4, #8]
 8008366:	e7f4      	b.n	8008352 <__swsetup_r+0x8e>
 8008368:	2000      	movs	r0, #0
 800836a:	e7f7      	b.n	800835c <__swsetup_r+0x98>
 800836c:	20000018 	.word	0x20000018

08008370 <memset>:
 8008370:	4402      	add	r2, r0
 8008372:	4603      	mov	r3, r0
 8008374:	4293      	cmp	r3, r2
 8008376:	d100      	bne.n	800837a <memset+0xa>
 8008378:	4770      	bx	lr
 800837a:	f803 1b01 	strb.w	r1, [r3], #1
 800837e:	e7f9      	b.n	8008374 <memset+0x4>

08008380 <_localeconv_r>:
 8008380:	4800      	ldr	r0, [pc, #0]	@ (8008384 <_localeconv_r+0x4>)
 8008382:	4770      	bx	lr
 8008384:	20000158 	.word	0x20000158

08008388 <_close_r>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4d06      	ldr	r5, [pc, #24]	@ (80083a4 <_close_r+0x1c>)
 800838c:	2300      	movs	r3, #0
 800838e:	4604      	mov	r4, r0
 8008390:	4608      	mov	r0, r1
 8008392:	602b      	str	r3, [r5, #0]
 8008394:	f7fa f8f6 	bl	8002584 <_close>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d102      	bne.n	80083a2 <_close_r+0x1a>
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	b103      	cbz	r3, 80083a2 <_close_r+0x1a>
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	20000954 	.word	0x20000954

080083a8 <_lseek_r>:
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	4d07      	ldr	r5, [pc, #28]	@ (80083c8 <_lseek_r+0x20>)
 80083ac:	4604      	mov	r4, r0
 80083ae:	4608      	mov	r0, r1
 80083b0:	4611      	mov	r1, r2
 80083b2:	2200      	movs	r2, #0
 80083b4:	602a      	str	r2, [r5, #0]
 80083b6:	461a      	mov	r2, r3
 80083b8:	f7fa f90b 	bl	80025d2 <_lseek>
 80083bc:	1c43      	adds	r3, r0, #1
 80083be:	d102      	bne.n	80083c6 <_lseek_r+0x1e>
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	b103      	cbz	r3, 80083c6 <_lseek_r+0x1e>
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	bd38      	pop	{r3, r4, r5, pc}
 80083c8:	20000954 	.word	0x20000954

080083cc <_read_r>:
 80083cc:	b538      	push	{r3, r4, r5, lr}
 80083ce:	4d07      	ldr	r5, [pc, #28]	@ (80083ec <_read_r+0x20>)
 80083d0:	4604      	mov	r4, r0
 80083d2:	4608      	mov	r0, r1
 80083d4:	4611      	mov	r1, r2
 80083d6:	2200      	movs	r2, #0
 80083d8:	602a      	str	r2, [r5, #0]
 80083da:	461a      	mov	r2, r3
 80083dc:	f7fa f8b5 	bl	800254a <_read>
 80083e0:	1c43      	adds	r3, r0, #1
 80083e2:	d102      	bne.n	80083ea <_read_r+0x1e>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	b103      	cbz	r3, 80083ea <_read_r+0x1e>
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	bd38      	pop	{r3, r4, r5, pc}
 80083ec:	20000954 	.word	0x20000954

080083f0 <_write_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	@ (8008410 <_write_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7f8 fd68 	bl	8000ed4 <_write>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_write_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_write_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	20000954 	.word	0x20000954

08008414 <__errno>:
 8008414:	4b01      	ldr	r3, [pc, #4]	@ (800841c <__errno+0x8>)
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	20000018 	.word	0x20000018

08008420 <__libc_init_array>:
 8008420:	b570      	push	{r4, r5, r6, lr}
 8008422:	4d0d      	ldr	r5, [pc, #52]	@ (8008458 <__libc_init_array+0x38>)
 8008424:	4c0d      	ldr	r4, [pc, #52]	@ (800845c <__libc_init_array+0x3c>)
 8008426:	1b64      	subs	r4, r4, r5
 8008428:	10a4      	asrs	r4, r4, #2
 800842a:	2600      	movs	r6, #0
 800842c:	42a6      	cmp	r6, r4
 800842e:	d109      	bne.n	8008444 <__libc_init_array+0x24>
 8008430:	4d0b      	ldr	r5, [pc, #44]	@ (8008460 <__libc_init_array+0x40>)
 8008432:	4c0c      	ldr	r4, [pc, #48]	@ (8008464 <__libc_init_array+0x44>)
 8008434:	f001 fe30 	bl	800a098 <_init>
 8008438:	1b64      	subs	r4, r4, r5
 800843a:	10a4      	asrs	r4, r4, #2
 800843c:	2600      	movs	r6, #0
 800843e:	42a6      	cmp	r6, r4
 8008440:	d105      	bne.n	800844e <__libc_init_array+0x2e>
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	f855 3b04 	ldr.w	r3, [r5], #4
 8008448:	4798      	blx	r3
 800844a:	3601      	adds	r6, #1
 800844c:	e7ee      	b.n	800842c <__libc_init_array+0xc>
 800844e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008452:	4798      	blx	r3
 8008454:	3601      	adds	r6, #1
 8008456:	e7f2      	b.n	800843e <__libc_init_array+0x1e>
 8008458:	0800a6d4 	.word	0x0800a6d4
 800845c:	0800a6d4 	.word	0x0800a6d4
 8008460:	0800a6d4 	.word	0x0800a6d4
 8008464:	0800a6d8 	.word	0x0800a6d8

08008468 <__retarget_lock_init_recursive>:
 8008468:	4770      	bx	lr

0800846a <__retarget_lock_acquire_recursive>:
 800846a:	4770      	bx	lr

0800846c <__retarget_lock_release_recursive>:
 800846c:	4770      	bx	lr

0800846e <memcpy>:
 800846e:	440a      	add	r2, r1
 8008470:	4291      	cmp	r1, r2
 8008472:	f100 33ff 	add.w	r3, r0, #4294967295
 8008476:	d100      	bne.n	800847a <memcpy+0xc>
 8008478:	4770      	bx	lr
 800847a:	b510      	push	{r4, lr}
 800847c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008480:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008484:	4291      	cmp	r1, r2
 8008486:	d1f9      	bne.n	800847c <memcpy+0xe>
 8008488:	bd10      	pop	{r4, pc}

0800848a <quorem>:
 800848a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848e:	6903      	ldr	r3, [r0, #16]
 8008490:	690c      	ldr	r4, [r1, #16]
 8008492:	42a3      	cmp	r3, r4
 8008494:	4607      	mov	r7, r0
 8008496:	db7e      	blt.n	8008596 <quorem+0x10c>
 8008498:	3c01      	subs	r4, #1
 800849a:	f101 0814 	add.w	r8, r1, #20
 800849e:	00a3      	lsls	r3, r4, #2
 80084a0:	f100 0514 	add.w	r5, r0, #20
 80084a4:	9300      	str	r3, [sp, #0]
 80084a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084aa:	9301      	str	r3, [sp, #4]
 80084ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80084b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084b4:	3301      	adds	r3, #1
 80084b6:	429a      	cmp	r2, r3
 80084b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80084c0:	d32e      	bcc.n	8008520 <quorem+0x96>
 80084c2:	f04f 0a00 	mov.w	sl, #0
 80084c6:	46c4      	mov	ip, r8
 80084c8:	46ae      	mov	lr, r5
 80084ca:	46d3      	mov	fp, sl
 80084cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084d0:	b298      	uxth	r0, r3
 80084d2:	fb06 a000 	mla	r0, r6, r0, sl
 80084d6:	0c02      	lsrs	r2, r0, #16
 80084d8:	0c1b      	lsrs	r3, r3, #16
 80084da:	fb06 2303 	mla	r3, r6, r3, r2
 80084de:	f8de 2000 	ldr.w	r2, [lr]
 80084e2:	b280      	uxth	r0, r0
 80084e4:	b292      	uxth	r2, r2
 80084e6:	1a12      	subs	r2, r2, r0
 80084e8:	445a      	add	r2, fp
 80084ea:	f8de 0000 	ldr.w	r0, [lr]
 80084ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80084f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80084fc:	b292      	uxth	r2, r2
 80084fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008502:	45e1      	cmp	r9, ip
 8008504:	f84e 2b04 	str.w	r2, [lr], #4
 8008508:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800850c:	d2de      	bcs.n	80084cc <quorem+0x42>
 800850e:	9b00      	ldr	r3, [sp, #0]
 8008510:	58eb      	ldr	r3, [r5, r3]
 8008512:	b92b      	cbnz	r3, 8008520 <quorem+0x96>
 8008514:	9b01      	ldr	r3, [sp, #4]
 8008516:	3b04      	subs	r3, #4
 8008518:	429d      	cmp	r5, r3
 800851a:	461a      	mov	r2, r3
 800851c:	d32f      	bcc.n	800857e <quorem+0xf4>
 800851e:	613c      	str	r4, [r7, #16]
 8008520:	4638      	mov	r0, r7
 8008522:	f001 f97f 	bl	8009824 <__mcmp>
 8008526:	2800      	cmp	r0, #0
 8008528:	db25      	blt.n	8008576 <quorem+0xec>
 800852a:	4629      	mov	r1, r5
 800852c:	2000      	movs	r0, #0
 800852e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008532:	f8d1 c000 	ldr.w	ip, [r1]
 8008536:	fa1f fe82 	uxth.w	lr, r2
 800853a:	fa1f f38c 	uxth.w	r3, ip
 800853e:	eba3 030e 	sub.w	r3, r3, lr
 8008542:	4403      	add	r3, r0
 8008544:	0c12      	lsrs	r2, r2, #16
 8008546:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800854a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800854e:	b29b      	uxth	r3, r3
 8008550:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008554:	45c1      	cmp	r9, r8
 8008556:	f841 3b04 	str.w	r3, [r1], #4
 800855a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800855e:	d2e6      	bcs.n	800852e <quorem+0xa4>
 8008560:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008564:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008568:	b922      	cbnz	r2, 8008574 <quorem+0xea>
 800856a:	3b04      	subs	r3, #4
 800856c:	429d      	cmp	r5, r3
 800856e:	461a      	mov	r2, r3
 8008570:	d30b      	bcc.n	800858a <quorem+0x100>
 8008572:	613c      	str	r4, [r7, #16]
 8008574:	3601      	adds	r6, #1
 8008576:	4630      	mov	r0, r6
 8008578:	b003      	add	sp, #12
 800857a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800857e:	6812      	ldr	r2, [r2, #0]
 8008580:	3b04      	subs	r3, #4
 8008582:	2a00      	cmp	r2, #0
 8008584:	d1cb      	bne.n	800851e <quorem+0x94>
 8008586:	3c01      	subs	r4, #1
 8008588:	e7c6      	b.n	8008518 <quorem+0x8e>
 800858a:	6812      	ldr	r2, [r2, #0]
 800858c:	3b04      	subs	r3, #4
 800858e:	2a00      	cmp	r2, #0
 8008590:	d1ef      	bne.n	8008572 <quorem+0xe8>
 8008592:	3c01      	subs	r4, #1
 8008594:	e7ea      	b.n	800856c <quorem+0xe2>
 8008596:	2000      	movs	r0, #0
 8008598:	e7ee      	b.n	8008578 <quorem+0xee>
 800859a:	0000      	movs	r0, r0
 800859c:	0000      	movs	r0, r0
	...

080085a0 <_dtoa_r>:
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	69c7      	ldr	r7, [r0, #28]
 80085a6:	b097      	sub	sp, #92	@ 0x5c
 80085a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80085ac:	ec55 4b10 	vmov	r4, r5, d0
 80085b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80085b2:	9107      	str	r1, [sp, #28]
 80085b4:	4681      	mov	r9, r0
 80085b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80085b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80085ba:	b97f      	cbnz	r7, 80085dc <_dtoa_r+0x3c>
 80085bc:	2010      	movs	r0, #16
 80085be:	f000 fe09 	bl	80091d4 <malloc>
 80085c2:	4602      	mov	r2, r0
 80085c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80085c8:	b920      	cbnz	r0, 80085d4 <_dtoa_r+0x34>
 80085ca:	4ba9      	ldr	r3, [pc, #676]	@ (8008870 <_dtoa_r+0x2d0>)
 80085cc:	21ef      	movs	r1, #239	@ 0xef
 80085ce:	48a9      	ldr	r0, [pc, #676]	@ (8008874 <_dtoa_r+0x2d4>)
 80085d0:	f001 fcb2 	bl	8009f38 <__assert_func>
 80085d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80085d8:	6007      	str	r7, [r0, #0]
 80085da:	60c7      	str	r7, [r0, #12]
 80085dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80085e0:	6819      	ldr	r1, [r3, #0]
 80085e2:	b159      	cbz	r1, 80085fc <_dtoa_r+0x5c>
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	604a      	str	r2, [r1, #4]
 80085e8:	2301      	movs	r3, #1
 80085ea:	4093      	lsls	r3, r2
 80085ec:	608b      	str	r3, [r1, #8]
 80085ee:	4648      	mov	r0, r9
 80085f0:	f000 fee6 	bl	80093c0 <_Bfree>
 80085f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80085f8:	2200      	movs	r2, #0
 80085fa:	601a      	str	r2, [r3, #0]
 80085fc:	1e2b      	subs	r3, r5, #0
 80085fe:	bfb9      	ittee	lt
 8008600:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008604:	9305      	strlt	r3, [sp, #20]
 8008606:	2300      	movge	r3, #0
 8008608:	6033      	strge	r3, [r6, #0]
 800860a:	9f05      	ldr	r7, [sp, #20]
 800860c:	4b9a      	ldr	r3, [pc, #616]	@ (8008878 <_dtoa_r+0x2d8>)
 800860e:	bfbc      	itt	lt
 8008610:	2201      	movlt	r2, #1
 8008612:	6032      	strlt	r2, [r6, #0]
 8008614:	43bb      	bics	r3, r7
 8008616:	d112      	bne.n	800863e <_dtoa_r+0x9e>
 8008618:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800861a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800861e:	6013      	str	r3, [r2, #0]
 8008620:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008624:	4323      	orrs	r3, r4
 8008626:	f000 855a 	beq.w	80090de <_dtoa_r+0xb3e>
 800862a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800862c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800888c <_dtoa_r+0x2ec>
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 855c 	beq.w	80090ee <_dtoa_r+0xb4e>
 8008636:	f10a 0303 	add.w	r3, sl, #3
 800863a:	f000 bd56 	b.w	80090ea <_dtoa_r+0xb4a>
 800863e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008642:	2200      	movs	r2, #0
 8008644:	ec51 0b17 	vmov	r0, r1, d7
 8008648:	2300      	movs	r3, #0
 800864a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800864e:	f7f8 fa3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008652:	4680      	mov	r8, r0
 8008654:	b158      	cbz	r0, 800866e <_dtoa_r+0xce>
 8008656:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008658:	2301      	movs	r3, #1
 800865a:	6013      	str	r3, [r2, #0]
 800865c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800865e:	b113      	cbz	r3, 8008666 <_dtoa_r+0xc6>
 8008660:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008662:	4b86      	ldr	r3, [pc, #536]	@ (800887c <_dtoa_r+0x2dc>)
 8008664:	6013      	str	r3, [r2, #0]
 8008666:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008890 <_dtoa_r+0x2f0>
 800866a:	f000 bd40 	b.w	80090ee <_dtoa_r+0xb4e>
 800866e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008672:	aa14      	add	r2, sp, #80	@ 0x50
 8008674:	a915      	add	r1, sp, #84	@ 0x54
 8008676:	4648      	mov	r0, r9
 8008678:	f001 f984 	bl	8009984 <__d2b>
 800867c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008680:	9002      	str	r0, [sp, #8]
 8008682:	2e00      	cmp	r6, #0
 8008684:	d078      	beq.n	8008778 <_dtoa_r+0x1d8>
 8008686:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008688:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800868c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008690:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008694:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008698:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800869c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80086a0:	4619      	mov	r1, r3
 80086a2:	2200      	movs	r2, #0
 80086a4:	4b76      	ldr	r3, [pc, #472]	@ (8008880 <_dtoa_r+0x2e0>)
 80086a6:	f7f7 fdef 	bl	8000288 <__aeabi_dsub>
 80086aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8008858 <_dtoa_r+0x2b8>)
 80086ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b0:	f7f7 ffa2 	bl	80005f8 <__aeabi_dmul>
 80086b4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008860 <_dtoa_r+0x2c0>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	f7f7 fde7 	bl	800028c <__adddf3>
 80086be:	4604      	mov	r4, r0
 80086c0:	4630      	mov	r0, r6
 80086c2:	460d      	mov	r5, r1
 80086c4:	f7f7 ff2e 	bl	8000524 <__aeabi_i2d>
 80086c8:	a367      	add	r3, pc, #412	@ (adr r3, 8008868 <_dtoa_r+0x2c8>)
 80086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ce:	f7f7 ff93 	bl	80005f8 <__aeabi_dmul>
 80086d2:	4602      	mov	r2, r0
 80086d4:	460b      	mov	r3, r1
 80086d6:	4620      	mov	r0, r4
 80086d8:	4629      	mov	r1, r5
 80086da:	f7f7 fdd7 	bl	800028c <__adddf3>
 80086de:	4604      	mov	r4, r0
 80086e0:	460d      	mov	r5, r1
 80086e2:	f7f8 fa39 	bl	8000b58 <__aeabi_d2iz>
 80086e6:	2200      	movs	r2, #0
 80086e8:	4607      	mov	r7, r0
 80086ea:	2300      	movs	r3, #0
 80086ec:	4620      	mov	r0, r4
 80086ee:	4629      	mov	r1, r5
 80086f0:	f7f8 f9f4 	bl	8000adc <__aeabi_dcmplt>
 80086f4:	b140      	cbz	r0, 8008708 <_dtoa_r+0x168>
 80086f6:	4638      	mov	r0, r7
 80086f8:	f7f7 ff14 	bl	8000524 <__aeabi_i2d>
 80086fc:	4622      	mov	r2, r4
 80086fe:	462b      	mov	r3, r5
 8008700:	f7f8 f9e2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008704:	b900      	cbnz	r0, 8008708 <_dtoa_r+0x168>
 8008706:	3f01      	subs	r7, #1
 8008708:	2f16      	cmp	r7, #22
 800870a:	d852      	bhi.n	80087b2 <_dtoa_r+0x212>
 800870c:	4b5d      	ldr	r3, [pc, #372]	@ (8008884 <_dtoa_r+0x2e4>)
 800870e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800871a:	f7f8 f9df 	bl	8000adc <__aeabi_dcmplt>
 800871e:	2800      	cmp	r0, #0
 8008720:	d049      	beq.n	80087b6 <_dtoa_r+0x216>
 8008722:	3f01      	subs	r7, #1
 8008724:	2300      	movs	r3, #0
 8008726:	9310      	str	r3, [sp, #64]	@ 0x40
 8008728:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800872a:	1b9b      	subs	r3, r3, r6
 800872c:	1e5a      	subs	r2, r3, #1
 800872e:	bf45      	ittet	mi
 8008730:	f1c3 0301 	rsbmi	r3, r3, #1
 8008734:	9300      	strmi	r3, [sp, #0]
 8008736:	2300      	movpl	r3, #0
 8008738:	2300      	movmi	r3, #0
 800873a:	9206      	str	r2, [sp, #24]
 800873c:	bf54      	ite	pl
 800873e:	9300      	strpl	r3, [sp, #0]
 8008740:	9306      	strmi	r3, [sp, #24]
 8008742:	2f00      	cmp	r7, #0
 8008744:	db39      	blt.n	80087ba <_dtoa_r+0x21a>
 8008746:	9b06      	ldr	r3, [sp, #24]
 8008748:	970d      	str	r7, [sp, #52]	@ 0x34
 800874a:	443b      	add	r3, r7
 800874c:	9306      	str	r3, [sp, #24]
 800874e:	2300      	movs	r3, #0
 8008750:	9308      	str	r3, [sp, #32]
 8008752:	9b07      	ldr	r3, [sp, #28]
 8008754:	2b09      	cmp	r3, #9
 8008756:	d863      	bhi.n	8008820 <_dtoa_r+0x280>
 8008758:	2b05      	cmp	r3, #5
 800875a:	bfc4      	itt	gt
 800875c:	3b04      	subgt	r3, #4
 800875e:	9307      	strgt	r3, [sp, #28]
 8008760:	9b07      	ldr	r3, [sp, #28]
 8008762:	f1a3 0302 	sub.w	r3, r3, #2
 8008766:	bfcc      	ite	gt
 8008768:	2400      	movgt	r4, #0
 800876a:	2401      	movle	r4, #1
 800876c:	2b03      	cmp	r3, #3
 800876e:	d863      	bhi.n	8008838 <_dtoa_r+0x298>
 8008770:	e8df f003 	tbb	[pc, r3]
 8008774:	2b375452 	.word	0x2b375452
 8008778:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800877c:	441e      	add	r6, r3
 800877e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008782:	2b20      	cmp	r3, #32
 8008784:	bfc1      	itttt	gt
 8008786:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800878a:	409f      	lslgt	r7, r3
 800878c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008790:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008794:	bfd6      	itet	le
 8008796:	f1c3 0320 	rsble	r3, r3, #32
 800879a:	ea47 0003 	orrgt.w	r0, r7, r3
 800879e:	fa04 f003 	lslle.w	r0, r4, r3
 80087a2:	f7f7 feaf 	bl	8000504 <__aeabi_ui2d>
 80087a6:	2201      	movs	r2, #1
 80087a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80087ac:	3e01      	subs	r6, #1
 80087ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80087b0:	e776      	b.n	80086a0 <_dtoa_r+0x100>
 80087b2:	2301      	movs	r3, #1
 80087b4:	e7b7      	b.n	8008726 <_dtoa_r+0x186>
 80087b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80087b8:	e7b6      	b.n	8008728 <_dtoa_r+0x188>
 80087ba:	9b00      	ldr	r3, [sp, #0]
 80087bc:	1bdb      	subs	r3, r3, r7
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	427b      	negs	r3, r7
 80087c2:	9308      	str	r3, [sp, #32]
 80087c4:	2300      	movs	r3, #0
 80087c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80087c8:	e7c3      	b.n	8008752 <_dtoa_r+0x1b2>
 80087ca:	2301      	movs	r3, #1
 80087cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087d0:	eb07 0b03 	add.w	fp, r7, r3
 80087d4:	f10b 0301 	add.w	r3, fp, #1
 80087d8:	2b01      	cmp	r3, #1
 80087da:	9303      	str	r3, [sp, #12]
 80087dc:	bfb8      	it	lt
 80087de:	2301      	movlt	r3, #1
 80087e0:	e006      	b.n	80087f0 <_dtoa_r+0x250>
 80087e2:	2301      	movs	r3, #1
 80087e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	dd28      	ble.n	800883e <_dtoa_r+0x29e>
 80087ec:	469b      	mov	fp, r3
 80087ee:	9303      	str	r3, [sp, #12]
 80087f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80087f4:	2100      	movs	r1, #0
 80087f6:	2204      	movs	r2, #4
 80087f8:	f102 0514 	add.w	r5, r2, #20
 80087fc:	429d      	cmp	r5, r3
 80087fe:	d926      	bls.n	800884e <_dtoa_r+0x2ae>
 8008800:	6041      	str	r1, [r0, #4]
 8008802:	4648      	mov	r0, r9
 8008804:	f000 fd9c 	bl	8009340 <_Balloc>
 8008808:	4682      	mov	sl, r0
 800880a:	2800      	cmp	r0, #0
 800880c:	d142      	bne.n	8008894 <_dtoa_r+0x2f4>
 800880e:	4b1e      	ldr	r3, [pc, #120]	@ (8008888 <_dtoa_r+0x2e8>)
 8008810:	4602      	mov	r2, r0
 8008812:	f240 11af 	movw	r1, #431	@ 0x1af
 8008816:	e6da      	b.n	80085ce <_dtoa_r+0x2e>
 8008818:	2300      	movs	r3, #0
 800881a:	e7e3      	b.n	80087e4 <_dtoa_r+0x244>
 800881c:	2300      	movs	r3, #0
 800881e:	e7d5      	b.n	80087cc <_dtoa_r+0x22c>
 8008820:	2401      	movs	r4, #1
 8008822:	2300      	movs	r3, #0
 8008824:	9307      	str	r3, [sp, #28]
 8008826:	9409      	str	r4, [sp, #36]	@ 0x24
 8008828:	f04f 3bff 	mov.w	fp, #4294967295
 800882c:	2200      	movs	r2, #0
 800882e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008832:	2312      	movs	r3, #18
 8008834:	920c      	str	r2, [sp, #48]	@ 0x30
 8008836:	e7db      	b.n	80087f0 <_dtoa_r+0x250>
 8008838:	2301      	movs	r3, #1
 800883a:	9309      	str	r3, [sp, #36]	@ 0x24
 800883c:	e7f4      	b.n	8008828 <_dtoa_r+0x288>
 800883e:	f04f 0b01 	mov.w	fp, #1
 8008842:	f8cd b00c 	str.w	fp, [sp, #12]
 8008846:	465b      	mov	r3, fp
 8008848:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800884c:	e7d0      	b.n	80087f0 <_dtoa_r+0x250>
 800884e:	3101      	adds	r1, #1
 8008850:	0052      	lsls	r2, r2, #1
 8008852:	e7d1      	b.n	80087f8 <_dtoa_r+0x258>
 8008854:	f3af 8000 	nop.w
 8008858:	636f4361 	.word	0x636f4361
 800885c:	3fd287a7 	.word	0x3fd287a7
 8008860:	8b60c8b3 	.word	0x8b60c8b3
 8008864:	3fc68a28 	.word	0x3fc68a28
 8008868:	509f79fb 	.word	0x509f79fb
 800886c:	3fd34413 	.word	0x3fd34413
 8008870:	0800a399 	.word	0x0800a399
 8008874:	0800a3b0 	.word	0x0800a3b0
 8008878:	7ff00000 	.word	0x7ff00000
 800887c:	0800a369 	.word	0x0800a369
 8008880:	3ff80000 	.word	0x3ff80000
 8008884:	0800a500 	.word	0x0800a500
 8008888:	0800a408 	.word	0x0800a408
 800888c:	0800a395 	.word	0x0800a395
 8008890:	0800a368 	.word	0x0800a368
 8008894:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008898:	6018      	str	r0, [r3, #0]
 800889a:	9b03      	ldr	r3, [sp, #12]
 800889c:	2b0e      	cmp	r3, #14
 800889e:	f200 80a1 	bhi.w	80089e4 <_dtoa_r+0x444>
 80088a2:	2c00      	cmp	r4, #0
 80088a4:	f000 809e 	beq.w	80089e4 <_dtoa_r+0x444>
 80088a8:	2f00      	cmp	r7, #0
 80088aa:	dd33      	ble.n	8008914 <_dtoa_r+0x374>
 80088ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008b20 <_dtoa_r+0x580>)
 80088ae:	f007 020f 	and.w	r2, r7, #15
 80088b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088b6:	ed93 7b00 	vldr	d7, [r3]
 80088ba:	05f8      	lsls	r0, r7, #23
 80088bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80088c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80088c4:	d516      	bpl.n	80088f4 <_dtoa_r+0x354>
 80088c6:	4b97      	ldr	r3, [pc, #604]	@ (8008b24 <_dtoa_r+0x584>)
 80088c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80088cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088d0:	f7f7 ffbc 	bl	800084c <__aeabi_ddiv>
 80088d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088d8:	f004 040f 	and.w	r4, r4, #15
 80088dc:	2603      	movs	r6, #3
 80088de:	4d91      	ldr	r5, [pc, #580]	@ (8008b24 <_dtoa_r+0x584>)
 80088e0:	b954      	cbnz	r4, 80088f8 <_dtoa_r+0x358>
 80088e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80088e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088ea:	f7f7 ffaf 	bl	800084c <__aeabi_ddiv>
 80088ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088f2:	e028      	b.n	8008946 <_dtoa_r+0x3a6>
 80088f4:	2602      	movs	r6, #2
 80088f6:	e7f2      	b.n	80088de <_dtoa_r+0x33e>
 80088f8:	07e1      	lsls	r1, r4, #31
 80088fa:	d508      	bpl.n	800890e <_dtoa_r+0x36e>
 80088fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008900:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008904:	f7f7 fe78 	bl	80005f8 <__aeabi_dmul>
 8008908:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800890c:	3601      	adds	r6, #1
 800890e:	1064      	asrs	r4, r4, #1
 8008910:	3508      	adds	r5, #8
 8008912:	e7e5      	b.n	80088e0 <_dtoa_r+0x340>
 8008914:	f000 80af 	beq.w	8008a76 <_dtoa_r+0x4d6>
 8008918:	427c      	negs	r4, r7
 800891a:	4b81      	ldr	r3, [pc, #516]	@ (8008b20 <_dtoa_r+0x580>)
 800891c:	4d81      	ldr	r5, [pc, #516]	@ (8008b24 <_dtoa_r+0x584>)
 800891e:	f004 020f 	and.w	r2, r4, #15
 8008922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800892e:	f7f7 fe63 	bl	80005f8 <__aeabi_dmul>
 8008932:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008936:	1124      	asrs	r4, r4, #4
 8008938:	2300      	movs	r3, #0
 800893a:	2602      	movs	r6, #2
 800893c:	2c00      	cmp	r4, #0
 800893e:	f040 808f 	bne.w	8008a60 <_dtoa_r+0x4c0>
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1d3      	bne.n	80088ee <_dtoa_r+0x34e>
 8008946:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008948:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	f000 8094 	beq.w	8008a7a <_dtoa_r+0x4da>
 8008952:	4b75      	ldr	r3, [pc, #468]	@ (8008b28 <_dtoa_r+0x588>)
 8008954:	2200      	movs	r2, #0
 8008956:	4620      	mov	r0, r4
 8008958:	4629      	mov	r1, r5
 800895a:	f7f8 f8bf 	bl	8000adc <__aeabi_dcmplt>
 800895e:	2800      	cmp	r0, #0
 8008960:	f000 808b 	beq.w	8008a7a <_dtoa_r+0x4da>
 8008964:	9b03      	ldr	r3, [sp, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	f000 8087 	beq.w	8008a7a <_dtoa_r+0x4da>
 800896c:	f1bb 0f00 	cmp.w	fp, #0
 8008970:	dd34      	ble.n	80089dc <_dtoa_r+0x43c>
 8008972:	4620      	mov	r0, r4
 8008974:	4b6d      	ldr	r3, [pc, #436]	@ (8008b2c <_dtoa_r+0x58c>)
 8008976:	2200      	movs	r2, #0
 8008978:	4629      	mov	r1, r5
 800897a:	f7f7 fe3d 	bl	80005f8 <__aeabi_dmul>
 800897e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008982:	f107 38ff 	add.w	r8, r7, #4294967295
 8008986:	3601      	adds	r6, #1
 8008988:	465c      	mov	r4, fp
 800898a:	4630      	mov	r0, r6
 800898c:	f7f7 fdca 	bl	8000524 <__aeabi_i2d>
 8008990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008994:	f7f7 fe30 	bl	80005f8 <__aeabi_dmul>
 8008998:	4b65      	ldr	r3, [pc, #404]	@ (8008b30 <_dtoa_r+0x590>)
 800899a:	2200      	movs	r2, #0
 800899c:	f7f7 fc76 	bl	800028c <__adddf3>
 80089a0:	4605      	mov	r5, r0
 80089a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80089a6:	2c00      	cmp	r4, #0
 80089a8:	d16a      	bne.n	8008a80 <_dtoa_r+0x4e0>
 80089aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ae:	4b61      	ldr	r3, [pc, #388]	@ (8008b34 <_dtoa_r+0x594>)
 80089b0:	2200      	movs	r2, #0
 80089b2:	f7f7 fc69 	bl	8000288 <__aeabi_dsub>
 80089b6:	4602      	mov	r2, r0
 80089b8:	460b      	mov	r3, r1
 80089ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80089be:	462a      	mov	r2, r5
 80089c0:	4633      	mov	r3, r6
 80089c2:	f7f8 f8a9 	bl	8000b18 <__aeabi_dcmpgt>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	f040 8298 	bne.w	8008efc <_dtoa_r+0x95c>
 80089cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089d0:	462a      	mov	r2, r5
 80089d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80089d6:	f7f8 f881 	bl	8000adc <__aeabi_dcmplt>
 80089da:	bb38      	cbnz	r0, 8008a2c <_dtoa_r+0x48c>
 80089dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80089e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80089e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f2c0 8157 	blt.w	8008c9a <_dtoa_r+0x6fa>
 80089ec:	2f0e      	cmp	r7, #14
 80089ee:	f300 8154 	bgt.w	8008c9a <_dtoa_r+0x6fa>
 80089f2:	4b4b      	ldr	r3, [pc, #300]	@ (8008b20 <_dtoa_r+0x580>)
 80089f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089f8:	ed93 7b00 	vldr	d7, [r3]
 80089fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	ed8d 7b00 	vstr	d7, [sp]
 8008a04:	f280 80e5 	bge.w	8008bd2 <_dtoa_r+0x632>
 8008a08:	9b03      	ldr	r3, [sp, #12]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f300 80e1 	bgt.w	8008bd2 <_dtoa_r+0x632>
 8008a10:	d10c      	bne.n	8008a2c <_dtoa_r+0x48c>
 8008a12:	4b48      	ldr	r3, [pc, #288]	@ (8008b34 <_dtoa_r+0x594>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	ec51 0b17 	vmov	r0, r1, d7
 8008a1a:	f7f7 fded 	bl	80005f8 <__aeabi_dmul>
 8008a1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a22:	f7f8 f86f 	bl	8000b04 <__aeabi_dcmpge>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	f000 8266 	beq.w	8008ef8 <_dtoa_r+0x958>
 8008a2c:	2400      	movs	r4, #0
 8008a2e:	4625      	mov	r5, r4
 8008a30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a32:	4656      	mov	r6, sl
 8008a34:	ea6f 0803 	mvn.w	r8, r3
 8008a38:	2700      	movs	r7, #0
 8008a3a:	4621      	mov	r1, r4
 8008a3c:	4648      	mov	r0, r9
 8008a3e:	f000 fcbf 	bl	80093c0 <_Bfree>
 8008a42:	2d00      	cmp	r5, #0
 8008a44:	f000 80bd 	beq.w	8008bc2 <_dtoa_r+0x622>
 8008a48:	b12f      	cbz	r7, 8008a56 <_dtoa_r+0x4b6>
 8008a4a:	42af      	cmp	r7, r5
 8008a4c:	d003      	beq.n	8008a56 <_dtoa_r+0x4b6>
 8008a4e:	4639      	mov	r1, r7
 8008a50:	4648      	mov	r0, r9
 8008a52:	f000 fcb5 	bl	80093c0 <_Bfree>
 8008a56:	4629      	mov	r1, r5
 8008a58:	4648      	mov	r0, r9
 8008a5a:	f000 fcb1 	bl	80093c0 <_Bfree>
 8008a5e:	e0b0      	b.n	8008bc2 <_dtoa_r+0x622>
 8008a60:	07e2      	lsls	r2, r4, #31
 8008a62:	d505      	bpl.n	8008a70 <_dtoa_r+0x4d0>
 8008a64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a68:	f7f7 fdc6 	bl	80005f8 <__aeabi_dmul>
 8008a6c:	3601      	adds	r6, #1
 8008a6e:	2301      	movs	r3, #1
 8008a70:	1064      	asrs	r4, r4, #1
 8008a72:	3508      	adds	r5, #8
 8008a74:	e762      	b.n	800893c <_dtoa_r+0x39c>
 8008a76:	2602      	movs	r6, #2
 8008a78:	e765      	b.n	8008946 <_dtoa_r+0x3a6>
 8008a7a:	9c03      	ldr	r4, [sp, #12]
 8008a7c:	46b8      	mov	r8, r7
 8008a7e:	e784      	b.n	800898a <_dtoa_r+0x3ea>
 8008a80:	4b27      	ldr	r3, [pc, #156]	@ (8008b20 <_dtoa_r+0x580>)
 8008a82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a8c:	4454      	add	r4, sl
 8008a8e:	2900      	cmp	r1, #0
 8008a90:	d054      	beq.n	8008b3c <_dtoa_r+0x59c>
 8008a92:	4929      	ldr	r1, [pc, #164]	@ (8008b38 <_dtoa_r+0x598>)
 8008a94:	2000      	movs	r0, #0
 8008a96:	f7f7 fed9 	bl	800084c <__aeabi_ddiv>
 8008a9a:	4633      	mov	r3, r6
 8008a9c:	462a      	mov	r2, r5
 8008a9e:	f7f7 fbf3 	bl	8000288 <__aeabi_dsub>
 8008aa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008aa6:	4656      	mov	r6, sl
 8008aa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008aac:	f7f8 f854 	bl	8000b58 <__aeabi_d2iz>
 8008ab0:	4605      	mov	r5, r0
 8008ab2:	f7f7 fd37 	bl	8000524 <__aeabi_i2d>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008abe:	f7f7 fbe3 	bl	8000288 <__aeabi_dsub>
 8008ac2:	3530      	adds	r5, #48	@ 0x30
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008acc:	f806 5b01 	strb.w	r5, [r6], #1
 8008ad0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ad4:	f7f8 f802 	bl	8000adc <__aeabi_dcmplt>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d172      	bne.n	8008bc2 <_dtoa_r+0x622>
 8008adc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ae0:	4911      	ldr	r1, [pc, #68]	@ (8008b28 <_dtoa_r+0x588>)
 8008ae2:	2000      	movs	r0, #0
 8008ae4:	f7f7 fbd0 	bl	8000288 <__aeabi_dsub>
 8008ae8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008aec:	f7f7 fff6 	bl	8000adc <__aeabi_dcmplt>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	f040 80b4 	bne.w	8008c5e <_dtoa_r+0x6be>
 8008af6:	42a6      	cmp	r6, r4
 8008af8:	f43f af70 	beq.w	80089dc <_dtoa_r+0x43c>
 8008afc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b00:	4b0a      	ldr	r3, [pc, #40]	@ (8008b2c <_dtoa_r+0x58c>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	f7f7 fd78 	bl	80005f8 <__aeabi_dmul>
 8008b08:	4b08      	ldr	r3, [pc, #32]	@ (8008b2c <_dtoa_r+0x58c>)
 8008b0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b0e:	2200      	movs	r2, #0
 8008b10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b14:	f7f7 fd70 	bl	80005f8 <__aeabi_dmul>
 8008b18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b1c:	e7c4      	b.n	8008aa8 <_dtoa_r+0x508>
 8008b1e:	bf00      	nop
 8008b20:	0800a500 	.word	0x0800a500
 8008b24:	0800a4d8 	.word	0x0800a4d8
 8008b28:	3ff00000 	.word	0x3ff00000
 8008b2c:	40240000 	.word	0x40240000
 8008b30:	401c0000 	.word	0x401c0000
 8008b34:	40140000 	.word	0x40140000
 8008b38:	3fe00000 	.word	0x3fe00000
 8008b3c:	4631      	mov	r1, r6
 8008b3e:	4628      	mov	r0, r5
 8008b40:	f7f7 fd5a 	bl	80005f8 <__aeabi_dmul>
 8008b44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008b48:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008b4a:	4656      	mov	r6, sl
 8008b4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b50:	f7f8 f802 	bl	8000b58 <__aeabi_d2iz>
 8008b54:	4605      	mov	r5, r0
 8008b56:	f7f7 fce5 	bl	8000524 <__aeabi_i2d>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b62:	f7f7 fb91 	bl	8000288 <__aeabi_dsub>
 8008b66:	3530      	adds	r5, #48	@ 0x30
 8008b68:	f806 5b01 	strb.w	r5, [r6], #1
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	42a6      	cmp	r6, r4
 8008b72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b76:	f04f 0200 	mov.w	r2, #0
 8008b7a:	d124      	bne.n	8008bc6 <_dtoa_r+0x626>
 8008b7c:	4baf      	ldr	r3, [pc, #700]	@ (8008e3c <_dtoa_r+0x89c>)
 8008b7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b82:	f7f7 fb83 	bl	800028c <__adddf3>
 8008b86:	4602      	mov	r2, r0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b8e:	f7f7 ffc3 	bl	8000b18 <__aeabi_dcmpgt>
 8008b92:	2800      	cmp	r0, #0
 8008b94:	d163      	bne.n	8008c5e <_dtoa_r+0x6be>
 8008b96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b9a:	49a8      	ldr	r1, [pc, #672]	@ (8008e3c <_dtoa_r+0x89c>)
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	f7f7 fb73 	bl	8000288 <__aeabi_dsub>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008baa:	f7f7 ff97 	bl	8000adc <__aeabi_dcmplt>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	f43f af14 	beq.w	80089dc <_dtoa_r+0x43c>
 8008bb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008bb6:	1e73      	subs	r3, r6, #1
 8008bb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008bba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008bbe:	2b30      	cmp	r3, #48	@ 0x30
 8008bc0:	d0f8      	beq.n	8008bb4 <_dtoa_r+0x614>
 8008bc2:	4647      	mov	r7, r8
 8008bc4:	e03b      	b.n	8008c3e <_dtoa_r+0x69e>
 8008bc6:	4b9e      	ldr	r3, [pc, #632]	@ (8008e40 <_dtoa_r+0x8a0>)
 8008bc8:	f7f7 fd16 	bl	80005f8 <__aeabi_dmul>
 8008bcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bd0:	e7bc      	b.n	8008b4c <_dtoa_r+0x5ac>
 8008bd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008bd6:	4656      	mov	r6, sl
 8008bd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bdc:	4620      	mov	r0, r4
 8008bde:	4629      	mov	r1, r5
 8008be0:	f7f7 fe34 	bl	800084c <__aeabi_ddiv>
 8008be4:	f7f7 ffb8 	bl	8000b58 <__aeabi_d2iz>
 8008be8:	4680      	mov	r8, r0
 8008bea:	f7f7 fc9b 	bl	8000524 <__aeabi_i2d>
 8008bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bf2:	f7f7 fd01 	bl	80005f8 <__aeabi_dmul>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008c02:	f7f7 fb41 	bl	8000288 <__aeabi_dsub>
 8008c06:	f806 4b01 	strb.w	r4, [r6], #1
 8008c0a:	9d03      	ldr	r5, [sp, #12]
 8008c0c:	eba6 040a 	sub.w	r4, r6, sl
 8008c10:	42a5      	cmp	r5, r4
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	d133      	bne.n	8008c80 <_dtoa_r+0x6e0>
 8008c18:	f7f7 fb38 	bl	800028c <__adddf3>
 8008c1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c20:	4604      	mov	r4, r0
 8008c22:	460d      	mov	r5, r1
 8008c24:	f7f7 ff78 	bl	8000b18 <__aeabi_dcmpgt>
 8008c28:	b9c0      	cbnz	r0, 8008c5c <_dtoa_r+0x6bc>
 8008c2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c2e:	4620      	mov	r0, r4
 8008c30:	4629      	mov	r1, r5
 8008c32:	f7f7 ff49 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c36:	b110      	cbz	r0, 8008c3e <_dtoa_r+0x69e>
 8008c38:	f018 0f01 	tst.w	r8, #1
 8008c3c:	d10e      	bne.n	8008c5c <_dtoa_r+0x6bc>
 8008c3e:	9902      	ldr	r1, [sp, #8]
 8008c40:	4648      	mov	r0, r9
 8008c42:	f000 fbbd 	bl	80093c0 <_Bfree>
 8008c46:	2300      	movs	r3, #0
 8008c48:	7033      	strb	r3, [r6, #0]
 8008c4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c4c:	3701      	adds	r7, #1
 8008c4e:	601f      	str	r7, [r3, #0]
 8008c50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f000 824b 	beq.w	80090ee <_dtoa_r+0xb4e>
 8008c58:	601e      	str	r6, [r3, #0]
 8008c5a:	e248      	b.n	80090ee <_dtoa_r+0xb4e>
 8008c5c:	46b8      	mov	r8, r7
 8008c5e:	4633      	mov	r3, r6
 8008c60:	461e      	mov	r6, r3
 8008c62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c66:	2a39      	cmp	r2, #57	@ 0x39
 8008c68:	d106      	bne.n	8008c78 <_dtoa_r+0x6d8>
 8008c6a:	459a      	cmp	sl, r3
 8008c6c:	d1f8      	bne.n	8008c60 <_dtoa_r+0x6c0>
 8008c6e:	2230      	movs	r2, #48	@ 0x30
 8008c70:	f108 0801 	add.w	r8, r8, #1
 8008c74:	f88a 2000 	strb.w	r2, [sl]
 8008c78:	781a      	ldrb	r2, [r3, #0]
 8008c7a:	3201      	adds	r2, #1
 8008c7c:	701a      	strb	r2, [r3, #0]
 8008c7e:	e7a0      	b.n	8008bc2 <_dtoa_r+0x622>
 8008c80:	4b6f      	ldr	r3, [pc, #444]	@ (8008e40 <_dtoa_r+0x8a0>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	f7f7 fcb8 	bl	80005f8 <__aeabi_dmul>
 8008c88:	2200      	movs	r2, #0
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	460d      	mov	r5, r1
 8008c90:	f7f7 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c94:	2800      	cmp	r0, #0
 8008c96:	d09f      	beq.n	8008bd8 <_dtoa_r+0x638>
 8008c98:	e7d1      	b.n	8008c3e <_dtoa_r+0x69e>
 8008c9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	f000 80ea 	beq.w	8008e76 <_dtoa_r+0x8d6>
 8008ca2:	9a07      	ldr	r2, [sp, #28]
 8008ca4:	2a01      	cmp	r2, #1
 8008ca6:	f300 80cd 	bgt.w	8008e44 <_dtoa_r+0x8a4>
 8008caa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008cac:	2a00      	cmp	r2, #0
 8008cae:	f000 80c1 	beq.w	8008e34 <_dtoa_r+0x894>
 8008cb2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008cb6:	9c08      	ldr	r4, [sp, #32]
 8008cb8:	9e00      	ldr	r6, [sp, #0]
 8008cba:	9a00      	ldr	r2, [sp, #0]
 8008cbc:	441a      	add	r2, r3
 8008cbe:	9200      	str	r2, [sp, #0]
 8008cc0:	9a06      	ldr	r2, [sp, #24]
 8008cc2:	2101      	movs	r1, #1
 8008cc4:	441a      	add	r2, r3
 8008cc6:	4648      	mov	r0, r9
 8008cc8:	9206      	str	r2, [sp, #24]
 8008cca:	f000 fc2d 	bl	8009528 <__i2b>
 8008cce:	4605      	mov	r5, r0
 8008cd0:	b166      	cbz	r6, 8008cec <_dtoa_r+0x74c>
 8008cd2:	9b06      	ldr	r3, [sp, #24]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	dd09      	ble.n	8008cec <_dtoa_r+0x74c>
 8008cd8:	42b3      	cmp	r3, r6
 8008cda:	9a00      	ldr	r2, [sp, #0]
 8008cdc:	bfa8      	it	ge
 8008cde:	4633      	movge	r3, r6
 8008ce0:	1ad2      	subs	r2, r2, r3
 8008ce2:	9200      	str	r2, [sp, #0]
 8008ce4:	9a06      	ldr	r2, [sp, #24]
 8008ce6:	1af6      	subs	r6, r6, r3
 8008ce8:	1ad3      	subs	r3, r2, r3
 8008cea:	9306      	str	r3, [sp, #24]
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	b30b      	cbz	r3, 8008d34 <_dtoa_r+0x794>
 8008cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 80c6 	beq.w	8008e84 <_dtoa_r+0x8e4>
 8008cf8:	2c00      	cmp	r4, #0
 8008cfa:	f000 80c0 	beq.w	8008e7e <_dtoa_r+0x8de>
 8008cfe:	4629      	mov	r1, r5
 8008d00:	4622      	mov	r2, r4
 8008d02:	4648      	mov	r0, r9
 8008d04:	f000 fcc8 	bl	8009698 <__pow5mult>
 8008d08:	9a02      	ldr	r2, [sp, #8]
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	4648      	mov	r0, r9
 8008d10:	f000 fc20 	bl	8009554 <__multiply>
 8008d14:	9902      	ldr	r1, [sp, #8]
 8008d16:	4680      	mov	r8, r0
 8008d18:	4648      	mov	r0, r9
 8008d1a:	f000 fb51 	bl	80093c0 <_Bfree>
 8008d1e:	9b08      	ldr	r3, [sp, #32]
 8008d20:	1b1b      	subs	r3, r3, r4
 8008d22:	9308      	str	r3, [sp, #32]
 8008d24:	f000 80b1 	beq.w	8008e8a <_dtoa_r+0x8ea>
 8008d28:	9a08      	ldr	r2, [sp, #32]
 8008d2a:	4641      	mov	r1, r8
 8008d2c:	4648      	mov	r0, r9
 8008d2e:	f000 fcb3 	bl	8009698 <__pow5mult>
 8008d32:	9002      	str	r0, [sp, #8]
 8008d34:	2101      	movs	r1, #1
 8008d36:	4648      	mov	r0, r9
 8008d38:	f000 fbf6 	bl	8009528 <__i2b>
 8008d3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d3e:	4604      	mov	r4, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f000 81d8 	beq.w	80090f6 <_dtoa_r+0xb56>
 8008d46:	461a      	mov	r2, r3
 8008d48:	4601      	mov	r1, r0
 8008d4a:	4648      	mov	r0, r9
 8008d4c:	f000 fca4 	bl	8009698 <__pow5mult>
 8008d50:	9b07      	ldr	r3, [sp, #28]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	4604      	mov	r4, r0
 8008d56:	f300 809f 	bgt.w	8008e98 <_dtoa_r+0x8f8>
 8008d5a:	9b04      	ldr	r3, [sp, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	f040 8097 	bne.w	8008e90 <_dtoa_r+0x8f0>
 8008d62:	9b05      	ldr	r3, [sp, #20]
 8008d64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f040 8093 	bne.w	8008e94 <_dtoa_r+0x8f4>
 8008d6e:	9b05      	ldr	r3, [sp, #20]
 8008d70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d74:	0d1b      	lsrs	r3, r3, #20
 8008d76:	051b      	lsls	r3, r3, #20
 8008d78:	b133      	cbz	r3, 8008d88 <_dtoa_r+0x7e8>
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	9b06      	ldr	r3, [sp, #24]
 8008d82:	3301      	adds	r3, #1
 8008d84:	9306      	str	r3, [sp, #24]
 8008d86:	2301      	movs	r3, #1
 8008d88:	9308      	str	r3, [sp, #32]
 8008d8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f000 81b8 	beq.w	8009102 <_dtoa_r+0xb62>
 8008d92:	6923      	ldr	r3, [r4, #16]
 8008d94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d98:	6918      	ldr	r0, [r3, #16]
 8008d9a:	f000 fb79 	bl	8009490 <__hi0bits>
 8008d9e:	f1c0 0020 	rsb	r0, r0, #32
 8008da2:	9b06      	ldr	r3, [sp, #24]
 8008da4:	4418      	add	r0, r3
 8008da6:	f010 001f 	ands.w	r0, r0, #31
 8008daa:	f000 8082 	beq.w	8008eb2 <_dtoa_r+0x912>
 8008dae:	f1c0 0320 	rsb	r3, r0, #32
 8008db2:	2b04      	cmp	r3, #4
 8008db4:	dd73      	ble.n	8008e9e <_dtoa_r+0x8fe>
 8008db6:	9b00      	ldr	r3, [sp, #0]
 8008db8:	f1c0 001c 	rsb	r0, r0, #28
 8008dbc:	4403      	add	r3, r0
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	9b06      	ldr	r3, [sp, #24]
 8008dc2:	4403      	add	r3, r0
 8008dc4:	4406      	add	r6, r0
 8008dc6:	9306      	str	r3, [sp, #24]
 8008dc8:	9b00      	ldr	r3, [sp, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	dd05      	ble.n	8008dda <_dtoa_r+0x83a>
 8008dce:	9902      	ldr	r1, [sp, #8]
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	4648      	mov	r0, r9
 8008dd4:	f000 fcba 	bl	800974c <__lshift>
 8008dd8:	9002      	str	r0, [sp, #8]
 8008dda:	9b06      	ldr	r3, [sp, #24]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	dd05      	ble.n	8008dec <_dtoa_r+0x84c>
 8008de0:	4621      	mov	r1, r4
 8008de2:	461a      	mov	r2, r3
 8008de4:	4648      	mov	r0, r9
 8008de6:	f000 fcb1 	bl	800974c <__lshift>
 8008dea:	4604      	mov	r4, r0
 8008dec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d061      	beq.n	8008eb6 <_dtoa_r+0x916>
 8008df2:	9802      	ldr	r0, [sp, #8]
 8008df4:	4621      	mov	r1, r4
 8008df6:	f000 fd15 	bl	8009824 <__mcmp>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	da5b      	bge.n	8008eb6 <_dtoa_r+0x916>
 8008dfe:	2300      	movs	r3, #0
 8008e00:	9902      	ldr	r1, [sp, #8]
 8008e02:	220a      	movs	r2, #10
 8008e04:	4648      	mov	r0, r9
 8008e06:	f000 fafd 	bl	8009404 <__multadd>
 8008e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e0c:	9002      	str	r0, [sp, #8]
 8008e0e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	f000 8177 	beq.w	8009106 <_dtoa_r+0xb66>
 8008e18:	4629      	mov	r1, r5
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	220a      	movs	r2, #10
 8008e1e:	4648      	mov	r0, r9
 8008e20:	f000 faf0 	bl	8009404 <__multadd>
 8008e24:	f1bb 0f00 	cmp.w	fp, #0
 8008e28:	4605      	mov	r5, r0
 8008e2a:	dc6f      	bgt.n	8008f0c <_dtoa_r+0x96c>
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	dc49      	bgt.n	8008ec6 <_dtoa_r+0x926>
 8008e32:	e06b      	b.n	8008f0c <_dtoa_r+0x96c>
 8008e34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008e36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e3a:	e73c      	b.n	8008cb6 <_dtoa_r+0x716>
 8008e3c:	3fe00000 	.word	0x3fe00000
 8008e40:	40240000 	.word	0x40240000
 8008e44:	9b03      	ldr	r3, [sp, #12]
 8008e46:	1e5c      	subs	r4, r3, #1
 8008e48:	9b08      	ldr	r3, [sp, #32]
 8008e4a:	42a3      	cmp	r3, r4
 8008e4c:	db09      	blt.n	8008e62 <_dtoa_r+0x8c2>
 8008e4e:	1b1c      	subs	r4, r3, r4
 8008e50:	9b03      	ldr	r3, [sp, #12]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	f6bf af30 	bge.w	8008cb8 <_dtoa_r+0x718>
 8008e58:	9b00      	ldr	r3, [sp, #0]
 8008e5a:	9a03      	ldr	r2, [sp, #12]
 8008e5c:	1a9e      	subs	r6, r3, r2
 8008e5e:	2300      	movs	r3, #0
 8008e60:	e72b      	b.n	8008cba <_dtoa_r+0x71a>
 8008e62:	9b08      	ldr	r3, [sp, #32]
 8008e64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e66:	9408      	str	r4, [sp, #32]
 8008e68:	1ae3      	subs	r3, r4, r3
 8008e6a:	441a      	add	r2, r3
 8008e6c:	9e00      	ldr	r6, [sp, #0]
 8008e6e:	9b03      	ldr	r3, [sp, #12]
 8008e70:	920d      	str	r2, [sp, #52]	@ 0x34
 8008e72:	2400      	movs	r4, #0
 8008e74:	e721      	b.n	8008cba <_dtoa_r+0x71a>
 8008e76:	9c08      	ldr	r4, [sp, #32]
 8008e78:	9e00      	ldr	r6, [sp, #0]
 8008e7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008e7c:	e728      	b.n	8008cd0 <_dtoa_r+0x730>
 8008e7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008e82:	e751      	b.n	8008d28 <_dtoa_r+0x788>
 8008e84:	9a08      	ldr	r2, [sp, #32]
 8008e86:	9902      	ldr	r1, [sp, #8]
 8008e88:	e750      	b.n	8008d2c <_dtoa_r+0x78c>
 8008e8a:	f8cd 8008 	str.w	r8, [sp, #8]
 8008e8e:	e751      	b.n	8008d34 <_dtoa_r+0x794>
 8008e90:	2300      	movs	r3, #0
 8008e92:	e779      	b.n	8008d88 <_dtoa_r+0x7e8>
 8008e94:	9b04      	ldr	r3, [sp, #16]
 8008e96:	e777      	b.n	8008d88 <_dtoa_r+0x7e8>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	9308      	str	r3, [sp, #32]
 8008e9c:	e779      	b.n	8008d92 <_dtoa_r+0x7f2>
 8008e9e:	d093      	beq.n	8008dc8 <_dtoa_r+0x828>
 8008ea0:	9a00      	ldr	r2, [sp, #0]
 8008ea2:	331c      	adds	r3, #28
 8008ea4:	441a      	add	r2, r3
 8008ea6:	9200      	str	r2, [sp, #0]
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	441a      	add	r2, r3
 8008eac:	441e      	add	r6, r3
 8008eae:	9206      	str	r2, [sp, #24]
 8008eb0:	e78a      	b.n	8008dc8 <_dtoa_r+0x828>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	e7f4      	b.n	8008ea0 <_dtoa_r+0x900>
 8008eb6:	9b03      	ldr	r3, [sp, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	46b8      	mov	r8, r7
 8008ebc:	dc20      	bgt.n	8008f00 <_dtoa_r+0x960>
 8008ebe:	469b      	mov	fp, r3
 8008ec0:	9b07      	ldr	r3, [sp, #28]
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	dd1e      	ble.n	8008f04 <_dtoa_r+0x964>
 8008ec6:	f1bb 0f00 	cmp.w	fp, #0
 8008eca:	f47f adb1 	bne.w	8008a30 <_dtoa_r+0x490>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	465b      	mov	r3, fp
 8008ed2:	2205      	movs	r2, #5
 8008ed4:	4648      	mov	r0, r9
 8008ed6:	f000 fa95 	bl	8009404 <__multadd>
 8008eda:	4601      	mov	r1, r0
 8008edc:	4604      	mov	r4, r0
 8008ede:	9802      	ldr	r0, [sp, #8]
 8008ee0:	f000 fca0 	bl	8009824 <__mcmp>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	f77f ada3 	ble.w	8008a30 <_dtoa_r+0x490>
 8008eea:	4656      	mov	r6, sl
 8008eec:	2331      	movs	r3, #49	@ 0x31
 8008eee:	f806 3b01 	strb.w	r3, [r6], #1
 8008ef2:	f108 0801 	add.w	r8, r8, #1
 8008ef6:	e59f      	b.n	8008a38 <_dtoa_r+0x498>
 8008ef8:	9c03      	ldr	r4, [sp, #12]
 8008efa:	46b8      	mov	r8, r7
 8008efc:	4625      	mov	r5, r4
 8008efe:	e7f4      	b.n	8008eea <_dtoa_r+0x94a>
 8008f00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f000 8101 	beq.w	800910e <_dtoa_r+0xb6e>
 8008f0c:	2e00      	cmp	r6, #0
 8008f0e:	dd05      	ble.n	8008f1c <_dtoa_r+0x97c>
 8008f10:	4629      	mov	r1, r5
 8008f12:	4632      	mov	r2, r6
 8008f14:	4648      	mov	r0, r9
 8008f16:	f000 fc19 	bl	800974c <__lshift>
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	9b08      	ldr	r3, [sp, #32]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d05c      	beq.n	8008fdc <_dtoa_r+0xa3c>
 8008f22:	6869      	ldr	r1, [r5, #4]
 8008f24:	4648      	mov	r0, r9
 8008f26:	f000 fa0b 	bl	8009340 <_Balloc>
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	b928      	cbnz	r0, 8008f3a <_dtoa_r+0x99a>
 8008f2e:	4b82      	ldr	r3, [pc, #520]	@ (8009138 <_dtoa_r+0xb98>)
 8008f30:	4602      	mov	r2, r0
 8008f32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008f36:	f7ff bb4a 	b.w	80085ce <_dtoa_r+0x2e>
 8008f3a:	692a      	ldr	r2, [r5, #16]
 8008f3c:	3202      	adds	r2, #2
 8008f3e:	0092      	lsls	r2, r2, #2
 8008f40:	f105 010c 	add.w	r1, r5, #12
 8008f44:	300c      	adds	r0, #12
 8008f46:	f7ff fa92 	bl	800846e <memcpy>
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4648      	mov	r0, r9
 8008f50:	f000 fbfc 	bl	800974c <__lshift>
 8008f54:	f10a 0301 	add.w	r3, sl, #1
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	eb0a 030b 	add.w	r3, sl, fp
 8008f5e:	9308      	str	r3, [sp, #32]
 8008f60:	9b04      	ldr	r3, [sp, #16]
 8008f62:	f003 0301 	and.w	r3, r3, #1
 8008f66:	462f      	mov	r7, r5
 8008f68:	9306      	str	r3, [sp, #24]
 8008f6a:	4605      	mov	r5, r0
 8008f6c:	9b00      	ldr	r3, [sp, #0]
 8008f6e:	9802      	ldr	r0, [sp, #8]
 8008f70:	4621      	mov	r1, r4
 8008f72:	f103 3bff 	add.w	fp, r3, #4294967295
 8008f76:	f7ff fa88 	bl	800848a <quorem>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	3330      	adds	r3, #48	@ 0x30
 8008f7e:	9003      	str	r0, [sp, #12]
 8008f80:	4639      	mov	r1, r7
 8008f82:	9802      	ldr	r0, [sp, #8]
 8008f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f86:	f000 fc4d 	bl	8009824 <__mcmp>
 8008f8a:	462a      	mov	r2, r5
 8008f8c:	9004      	str	r0, [sp, #16]
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4648      	mov	r0, r9
 8008f92:	f000 fc63 	bl	800985c <__mdiff>
 8008f96:	68c2      	ldr	r2, [r0, #12]
 8008f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f9a:	4606      	mov	r6, r0
 8008f9c:	bb02      	cbnz	r2, 8008fe0 <_dtoa_r+0xa40>
 8008f9e:	4601      	mov	r1, r0
 8008fa0:	9802      	ldr	r0, [sp, #8]
 8008fa2:	f000 fc3f 	bl	8009824 <__mcmp>
 8008fa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fa8:	4602      	mov	r2, r0
 8008faa:	4631      	mov	r1, r6
 8008fac:	4648      	mov	r0, r9
 8008fae:	920c      	str	r2, [sp, #48]	@ 0x30
 8008fb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fb2:	f000 fa05 	bl	80093c0 <_Bfree>
 8008fb6:	9b07      	ldr	r3, [sp, #28]
 8008fb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008fba:	9e00      	ldr	r6, [sp, #0]
 8008fbc:	ea42 0103 	orr.w	r1, r2, r3
 8008fc0:	9b06      	ldr	r3, [sp, #24]
 8008fc2:	4319      	orrs	r1, r3
 8008fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fc6:	d10d      	bne.n	8008fe4 <_dtoa_r+0xa44>
 8008fc8:	2b39      	cmp	r3, #57	@ 0x39
 8008fca:	d027      	beq.n	800901c <_dtoa_r+0xa7c>
 8008fcc:	9a04      	ldr	r2, [sp, #16]
 8008fce:	2a00      	cmp	r2, #0
 8008fd0:	dd01      	ble.n	8008fd6 <_dtoa_r+0xa36>
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	3331      	adds	r3, #49	@ 0x31
 8008fd6:	f88b 3000 	strb.w	r3, [fp]
 8008fda:	e52e      	b.n	8008a3a <_dtoa_r+0x49a>
 8008fdc:	4628      	mov	r0, r5
 8008fde:	e7b9      	b.n	8008f54 <_dtoa_r+0x9b4>
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	e7e2      	b.n	8008faa <_dtoa_r+0xa0a>
 8008fe4:	9904      	ldr	r1, [sp, #16]
 8008fe6:	2900      	cmp	r1, #0
 8008fe8:	db04      	blt.n	8008ff4 <_dtoa_r+0xa54>
 8008fea:	9807      	ldr	r0, [sp, #28]
 8008fec:	4301      	orrs	r1, r0
 8008fee:	9806      	ldr	r0, [sp, #24]
 8008ff0:	4301      	orrs	r1, r0
 8008ff2:	d120      	bne.n	8009036 <_dtoa_r+0xa96>
 8008ff4:	2a00      	cmp	r2, #0
 8008ff6:	ddee      	ble.n	8008fd6 <_dtoa_r+0xa36>
 8008ff8:	9902      	ldr	r1, [sp, #8]
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	4648      	mov	r0, r9
 8009000:	f000 fba4 	bl	800974c <__lshift>
 8009004:	4621      	mov	r1, r4
 8009006:	9002      	str	r0, [sp, #8]
 8009008:	f000 fc0c 	bl	8009824 <__mcmp>
 800900c:	2800      	cmp	r0, #0
 800900e:	9b00      	ldr	r3, [sp, #0]
 8009010:	dc02      	bgt.n	8009018 <_dtoa_r+0xa78>
 8009012:	d1e0      	bne.n	8008fd6 <_dtoa_r+0xa36>
 8009014:	07da      	lsls	r2, r3, #31
 8009016:	d5de      	bpl.n	8008fd6 <_dtoa_r+0xa36>
 8009018:	2b39      	cmp	r3, #57	@ 0x39
 800901a:	d1da      	bne.n	8008fd2 <_dtoa_r+0xa32>
 800901c:	2339      	movs	r3, #57	@ 0x39
 800901e:	f88b 3000 	strb.w	r3, [fp]
 8009022:	4633      	mov	r3, r6
 8009024:	461e      	mov	r6, r3
 8009026:	3b01      	subs	r3, #1
 8009028:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800902c:	2a39      	cmp	r2, #57	@ 0x39
 800902e:	d04e      	beq.n	80090ce <_dtoa_r+0xb2e>
 8009030:	3201      	adds	r2, #1
 8009032:	701a      	strb	r2, [r3, #0]
 8009034:	e501      	b.n	8008a3a <_dtoa_r+0x49a>
 8009036:	2a00      	cmp	r2, #0
 8009038:	dd03      	ble.n	8009042 <_dtoa_r+0xaa2>
 800903a:	2b39      	cmp	r3, #57	@ 0x39
 800903c:	d0ee      	beq.n	800901c <_dtoa_r+0xa7c>
 800903e:	3301      	adds	r3, #1
 8009040:	e7c9      	b.n	8008fd6 <_dtoa_r+0xa36>
 8009042:	9a00      	ldr	r2, [sp, #0]
 8009044:	9908      	ldr	r1, [sp, #32]
 8009046:	f802 3c01 	strb.w	r3, [r2, #-1]
 800904a:	428a      	cmp	r2, r1
 800904c:	d028      	beq.n	80090a0 <_dtoa_r+0xb00>
 800904e:	9902      	ldr	r1, [sp, #8]
 8009050:	2300      	movs	r3, #0
 8009052:	220a      	movs	r2, #10
 8009054:	4648      	mov	r0, r9
 8009056:	f000 f9d5 	bl	8009404 <__multadd>
 800905a:	42af      	cmp	r7, r5
 800905c:	9002      	str	r0, [sp, #8]
 800905e:	f04f 0300 	mov.w	r3, #0
 8009062:	f04f 020a 	mov.w	r2, #10
 8009066:	4639      	mov	r1, r7
 8009068:	4648      	mov	r0, r9
 800906a:	d107      	bne.n	800907c <_dtoa_r+0xadc>
 800906c:	f000 f9ca 	bl	8009404 <__multadd>
 8009070:	4607      	mov	r7, r0
 8009072:	4605      	mov	r5, r0
 8009074:	9b00      	ldr	r3, [sp, #0]
 8009076:	3301      	adds	r3, #1
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	e777      	b.n	8008f6c <_dtoa_r+0x9cc>
 800907c:	f000 f9c2 	bl	8009404 <__multadd>
 8009080:	4629      	mov	r1, r5
 8009082:	4607      	mov	r7, r0
 8009084:	2300      	movs	r3, #0
 8009086:	220a      	movs	r2, #10
 8009088:	4648      	mov	r0, r9
 800908a:	f000 f9bb 	bl	8009404 <__multadd>
 800908e:	4605      	mov	r5, r0
 8009090:	e7f0      	b.n	8009074 <_dtoa_r+0xad4>
 8009092:	f1bb 0f00 	cmp.w	fp, #0
 8009096:	bfcc      	ite	gt
 8009098:	465e      	movgt	r6, fp
 800909a:	2601      	movle	r6, #1
 800909c:	4456      	add	r6, sl
 800909e:	2700      	movs	r7, #0
 80090a0:	9902      	ldr	r1, [sp, #8]
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	2201      	movs	r2, #1
 80090a6:	4648      	mov	r0, r9
 80090a8:	f000 fb50 	bl	800974c <__lshift>
 80090ac:	4621      	mov	r1, r4
 80090ae:	9002      	str	r0, [sp, #8]
 80090b0:	f000 fbb8 	bl	8009824 <__mcmp>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	dcb4      	bgt.n	8009022 <_dtoa_r+0xa82>
 80090b8:	d102      	bne.n	80090c0 <_dtoa_r+0xb20>
 80090ba:	9b00      	ldr	r3, [sp, #0]
 80090bc:	07db      	lsls	r3, r3, #31
 80090be:	d4b0      	bmi.n	8009022 <_dtoa_r+0xa82>
 80090c0:	4633      	mov	r3, r6
 80090c2:	461e      	mov	r6, r3
 80090c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090c8:	2a30      	cmp	r2, #48	@ 0x30
 80090ca:	d0fa      	beq.n	80090c2 <_dtoa_r+0xb22>
 80090cc:	e4b5      	b.n	8008a3a <_dtoa_r+0x49a>
 80090ce:	459a      	cmp	sl, r3
 80090d0:	d1a8      	bne.n	8009024 <_dtoa_r+0xa84>
 80090d2:	2331      	movs	r3, #49	@ 0x31
 80090d4:	f108 0801 	add.w	r8, r8, #1
 80090d8:	f88a 3000 	strb.w	r3, [sl]
 80090dc:	e4ad      	b.n	8008a3a <_dtoa_r+0x49a>
 80090de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800913c <_dtoa_r+0xb9c>
 80090e4:	b11b      	cbz	r3, 80090ee <_dtoa_r+0xb4e>
 80090e6:	f10a 0308 	add.w	r3, sl, #8
 80090ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80090ec:	6013      	str	r3, [r2, #0]
 80090ee:	4650      	mov	r0, sl
 80090f0:	b017      	add	sp, #92	@ 0x5c
 80090f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f6:	9b07      	ldr	r3, [sp, #28]
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	f77f ae2e 	ble.w	8008d5a <_dtoa_r+0x7ba>
 80090fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009100:	9308      	str	r3, [sp, #32]
 8009102:	2001      	movs	r0, #1
 8009104:	e64d      	b.n	8008da2 <_dtoa_r+0x802>
 8009106:	f1bb 0f00 	cmp.w	fp, #0
 800910a:	f77f aed9 	ble.w	8008ec0 <_dtoa_r+0x920>
 800910e:	4656      	mov	r6, sl
 8009110:	9802      	ldr	r0, [sp, #8]
 8009112:	4621      	mov	r1, r4
 8009114:	f7ff f9b9 	bl	800848a <quorem>
 8009118:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800911c:	f806 3b01 	strb.w	r3, [r6], #1
 8009120:	eba6 020a 	sub.w	r2, r6, sl
 8009124:	4593      	cmp	fp, r2
 8009126:	ddb4      	ble.n	8009092 <_dtoa_r+0xaf2>
 8009128:	9902      	ldr	r1, [sp, #8]
 800912a:	2300      	movs	r3, #0
 800912c:	220a      	movs	r2, #10
 800912e:	4648      	mov	r0, r9
 8009130:	f000 f968 	bl	8009404 <__multadd>
 8009134:	9002      	str	r0, [sp, #8]
 8009136:	e7eb      	b.n	8009110 <_dtoa_r+0xb70>
 8009138:	0800a408 	.word	0x0800a408
 800913c:	0800a38c 	.word	0x0800a38c

08009140 <_free_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4605      	mov	r5, r0
 8009144:	2900      	cmp	r1, #0
 8009146:	d041      	beq.n	80091cc <_free_r+0x8c>
 8009148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800914c:	1f0c      	subs	r4, r1, #4
 800914e:	2b00      	cmp	r3, #0
 8009150:	bfb8      	it	lt
 8009152:	18e4      	addlt	r4, r4, r3
 8009154:	f000 f8e8 	bl	8009328 <__malloc_lock>
 8009158:	4a1d      	ldr	r2, [pc, #116]	@ (80091d0 <_free_r+0x90>)
 800915a:	6813      	ldr	r3, [r2, #0]
 800915c:	b933      	cbnz	r3, 800916c <_free_r+0x2c>
 800915e:	6063      	str	r3, [r4, #4]
 8009160:	6014      	str	r4, [r2, #0]
 8009162:	4628      	mov	r0, r5
 8009164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009168:	f000 b8e4 	b.w	8009334 <__malloc_unlock>
 800916c:	42a3      	cmp	r3, r4
 800916e:	d908      	bls.n	8009182 <_free_r+0x42>
 8009170:	6820      	ldr	r0, [r4, #0]
 8009172:	1821      	adds	r1, r4, r0
 8009174:	428b      	cmp	r3, r1
 8009176:	bf01      	itttt	eq
 8009178:	6819      	ldreq	r1, [r3, #0]
 800917a:	685b      	ldreq	r3, [r3, #4]
 800917c:	1809      	addeq	r1, r1, r0
 800917e:	6021      	streq	r1, [r4, #0]
 8009180:	e7ed      	b.n	800915e <_free_r+0x1e>
 8009182:	461a      	mov	r2, r3
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	b10b      	cbz	r3, 800918c <_free_r+0x4c>
 8009188:	42a3      	cmp	r3, r4
 800918a:	d9fa      	bls.n	8009182 <_free_r+0x42>
 800918c:	6811      	ldr	r1, [r2, #0]
 800918e:	1850      	adds	r0, r2, r1
 8009190:	42a0      	cmp	r0, r4
 8009192:	d10b      	bne.n	80091ac <_free_r+0x6c>
 8009194:	6820      	ldr	r0, [r4, #0]
 8009196:	4401      	add	r1, r0
 8009198:	1850      	adds	r0, r2, r1
 800919a:	4283      	cmp	r3, r0
 800919c:	6011      	str	r1, [r2, #0]
 800919e:	d1e0      	bne.n	8009162 <_free_r+0x22>
 80091a0:	6818      	ldr	r0, [r3, #0]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	6053      	str	r3, [r2, #4]
 80091a6:	4408      	add	r0, r1
 80091a8:	6010      	str	r0, [r2, #0]
 80091aa:	e7da      	b.n	8009162 <_free_r+0x22>
 80091ac:	d902      	bls.n	80091b4 <_free_r+0x74>
 80091ae:	230c      	movs	r3, #12
 80091b0:	602b      	str	r3, [r5, #0]
 80091b2:	e7d6      	b.n	8009162 <_free_r+0x22>
 80091b4:	6820      	ldr	r0, [r4, #0]
 80091b6:	1821      	adds	r1, r4, r0
 80091b8:	428b      	cmp	r3, r1
 80091ba:	bf04      	itt	eq
 80091bc:	6819      	ldreq	r1, [r3, #0]
 80091be:	685b      	ldreq	r3, [r3, #4]
 80091c0:	6063      	str	r3, [r4, #4]
 80091c2:	bf04      	itt	eq
 80091c4:	1809      	addeq	r1, r1, r0
 80091c6:	6021      	streq	r1, [r4, #0]
 80091c8:	6054      	str	r4, [r2, #4]
 80091ca:	e7ca      	b.n	8009162 <_free_r+0x22>
 80091cc:	bd38      	pop	{r3, r4, r5, pc}
 80091ce:	bf00      	nop
 80091d0:	20000960 	.word	0x20000960

080091d4 <malloc>:
 80091d4:	4b02      	ldr	r3, [pc, #8]	@ (80091e0 <malloc+0xc>)
 80091d6:	4601      	mov	r1, r0
 80091d8:	6818      	ldr	r0, [r3, #0]
 80091da:	f000 b825 	b.w	8009228 <_malloc_r>
 80091de:	bf00      	nop
 80091e0:	20000018 	.word	0x20000018

080091e4 <sbrk_aligned>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	4e0f      	ldr	r6, [pc, #60]	@ (8009224 <sbrk_aligned+0x40>)
 80091e8:	460c      	mov	r4, r1
 80091ea:	6831      	ldr	r1, [r6, #0]
 80091ec:	4605      	mov	r5, r0
 80091ee:	b911      	cbnz	r1, 80091f6 <sbrk_aligned+0x12>
 80091f0:	f000 fe92 	bl	8009f18 <_sbrk_r>
 80091f4:	6030      	str	r0, [r6, #0]
 80091f6:	4621      	mov	r1, r4
 80091f8:	4628      	mov	r0, r5
 80091fa:	f000 fe8d 	bl	8009f18 <_sbrk_r>
 80091fe:	1c43      	adds	r3, r0, #1
 8009200:	d103      	bne.n	800920a <sbrk_aligned+0x26>
 8009202:	f04f 34ff 	mov.w	r4, #4294967295
 8009206:	4620      	mov	r0, r4
 8009208:	bd70      	pop	{r4, r5, r6, pc}
 800920a:	1cc4      	adds	r4, r0, #3
 800920c:	f024 0403 	bic.w	r4, r4, #3
 8009210:	42a0      	cmp	r0, r4
 8009212:	d0f8      	beq.n	8009206 <sbrk_aligned+0x22>
 8009214:	1a21      	subs	r1, r4, r0
 8009216:	4628      	mov	r0, r5
 8009218:	f000 fe7e 	bl	8009f18 <_sbrk_r>
 800921c:	3001      	adds	r0, #1
 800921e:	d1f2      	bne.n	8009206 <sbrk_aligned+0x22>
 8009220:	e7ef      	b.n	8009202 <sbrk_aligned+0x1e>
 8009222:	bf00      	nop
 8009224:	2000095c 	.word	0x2000095c

08009228 <_malloc_r>:
 8009228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800922c:	1ccd      	adds	r5, r1, #3
 800922e:	f025 0503 	bic.w	r5, r5, #3
 8009232:	3508      	adds	r5, #8
 8009234:	2d0c      	cmp	r5, #12
 8009236:	bf38      	it	cc
 8009238:	250c      	movcc	r5, #12
 800923a:	2d00      	cmp	r5, #0
 800923c:	4606      	mov	r6, r0
 800923e:	db01      	blt.n	8009244 <_malloc_r+0x1c>
 8009240:	42a9      	cmp	r1, r5
 8009242:	d904      	bls.n	800924e <_malloc_r+0x26>
 8009244:	230c      	movs	r3, #12
 8009246:	6033      	str	r3, [r6, #0]
 8009248:	2000      	movs	r0, #0
 800924a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800924e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009324 <_malloc_r+0xfc>
 8009252:	f000 f869 	bl	8009328 <__malloc_lock>
 8009256:	f8d8 3000 	ldr.w	r3, [r8]
 800925a:	461c      	mov	r4, r3
 800925c:	bb44      	cbnz	r4, 80092b0 <_malloc_r+0x88>
 800925e:	4629      	mov	r1, r5
 8009260:	4630      	mov	r0, r6
 8009262:	f7ff ffbf 	bl	80091e4 <sbrk_aligned>
 8009266:	1c43      	adds	r3, r0, #1
 8009268:	4604      	mov	r4, r0
 800926a:	d158      	bne.n	800931e <_malloc_r+0xf6>
 800926c:	f8d8 4000 	ldr.w	r4, [r8]
 8009270:	4627      	mov	r7, r4
 8009272:	2f00      	cmp	r7, #0
 8009274:	d143      	bne.n	80092fe <_malloc_r+0xd6>
 8009276:	2c00      	cmp	r4, #0
 8009278:	d04b      	beq.n	8009312 <_malloc_r+0xea>
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	4639      	mov	r1, r7
 800927e:	4630      	mov	r0, r6
 8009280:	eb04 0903 	add.w	r9, r4, r3
 8009284:	f000 fe48 	bl	8009f18 <_sbrk_r>
 8009288:	4581      	cmp	r9, r0
 800928a:	d142      	bne.n	8009312 <_malloc_r+0xea>
 800928c:	6821      	ldr	r1, [r4, #0]
 800928e:	1a6d      	subs	r5, r5, r1
 8009290:	4629      	mov	r1, r5
 8009292:	4630      	mov	r0, r6
 8009294:	f7ff ffa6 	bl	80091e4 <sbrk_aligned>
 8009298:	3001      	adds	r0, #1
 800929a:	d03a      	beq.n	8009312 <_malloc_r+0xea>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	442b      	add	r3, r5
 80092a0:	6023      	str	r3, [r4, #0]
 80092a2:	f8d8 3000 	ldr.w	r3, [r8]
 80092a6:	685a      	ldr	r2, [r3, #4]
 80092a8:	bb62      	cbnz	r2, 8009304 <_malloc_r+0xdc>
 80092aa:	f8c8 7000 	str.w	r7, [r8]
 80092ae:	e00f      	b.n	80092d0 <_malloc_r+0xa8>
 80092b0:	6822      	ldr	r2, [r4, #0]
 80092b2:	1b52      	subs	r2, r2, r5
 80092b4:	d420      	bmi.n	80092f8 <_malloc_r+0xd0>
 80092b6:	2a0b      	cmp	r2, #11
 80092b8:	d917      	bls.n	80092ea <_malloc_r+0xc2>
 80092ba:	1961      	adds	r1, r4, r5
 80092bc:	42a3      	cmp	r3, r4
 80092be:	6025      	str	r5, [r4, #0]
 80092c0:	bf18      	it	ne
 80092c2:	6059      	strne	r1, [r3, #4]
 80092c4:	6863      	ldr	r3, [r4, #4]
 80092c6:	bf08      	it	eq
 80092c8:	f8c8 1000 	streq.w	r1, [r8]
 80092cc:	5162      	str	r2, [r4, r5]
 80092ce:	604b      	str	r3, [r1, #4]
 80092d0:	4630      	mov	r0, r6
 80092d2:	f000 f82f 	bl	8009334 <__malloc_unlock>
 80092d6:	f104 000b 	add.w	r0, r4, #11
 80092da:	1d23      	adds	r3, r4, #4
 80092dc:	f020 0007 	bic.w	r0, r0, #7
 80092e0:	1ac2      	subs	r2, r0, r3
 80092e2:	bf1c      	itt	ne
 80092e4:	1a1b      	subne	r3, r3, r0
 80092e6:	50a3      	strne	r3, [r4, r2]
 80092e8:	e7af      	b.n	800924a <_malloc_r+0x22>
 80092ea:	6862      	ldr	r2, [r4, #4]
 80092ec:	42a3      	cmp	r3, r4
 80092ee:	bf0c      	ite	eq
 80092f0:	f8c8 2000 	streq.w	r2, [r8]
 80092f4:	605a      	strne	r2, [r3, #4]
 80092f6:	e7eb      	b.n	80092d0 <_malloc_r+0xa8>
 80092f8:	4623      	mov	r3, r4
 80092fa:	6864      	ldr	r4, [r4, #4]
 80092fc:	e7ae      	b.n	800925c <_malloc_r+0x34>
 80092fe:	463c      	mov	r4, r7
 8009300:	687f      	ldr	r7, [r7, #4]
 8009302:	e7b6      	b.n	8009272 <_malloc_r+0x4a>
 8009304:	461a      	mov	r2, r3
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	42a3      	cmp	r3, r4
 800930a:	d1fb      	bne.n	8009304 <_malloc_r+0xdc>
 800930c:	2300      	movs	r3, #0
 800930e:	6053      	str	r3, [r2, #4]
 8009310:	e7de      	b.n	80092d0 <_malloc_r+0xa8>
 8009312:	230c      	movs	r3, #12
 8009314:	6033      	str	r3, [r6, #0]
 8009316:	4630      	mov	r0, r6
 8009318:	f000 f80c 	bl	8009334 <__malloc_unlock>
 800931c:	e794      	b.n	8009248 <_malloc_r+0x20>
 800931e:	6005      	str	r5, [r0, #0]
 8009320:	e7d6      	b.n	80092d0 <_malloc_r+0xa8>
 8009322:	bf00      	nop
 8009324:	20000960 	.word	0x20000960

08009328 <__malloc_lock>:
 8009328:	4801      	ldr	r0, [pc, #4]	@ (8009330 <__malloc_lock+0x8>)
 800932a:	f7ff b89e 	b.w	800846a <__retarget_lock_acquire_recursive>
 800932e:	bf00      	nop
 8009330:	20000958 	.word	0x20000958

08009334 <__malloc_unlock>:
 8009334:	4801      	ldr	r0, [pc, #4]	@ (800933c <__malloc_unlock+0x8>)
 8009336:	f7ff b899 	b.w	800846c <__retarget_lock_release_recursive>
 800933a:	bf00      	nop
 800933c:	20000958 	.word	0x20000958

08009340 <_Balloc>:
 8009340:	b570      	push	{r4, r5, r6, lr}
 8009342:	69c6      	ldr	r6, [r0, #28]
 8009344:	4604      	mov	r4, r0
 8009346:	460d      	mov	r5, r1
 8009348:	b976      	cbnz	r6, 8009368 <_Balloc+0x28>
 800934a:	2010      	movs	r0, #16
 800934c:	f7ff ff42 	bl	80091d4 <malloc>
 8009350:	4602      	mov	r2, r0
 8009352:	61e0      	str	r0, [r4, #28]
 8009354:	b920      	cbnz	r0, 8009360 <_Balloc+0x20>
 8009356:	4b18      	ldr	r3, [pc, #96]	@ (80093b8 <_Balloc+0x78>)
 8009358:	4818      	ldr	r0, [pc, #96]	@ (80093bc <_Balloc+0x7c>)
 800935a:	216b      	movs	r1, #107	@ 0x6b
 800935c:	f000 fdec 	bl	8009f38 <__assert_func>
 8009360:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009364:	6006      	str	r6, [r0, #0]
 8009366:	60c6      	str	r6, [r0, #12]
 8009368:	69e6      	ldr	r6, [r4, #28]
 800936a:	68f3      	ldr	r3, [r6, #12]
 800936c:	b183      	cbz	r3, 8009390 <_Balloc+0x50>
 800936e:	69e3      	ldr	r3, [r4, #28]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009376:	b9b8      	cbnz	r0, 80093a8 <_Balloc+0x68>
 8009378:	2101      	movs	r1, #1
 800937a:	fa01 f605 	lsl.w	r6, r1, r5
 800937e:	1d72      	adds	r2, r6, #5
 8009380:	0092      	lsls	r2, r2, #2
 8009382:	4620      	mov	r0, r4
 8009384:	f000 fdf6 	bl	8009f74 <_calloc_r>
 8009388:	b160      	cbz	r0, 80093a4 <_Balloc+0x64>
 800938a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800938e:	e00e      	b.n	80093ae <_Balloc+0x6e>
 8009390:	2221      	movs	r2, #33	@ 0x21
 8009392:	2104      	movs	r1, #4
 8009394:	4620      	mov	r0, r4
 8009396:	f000 fded 	bl	8009f74 <_calloc_r>
 800939a:	69e3      	ldr	r3, [r4, #28]
 800939c:	60f0      	str	r0, [r6, #12]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1e4      	bne.n	800936e <_Balloc+0x2e>
 80093a4:	2000      	movs	r0, #0
 80093a6:	bd70      	pop	{r4, r5, r6, pc}
 80093a8:	6802      	ldr	r2, [r0, #0]
 80093aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80093ae:	2300      	movs	r3, #0
 80093b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80093b4:	e7f7      	b.n	80093a6 <_Balloc+0x66>
 80093b6:	bf00      	nop
 80093b8:	0800a399 	.word	0x0800a399
 80093bc:	0800a419 	.word	0x0800a419

080093c0 <_Bfree>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	69c6      	ldr	r6, [r0, #28]
 80093c4:	4605      	mov	r5, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	b976      	cbnz	r6, 80093e8 <_Bfree+0x28>
 80093ca:	2010      	movs	r0, #16
 80093cc:	f7ff ff02 	bl	80091d4 <malloc>
 80093d0:	4602      	mov	r2, r0
 80093d2:	61e8      	str	r0, [r5, #28]
 80093d4:	b920      	cbnz	r0, 80093e0 <_Bfree+0x20>
 80093d6:	4b09      	ldr	r3, [pc, #36]	@ (80093fc <_Bfree+0x3c>)
 80093d8:	4809      	ldr	r0, [pc, #36]	@ (8009400 <_Bfree+0x40>)
 80093da:	218f      	movs	r1, #143	@ 0x8f
 80093dc:	f000 fdac 	bl	8009f38 <__assert_func>
 80093e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093e4:	6006      	str	r6, [r0, #0]
 80093e6:	60c6      	str	r6, [r0, #12]
 80093e8:	b13c      	cbz	r4, 80093fa <_Bfree+0x3a>
 80093ea:	69eb      	ldr	r3, [r5, #28]
 80093ec:	6862      	ldr	r2, [r4, #4]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093f4:	6021      	str	r1, [r4, #0]
 80093f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093fa:	bd70      	pop	{r4, r5, r6, pc}
 80093fc:	0800a399 	.word	0x0800a399
 8009400:	0800a419 	.word	0x0800a419

08009404 <__multadd>:
 8009404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009408:	690d      	ldr	r5, [r1, #16]
 800940a:	4607      	mov	r7, r0
 800940c:	460c      	mov	r4, r1
 800940e:	461e      	mov	r6, r3
 8009410:	f101 0c14 	add.w	ip, r1, #20
 8009414:	2000      	movs	r0, #0
 8009416:	f8dc 3000 	ldr.w	r3, [ip]
 800941a:	b299      	uxth	r1, r3
 800941c:	fb02 6101 	mla	r1, r2, r1, r6
 8009420:	0c1e      	lsrs	r6, r3, #16
 8009422:	0c0b      	lsrs	r3, r1, #16
 8009424:	fb02 3306 	mla	r3, r2, r6, r3
 8009428:	b289      	uxth	r1, r1
 800942a:	3001      	adds	r0, #1
 800942c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009430:	4285      	cmp	r5, r0
 8009432:	f84c 1b04 	str.w	r1, [ip], #4
 8009436:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800943a:	dcec      	bgt.n	8009416 <__multadd+0x12>
 800943c:	b30e      	cbz	r6, 8009482 <__multadd+0x7e>
 800943e:	68a3      	ldr	r3, [r4, #8]
 8009440:	42ab      	cmp	r3, r5
 8009442:	dc19      	bgt.n	8009478 <__multadd+0x74>
 8009444:	6861      	ldr	r1, [r4, #4]
 8009446:	4638      	mov	r0, r7
 8009448:	3101      	adds	r1, #1
 800944a:	f7ff ff79 	bl	8009340 <_Balloc>
 800944e:	4680      	mov	r8, r0
 8009450:	b928      	cbnz	r0, 800945e <__multadd+0x5a>
 8009452:	4602      	mov	r2, r0
 8009454:	4b0c      	ldr	r3, [pc, #48]	@ (8009488 <__multadd+0x84>)
 8009456:	480d      	ldr	r0, [pc, #52]	@ (800948c <__multadd+0x88>)
 8009458:	21ba      	movs	r1, #186	@ 0xba
 800945a:	f000 fd6d 	bl	8009f38 <__assert_func>
 800945e:	6922      	ldr	r2, [r4, #16]
 8009460:	3202      	adds	r2, #2
 8009462:	f104 010c 	add.w	r1, r4, #12
 8009466:	0092      	lsls	r2, r2, #2
 8009468:	300c      	adds	r0, #12
 800946a:	f7ff f800 	bl	800846e <memcpy>
 800946e:	4621      	mov	r1, r4
 8009470:	4638      	mov	r0, r7
 8009472:	f7ff ffa5 	bl	80093c0 <_Bfree>
 8009476:	4644      	mov	r4, r8
 8009478:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800947c:	3501      	adds	r5, #1
 800947e:	615e      	str	r6, [r3, #20]
 8009480:	6125      	str	r5, [r4, #16]
 8009482:	4620      	mov	r0, r4
 8009484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009488:	0800a408 	.word	0x0800a408
 800948c:	0800a419 	.word	0x0800a419

08009490 <__hi0bits>:
 8009490:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009494:	4603      	mov	r3, r0
 8009496:	bf36      	itet	cc
 8009498:	0403      	lslcc	r3, r0, #16
 800949a:	2000      	movcs	r0, #0
 800949c:	2010      	movcc	r0, #16
 800949e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80094a2:	bf3c      	itt	cc
 80094a4:	021b      	lslcc	r3, r3, #8
 80094a6:	3008      	addcc	r0, #8
 80094a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094ac:	bf3c      	itt	cc
 80094ae:	011b      	lslcc	r3, r3, #4
 80094b0:	3004      	addcc	r0, #4
 80094b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094b6:	bf3c      	itt	cc
 80094b8:	009b      	lslcc	r3, r3, #2
 80094ba:	3002      	addcc	r0, #2
 80094bc:	2b00      	cmp	r3, #0
 80094be:	db05      	blt.n	80094cc <__hi0bits+0x3c>
 80094c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80094c4:	f100 0001 	add.w	r0, r0, #1
 80094c8:	bf08      	it	eq
 80094ca:	2020      	moveq	r0, #32
 80094cc:	4770      	bx	lr

080094ce <__lo0bits>:
 80094ce:	6803      	ldr	r3, [r0, #0]
 80094d0:	4602      	mov	r2, r0
 80094d2:	f013 0007 	ands.w	r0, r3, #7
 80094d6:	d00b      	beq.n	80094f0 <__lo0bits+0x22>
 80094d8:	07d9      	lsls	r1, r3, #31
 80094da:	d421      	bmi.n	8009520 <__lo0bits+0x52>
 80094dc:	0798      	lsls	r0, r3, #30
 80094de:	bf49      	itett	mi
 80094e0:	085b      	lsrmi	r3, r3, #1
 80094e2:	089b      	lsrpl	r3, r3, #2
 80094e4:	2001      	movmi	r0, #1
 80094e6:	6013      	strmi	r3, [r2, #0]
 80094e8:	bf5c      	itt	pl
 80094ea:	6013      	strpl	r3, [r2, #0]
 80094ec:	2002      	movpl	r0, #2
 80094ee:	4770      	bx	lr
 80094f0:	b299      	uxth	r1, r3
 80094f2:	b909      	cbnz	r1, 80094f8 <__lo0bits+0x2a>
 80094f4:	0c1b      	lsrs	r3, r3, #16
 80094f6:	2010      	movs	r0, #16
 80094f8:	b2d9      	uxtb	r1, r3
 80094fa:	b909      	cbnz	r1, 8009500 <__lo0bits+0x32>
 80094fc:	3008      	adds	r0, #8
 80094fe:	0a1b      	lsrs	r3, r3, #8
 8009500:	0719      	lsls	r1, r3, #28
 8009502:	bf04      	itt	eq
 8009504:	091b      	lsreq	r3, r3, #4
 8009506:	3004      	addeq	r0, #4
 8009508:	0799      	lsls	r1, r3, #30
 800950a:	bf04      	itt	eq
 800950c:	089b      	lsreq	r3, r3, #2
 800950e:	3002      	addeq	r0, #2
 8009510:	07d9      	lsls	r1, r3, #31
 8009512:	d403      	bmi.n	800951c <__lo0bits+0x4e>
 8009514:	085b      	lsrs	r3, r3, #1
 8009516:	f100 0001 	add.w	r0, r0, #1
 800951a:	d003      	beq.n	8009524 <__lo0bits+0x56>
 800951c:	6013      	str	r3, [r2, #0]
 800951e:	4770      	bx	lr
 8009520:	2000      	movs	r0, #0
 8009522:	4770      	bx	lr
 8009524:	2020      	movs	r0, #32
 8009526:	4770      	bx	lr

08009528 <__i2b>:
 8009528:	b510      	push	{r4, lr}
 800952a:	460c      	mov	r4, r1
 800952c:	2101      	movs	r1, #1
 800952e:	f7ff ff07 	bl	8009340 <_Balloc>
 8009532:	4602      	mov	r2, r0
 8009534:	b928      	cbnz	r0, 8009542 <__i2b+0x1a>
 8009536:	4b05      	ldr	r3, [pc, #20]	@ (800954c <__i2b+0x24>)
 8009538:	4805      	ldr	r0, [pc, #20]	@ (8009550 <__i2b+0x28>)
 800953a:	f240 1145 	movw	r1, #325	@ 0x145
 800953e:	f000 fcfb 	bl	8009f38 <__assert_func>
 8009542:	2301      	movs	r3, #1
 8009544:	6144      	str	r4, [r0, #20]
 8009546:	6103      	str	r3, [r0, #16]
 8009548:	bd10      	pop	{r4, pc}
 800954a:	bf00      	nop
 800954c:	0800a408 	.word	0x0800a408
 8009550:	0800a419 	.word	0x0800a419

08009554 <__multiply>:
 8009554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009558:	4617      	mov	r7, r2
 800955a:	690a      	ldr	r2, [r1, #16]
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	429a      	cmp	r2, r3
 8009560:	bfa8      	it	ge
 8009562:	463b      	movge	r3, r7
 8009564:	4689      	mov	r9, r1
 8009566:	bfa4      	itt	ge
 8009568:	460f      	movge	r7, r1
 800956a:	4699      	movge	r9, r3
 800956c:	693d      	ldr	r5, [r7, #16]
 800956e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	6879      	ldr	r1, [r7, #4]
 8009576:	eb05 060a 	add.w	r6, r5, sl
 800957a:	42b3      	cmp	r3, r6
 800957c:	b085      	sub	sp, #20
 800957e:	bfb8      	it	lt
 8009580:	3101      	addlt	r1, #1
 8009582:	f7ff fedd 	bl	8009340 <_Balloc>
 8009586:	b930      	cbnz	r0, 8009596 <__multiply+0x42>
 8009588:	4602      	mov	r2, r0
 800958a:	4b41      	ldr	r3, [pc, #260]	@ (8009690 <__multiply+0x13c>)
 800958c:	4841      	ldr	r0, [pc, #260]	@ (8009694 <__multiply+0x140>)
 800958e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009592:	f000 fcd1 	bl	8009f38 <__assert_func>
 8009596:	f100 0414 	add.w	r4, r0, #20
 800959a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800959e:	4623      	mov	r3, r4
 80095a0:	2200      	movs	r2, #0
 80095a2:	4573      	cmp	r3, lr
 80095a4:	d320      	bcc.n	80095e8 <__multiply+0x94>
 80095a6:	f107 0814 	add.w	r8, r7, #20
 80095aa:	f109 0114 	add.w	r1, r9, #20
 80095ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80095b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80095b6:	9302      	str	r3, [sp, #8]
 80095b8:	1beb      	subs	r3, r5, r7
 80095ba:	3b15      	subs	r3, #21
 80095bc:	f023 0303 	bic.w	r3, r3, #3
 80095c0:	3304      	adds	r3, #4
 80095c2:	3715      	adds	r7, #21
 80095c4:	42bd      	cmp	r5, r7
 80095c6:	bf38      	it	cc
 80095c8:	2304      	movcc	r3, #4
 80095ca:	9301      	str	r3, [sp, #4]
 80095cc:	9b02      	ldr	r3, [sp, #8]
 80095ce:	9103      	str	r1, [sp, #12]
 80095d0:	428b      	cmp	r3, r1
 80095d2:	d80c      	bhi.n	80095ee <__multiply+0x9a>
 80095d4:	2e00      	cmp	r6, #0
 80095d6:	dd03      	ble.n	80095e0 <__multiply+0x8c>
 80095d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d055      	beq.n	800968c <__multiply+0x138>
 80095e0:	6106      	str	r6, [r0, #16]
 80095e2:	b005      	add	sp, #20
 80095e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e8:	f843 2b04 	str.w	r2, [r3], #4
 80095ec:	e7d9      	b.n	80095a2 <__multiply+0x4e>
 80095ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80095f2:	f1ba 0f00 	cmp.w	sl, #0
 80095f6:	d01f      	beq.n	8009638 <__multiply+0xe4>
 80095f8:	46c4      	mov	ip, r8
 80095fa:	46a1      	mov	r9, r4
 80095fc:	2700      	movs	r7, #0
 80095fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009602:	f8d9 3000 	ldr.w	r3, [r9]
 8009606:	fa1f fb82 	uxth.w	fp, r2
 800960a:	b29b      	uxth	r3, r3
 800960c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009610:	443b      	add	r3, r7
 8009612:	f8d9 7000 	ldr.w	r7, [r9]
 8009616:	0c12      	lsrs	r2, r2, #16
 8009618:	0c3f      	lsrs	r7, r7, #16
 800961a:	fb0a 7202 	mla	r2, sl, r2, r7
 800961e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009622:	b29b      	uxth	r3, r3
 8009624:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009628:	4565      	cmp	r5, ip
 800962a:	f849 3b04 	str.w	r3, [r9], #4
 800962e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009632:	d8e4      	bhi.n	80095fe <__multiply+0xaa>
 8009634:	9b01      	ldr	r3, [sp, #4]
 8009636:	50e7      	str	r7, [r4, r3]
 8009638:	9b03      	ldr	r3, [sp, #12]
 800963a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800963e:	3104      	adds	r1, #4
 8009640:	f1b9 0f00 	cmp.w	r9, #0
 8009644:	d020      	beq.n	8009688 <__multiply+0x134>
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	4647      	mov	r7, r8
 800964a:	46a4      	mov	ip, r4
 800964c:	f04f 0a00 	mov.w	sl, #0
 8009650:	f8b7 b000 	ldrh.w	fp, [r7]
 8009654:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009658:	fb09 220b 	mla	r2, r9, fp, r2
 800965c:	4452      	add	r2, sl
 800965e:	b29b      	uxth	r3, r3
 8009660:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009664:	f84c 3b04 	str.w	r3, [ip], #4
 8009668:	f857 3b04 	ldr.w	r3, [r7], #4
 800966c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009670:	f8bc 3000 	ldrh.w	r3, [ip]
 8009674:	fb09 330a 	mla	r3, r9, sl, r3
 8009678:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800967c:	42bd      	cmp	r5, r7
 800967e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009682:	d8e5      	bhi.n	8009650 <__multiply+0xfc>
 8009684:	9a01      	ldr	r2, [sp, #4]
 8009686:	50a3      	str	r3, [r4, r2]
 8009688:	3404      	adds	r4, #4
 800968a:	e79f      	b.n	80095cc <__multiply+0x78>
 800968c:	3e01      	subs	r6, #1
 800968e:	e7a1      	b.n	80095d4 <__multiply+0x80>
 8009690:	0800a408 	.word	0x0800a408
 8009694:	0800a419 	.word	0x0800a419

08009698 <__pow5mult>:
 8009698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800969c:	4615      	mov	r5, r2
 800969e:	f012 0203 	ands.w	r2, r2, #3
 80096a2:	4607      	mov	r7, r0
 80096a4:	460e      	mov	r6, r1
 80096a6:	d007      	beq.n	80096b8 <__pow5mult+0x20>
 80096a8:	4c25      	ldr	r4, [pc, #148]	@ (8009740 <__pow5mult+0xa8>)
 80096aa:	3a01      	subs	r2, #1
 80096ac:	2300      	movs	r3, #0
 80096ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096b2:	f7ff fea7 	bl	8009404 <__multadd>
 80096b6:	4606      	mov	r6, r0
 80096b8:	10ad      	asrs	r5, r5, #2
 80096ba:	d03d      	beq.n	8009738 <__pow5mult+0xa0>
 80096bc:	69fc      	ldr	r4, [r7, #28]
 80096be:	b97c      	cbnz	r4, 80096e0 <__pow5mult+0x48>
 80096c0:	2010      	movs	r0, #16
 80096c2:	f7ff fd87 	bl	80091d4 <malloc>
 80096c6:	4602      	mov	r2, r0
 80096c8:	61f8      	str	r0, [r7, #28]
 80096ca:	b928      	cbnz	r0, 80096d8 <__pow5mult+0x40>
 80096cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009744 <__pow5mult+0xac>)
 80096ce:	481e      	ldr	r0, [pc, #120]	@ (8009748 <__pow5mult+0xb0>)
 80096d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80096d4:	f000 fc30 	bl	8009f38 <__assert_func>
 80096d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096dc:	6004      	str	r4, [r0, #0]
 80096de:	60c4      	str	r4, [r0, #12]
 80096e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096e8:	b94c      	cbnz	r4, 80096fe <__pow5mult+0x66>
 80096ea:	f240 2171 	movw	r1, #625	@ 0x271
 80096ee:	4638      	mov	r0, r7
 80096f0:	f7ff ff1a 	bl	8009528 <__i2b>
 80096f4:	2300      	movs	r3, #0
 80096f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80096fa:	4604      	mov	r4, r0
 80096fc:	6003      	str	r3, [r0, #0]
 80096fe:	f04f 0900 	mov.w	r9, #0
 8009702:	07eb      	lsls	r3, r5, #31
 8009704:	d50a      	bpl.n	800971c <__pow5mult+0x84>
 8009706:	4631      	mov	r1, r6
 8009708:	4622      	mov	r2, r4
 800970a:	4638      	mov	r0, r7
 800970c:	f7ff ff22 	bl	8009554 <__multiply>
 8009710:	4631      	mov	r1, r6
 8009712:	4680      	mov	r8, r0
 8009714:	4638      	mov	r0, r7
 8009716:	f7ff fe53 	bl	80093c0 <_Bfree>
 800971a:	4646      	mov	r6, r8
 800971c:	106d      	asrs	r5, r5, #1
 800971e:	d00b      	beq.n	8009738 <__pow5mult+0xa0>
 8009720:	6820      	ldr	r0, [r4, #0]
 8009722:	b938      	cbnz	r0, 8009734 <__pow5mult+0x9c>
 8009724:	4622      	mov	r2, r4
 8009726:	4621      	mov	r1, r4
 8009728:	4638      	mov	r0, r7
 800972a:	f7ff ff13 	bl	8009554 <__multiply>
 800972e:	6020      	str	r0, [r4, #0]
 8009730:	f8c0 9000 	str.w	r9, [r0]
 8009734:	4604      	mov	r4, r0
 8009736:	e7e4      	b.n	8009702 <__pow5mult+0x6a>
 8009738:	4630      	mov	r0, r6
 800973a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800973e:	bf00      	nop
 8009740:	0800a4cc 	.word	0x0800a4cc
 8009744:	0800a399 	.word	0x0800a399
 8009748:	0800a419 	.word	0x0800a419

0800974c <__lshift>:
 800974c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009750:	460c      	mov	r4, r1
 8009752:	6849      	ldr	r1, [r1, #4]
 8009754:	6923      	ldr	r3, [r4, #16]
 8009756:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800975a:	68a3      	ldr	r3, [r4, #8]
 800975c:	4607      	mov	r7, r0
 800975e:	4691      	mov	r9, r2
 8009760:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009764:	f108 0601 	add.w	r6, r8, #1
 8009768:	42b3      	cmp	r3, r6
 800976a:	db0b      	blt.n	8009784 <__lshift+0x38>
 800976c:	4638      	mov	r0, r7
 800976e:	f7ff fde7 	bl	8009340 <_Balloc>
 8009772:	4605      	mov	r5, r0
 8009774:	b948      	cbnz	r0, 800978a <__lshift+0x3e>
 8009776:	4602      	mov	r2, r0
 8009778:	4b28      	ldr	r3, [pc, #160]	@ (800981c <__lshift+0xd0>)
 800977a:	4829      	ldr	r0, [pc, #164]	@ (8009820 <__lshift+0xd4>)
 800977c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009780:	f000 fbda 	bl	8009f38 <__assert_func>
 8009784:	3101      	adds	r1, #1
 8009786:	005b      	lsls	r3, r3, #1
 8009788:	e7ee      	b.n	8009768 <__lshift+0x1c>
 800978a:	2300      	movs	r3, #0
 800978c:	f100 0114 	add.w	r1, r0, #20
 8009790:	f100 0210 	add.w	r2, r0, #16
 8009794:	4618      	mov	r0, r3
 8009796:	4553      	cmp	r3, sl
 8009798:	db33      	blt.n	8009802 <__lshift+0xb6>
 800979a:	6920      	ldr	r0, [r4, #16]
 800979c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097a0:	f104 0314 	add.w	r3, r4, #20
 80097a4:	f019 091f 	ands.w	r9, r9, #31
 80097a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80097ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80097b0:	d02b      	beq.n	800980a <__lshift+0xbe>
 80097b2:	f1c9 0e20 	rsb	lr, r9, #32
 80097b6:	468a      	mov	sl, r1
 80097b8:	2200      	movs	r2, #0
 80097ba:	6818      	ldr	r0, [r3, #0]
 80097bc:	fa00 f009 	lsl.w	r0, r0, r9
 80097c0:	4310      	orrs	r0, r2
 80097c2:	f84a 0b04 	str.w	r0, [sl], #4
 80097c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80097ca:	459c      	cmp	ip, r3
 80097cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80097d0:	d8f3      	bhi.n	80097ba <__lshift+0x6e>
 80097d2:	ebac 0304 	sub.w	r3, ip, r4
 80097d6:	3b15      	subs	r3, #21
 80097d8:	f023 0303 	bic.w	r3, r3, #3
 80097dc:	3304      	adds	r3, #4
 80097de:	f104 0015 	add.w	r0, r4, #21
 80097e2:	4560      	cmp	r0, ip
 80097e4:	bf88      	it	hi
 80097e6:	2304      	movhi	r3, #4
 80097e8:	50ca      	str	r2, [r1, r3]
 80097ea:	b10a      	cbz	r2, 80097f0 <__lshift+0xa4>
 80097ec:	f108 0602 	add.w	r6, r8, #2
 80097f0:	3e01      	subs	r6, #1
 80097f2:	4638      	mov	r0, r7
 80097f4:	612e      	str	r6, [r5, #16]
 80097f6:	4621      	mov	r1, r4
 80097f8:	f7ff fde2 	bl	80093c0 <_Bfree>
 80097fc:	4628      	mov	r0, r5
 80097fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009802:	f842 0f04 	str.w	r0, [r2, #4]!
 8009806:	3301      	adds	r3, #1
 8009808:	e7c5      	b.n	8009796 <__lshift+0x4a>
 800980a:	3904      	subs	r1, #4
 800980c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009810:	f841 2f04 	str.w	r2, [r1, #4]!
 8009814:	459c      	cmp	ip, r3
 8009816:	d8f9      	bhi.n	800980c <__lshift+0xc0>
 8009818:	e7ea      	b.n	80097f0 <__lshift+0xa4>
 800981a:	bf00      	nop
 800981c:	0800a408 	.word	0x0800a408
 8009820:	0800a419 	.word	0x0800a419

08009824 <__mcmp>:
 8009824:	690a      	ldr	r2, [r1, #16]
 8009826:	4603      	mov	r3, r0
 8009828:	6900      	ldr	r0, [r0, #16]
 800982a:	1a80      	subs	r0, r0, r2
 800982c:	b530      	push	{r4, r5, lr}
 800982e:	d10e      	bne.n	800984e <__mcmp+0x2a>
 8009830:	3314      	adds	r3, #20
 8009832:	3114      	adds	r1, #20
 8009834:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009838:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800983c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009840:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009844:	4295      	cmp	r5, r2
 8009846:	d003      	beq.n	8009850 <__mcmp+0x2c>
 8009848:	d205      	bcs.n	8009856 <__mcmp+0x32>
 800984a:	f04f 30ff 	mov.w	r0, #4294967295
 800984e:	bd30      	pop	{r4, r5, pc}
 8009850:	42a3      	cmp	r3, r4
 8009852:	d3f3      	bcc.n	800983c <__mcmp+0x18>
 8009854:	e7fb      	b.n	800984e <__mcmp+0x2a>
 8009856:	2001      	movs	r0, #1
 8009858:	e7f9      	b.n	800984e <__mcmp+0x2a>
	...

0800985c <__mdiff>:
 800985c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009860:	4689      	mov	r9, r1
 8009862:	4606      	mov	r6, r0
 8009864:	4611      	mov	r1, r2
 8009866:	4648      	mov	r0, r9
 8009868:	4614      	mov	r4, r2
 800986a:	f7ff ffdb 	bl	8009824 <__mcmp>
 800986e:	1e05      	subs	r5, r0, #0
 8009870:	d112      	bne.n	8009898 <__mdiff+0x3c>
 8009872:	4629      	mov	r1, r5
 8009874:	4630      	mov	r0, r6
 8009876:	f7ff fd63 	bl	8009340 <_Balloc>
 800987a:	4602      	mov	r2, r0
 800987c:	b928      	cbnz	r0, 800988a <__mdiff+0x2e>
 800987e:	4b3f      	ldr	r3, [pc, #252]	@ (800997c <__mdiff+0x120>)
 8009880:	f240 2137 	movw	r1, #567	@ 0x237
 8009884:	483e      	ldr	r0, [pc, #248]	@ (8009980 <__mdiff+0x124>)
 8009886:	f000 fb57 	bl	8009f38 <__assert_func>
 800988a:	2301      	movs	r3, #1
 800988c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009890:	4610      	mov	r0, r2
 8009892:	b003      	add	sp, #12
 8009894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009898:	bfbc      	itt	lt
 800989a:	464b      	movlt	r3, r9
 800989c:	46a1      	movlt	r9, r4
 800989e:	4630      	mov	r0, r6
 80098a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80098a4:	bfba      	itte	lt
 80098a6:	461c      	movlt	r4, r3
 80098a8:	2501      	movlt	r5, #1
 80098aa:	2500      	movge	r5, #0
 80098ac:	f7ff fd48 	bl	8009340 <_Balloc>
 80098b0:	4602      	mov	r2, r0
 80098b2:	b918      	cbnz	r0, 80098bc <__mdiff+0x60>
 80098b4:	4b31      	ldr	r3, [pc, #196]	@ (800997c <__mdiff+0x120>)
 80098b6:	f240 2145 	movw	r1, #581	@ 0x245
 80098ba:	e7e3      	b.n	8009884 <__mdiff+0x28>
 80098bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80098c0:	6926      	ldr	r6, [r4, #16]
 80098c2:	60c5      	str	r5, [r0, #12]
 80098c4:	f109 0310 	add.w	r3, r9, #16
 80098c8:	f109 0514 	add.w	r5, r9, #20
 80098cc:	f104 0e14 	add.w	lr, r4, #20
 80098d0:	f100 0b14 	add.w	fp, r0, #20
 80098d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80098d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80098dc:	9301      	str	r3, [sp, #4]
 80098de:	46d9      	mov	r9, fp
 80098e0:	f04f 0c00 	mov.w	ip, #0
 80098e4:	9b01      	ldr	r3, [sp, #4]
 80098e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098ee:	9301      	str	r3, [sp, #4]
 80098f0:	fa1f f38a 	uxth.w	r3, sl
 80098f4:	4619      	mov	r1, r3
 80098f6:	b283      	uxth	r3, r0
 80098f8:	1acb      	subs	r3, r1, r3
 80098fa:	0c00      	lsrs	r0, r0, #16
 80098fc:	4463      	add	r3, ip
 80098fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009902:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009906:	b29b      	uxth	r3, r3
 8009908:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800990c:	4576      	cmp	r6, lr
 800990e:	f849 3b04 	str.w	r3, [r9], #4
 8009912:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009916:	d8e5      	bhi.n	80098e4 <__mdiff+0x88>
 8009918:	1b33      	subs	r3, r6, r4
 800991a:	3b15      	subs	r3, #21
 800991c:	f023 0303 	bic.w	r3, r3, #3
 8009920:	3415      	adds	r4, #21
 8009922:	3304      	adds	r3, #4
 8009924:	42a6      	cmp	r6, r4
 8009926:	bf38      	it	cc
 8009928:	2304      	movcc	r3, #4
 800992a:	441d      	add	r5, r3
 800992c:	445b      	add	r3, fp
 800992e:	461e      	mov	r6, r3
 8009930:	462c      	mov	r4, r5
 8009932:	4544      	cmp	r4, r8
 8009934:	d30e      	bcc.n	8009954 <__mdiff+0xf8>
 8009936:	f108 0103 	add.w	r1, r8, #3
 800993a:	1b49      	subs	r1, r1, r5
 800993c:	f021 0103 	bic.w	r1, r1, #3
 8009940:	3d03      	subs	r5, #3
 8009942:	45a8      	cmp	r8, r5
 8009944:	bf38      	it	cc
 8009946:	2100      	movcc	r1, #0
 8009948:	440b      	add	r3, r1
 800994a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800994e:	b191      	cbz	r1, 8009976 <__mdiff+0x11a>
 8009950:	6117      	str	r7, [r2, #16]
 8009952:	e79d      	b.n	8009890 <__mdiff+0x34>
 8009954:	f854 1b04 	ldr.w	r1, [r4], #4
 8009958:	46e6      	mov	lr, ip
 800995a:	0c08      	lsrs	r0, r1, #16
 800995c:	fa1c fc81 	uxtah	ip, ip, r1
 8009960:	4471      	add	r1, lr
 8009962:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009966:	b289      	uxth	r1, r1
 8009968:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800996c:	f846 1b04 	str.w	r1, [r6], #4
 8009970:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009974:	e7dd      	b.n	8009932 <__mdiff+0xd6>
 8009976:	3f01      	subs	r7, #1
 8009978:	e7e7      	b.n	800994a <__mdiff+0xee>
 800997a:	bf00      	nop
 800997c:	0800a408 	.word	0x0800a408
 8009980:	0800a419 	.word	0x0800a419

08009984 <__d2b>:
 8009984:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009988:	460f      	mov	r7, r1
 800998a:	2101      	movs	r1, #1
 800998c:	ec59 8b10 	vmov	r8, r9, d0
 8009990:	4616      	mov	r6, r2
 8009992:	f7ff fcd5 	bl	8009340 <_Balloc>
 8009996:	4604      	mov	r4, r0
 8009998:	b930      	cbnz	r0, 80099a8 <__d2b+0x24>
 800999a:	4602      	mov	r2, r0
 800999c:	4b23      	ldr	r3, [pc, #140]	@ (8009a2c <__d2b+0xa8>)
 800999e:	4824      	ldr	r0, [pc, #144]	@ (8009a30 <__d2b+0xac>)
 80099a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80099a4:	f000 fac8 	bl	8009f38 <__assert_func>
 80099a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80099ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099b0:	b10d      	cbz	r5, 80099b6 <__d2b+0x32>
 80099b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80099b6:	9301      	str	r3, [sp, #4]
 80099b8:	f1b8 0300 	subs.w	r3, r8, #0
 80099bc:	d023      	beq.n	8009a06 <__d2b+0x82>
 80099be:	4668      	mov	r0, sp
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	f7ff fd84 	bl	80094ce <__lo0bits>
 80099c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80099ca:	b1d0      	cbz	r0, 8009a02 <__d2b+0x7e>
 80099cc:	f1c0 0320 	rsb	r3, r0, #32
 80099d0:	fa02 f303 	lsl.w	r3, r2, r3
 80099d4:	430b      	orrs	r3, r1
 80099d6:	40c2      	lsrs	r2, r0
 80099d8:	6163      	str	r3, [r4, #20]
 80099da:	9201      	str	r2, [sp, #4]
 80099dc:	9b01      	ldr	r3, [sp, #4]
 80099de:	61a3      	str	r3, [r4, #24]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	bf0c      	ite	eq
 80099e4:	2201      	moveq	r2, #1
 80099e6:	2202      	movne	r2, #2
 80099e8:	6122      	str	r2, [r4, #16]
 80099ea:	b1a5      	cbz	r5, 8009a16 <__d2b+0x92>
 80099ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80099f0:	4405      	add	r5, r0
 80099f2:	603d      	str	r5, [r7, #0]
 80099f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099f8:	6030      	str	r0, [r6, #0]
 80099fa:	4620      	mov	r0, r4
 80099fc:	b003      	add	sp, #12
 80099fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a02:	6161      	str	r1, [r4, #20]
 8009a04:	e7ea      	b.n	80099dc <__d2b+0x58>
 8009a06:	a801      	add	r0, sp, #4
 8009a08:	f7ff fd61 	bl	80094ce <__lo0bits>
 8009a0c:	9b01      	ldr	r3, [sp, #4]
 8009a0e:	6163      	str	r3, [r4, #20]
 8009a10:	3020      	adds	r0, #32
 8009a12:	2201      	movs	r2, #1
 8009a14:	e7e8      	b.n	80099e8 <__d2b+0x64>
 8009a16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009a1e:	6038      	str	r0, [r7, #0]
 8009a20:	6918      	ldr	r0, [r3, #16]
 8009a22:	f7ff fd35 	bl	8009490 <__hi0bits>
 8009a26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a2a:	e7e5      	b.n	80099f8 <__d2b+0x74>
 8009a2c:	0800a408 	.word	0x0800a408
 8009a30:	0800a419 	.word	0x0800a419

08009a34 <__sfputc_r>:
 8009a34:	6893      	ldr	r3, [r2, #8]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	b410      	push	{r4}
 8009a3c:	6093      	str	r3, [r2, #8]
 8009a3e:	da08      	bge.n	8009a52 <__sfputc_r+0x1e>
 8009a40:	6994      	ldr	r4, [r2, #24]
 8009a42:	42a3      	cmp	r3, r4
 8009a44:	db01      	blt.n	8009a4a <__sfputc_r+0x16>
 8009a46:	290a      	cmp	r1, #10
 8009a48:	d103      	bne.n	8009a52 <__sfputc_r+0x1e>
 8009a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a4e:	f7fe bbfa 	b.w	8008246 <__swbuf_r>
 8009a52:	6813      	ldr	r3, [r2, #0]
 8009a54:	1c58      	adds	r0, r3, #1
 8009a56:	6010      	str	r0, [r2, #0]
 8009a58:	7019      	strb	r1, [r3, #0]
 8009a5a:	4608      	mov	r0, r1
 8009a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a60:	4770      	bx	lr

08009a62 <__sfputs_r>:
 8009a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a64:	4606      	mov	r6, r0
 8009a66:	460f      	mov	r7, r1
 8009a68:	4614      	mov	r4, r2
 8009a6a:	18d5      	adds	r5, r2, r3
 8009a6c:	42ac      	cmp	r4, r5
 8009a6e:	d101      	bne.n	8009a74 <__sfputs_r+0x12>
 8009a70:	2000      	movs	r0, #0
 8009a72:	e007      	b.n	8009a84 <__sfputs_r+0x22>
 8009a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a78:	463a      	mov	r2, r7
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f7ff ffda 	bl	8009a34 <__sfputc_r>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d1f3      	bne.n	8009a6c <__sfputs_r+0xa>
 8009a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a88 <_vfiprintf_r>:
 8009a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8c:	460d      	mov	r5, r1
 8009a8e:	b09d      	sub	sp, #116	@ 0x74
 8009a90:	4614      	mov	r4, r2
 8009a92:	4698      	mov	r8, r3
 8009a94:	4606      	mov	r6, r0
 8009a96:	b118      	cbz	r0, 8009aa0 <_vfiprintf_r+0x18>
 8009a98:	6a03      	ldr	r3, [r0, #32]
 8009a9a:	b90b      	cbnz	r3, 8009aa0 <_vfiprintf_r+0x18>
 8009a9c:	f7fe faea 	bl	8008074 <__sinit>
 8009aa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aa2:	07d9      	lsls	r1, r3, #31
 8009aa4:	d405      	bmi.n	8009ab2 <_vfiprintf_r+0x2a>
 8009aa6:	89ab      	ldrh	r3, [r5, #12]
 8009aa8:	059a      	lsls	r2, r3, #22
 8009aaa:	d402      	bmi.n	8009ab2 <_vfiprintf_r+0x2a>
 8009aac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009aae:	f7fe fcdc 	bl	800846a <__retarget_lock_acquire_recursive>
 8009ab2:	89ab      	ldrh	r3, [r5, #12]
 8009ab4:	071b      	lsls	r3, r3, #28
 8009ab6:	d501      	bpl.n	8009abc <_vfiprintf_r+0x34>
 8009ab8:	692b      	ldr	r3, [r5, #16]
 8009aba:	b99b      	cbnz	r3, 8009ae4 <_vfiprintf_r+0x5c>
 8009abc:	4629      	mov	r1, r5
 8009abe:	4630      	mov	r0, r6
 8009ac0:	f7fe fc00 	bl	80082c4 <__swsetup_r>
 8009ac4:	b170      	cbz	r0, 8009ae4 <_vfiprintf_r+0x5c>
 8009ac6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ac8:	07dc      	lsls	r4, r3, #31
 8009aca:	d504      	bpl.n	8009ad6 <_vfiprintf_r+0x4e>
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad0:	b01d      	add	sp, #116	@ 0x74
 8009ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	0598      	lsls	r0, r3, #22
 8009ada:	d4f7      	bmi.n	8009acc <_vfiprintf_r+0x44>
 8009adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ade:	f7fe fcc5 	bl	800846c <__retarget_lock_release_recursive>
 8009ae2:	e7f3      	b.n	8009acc <_vfiprintf_r+0x44>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ae8:	2320      	movs	r3, #32
 8009aea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aee:	f8cd 800c 	str.w	r8, [sp, #12]
 8009af2:	2330      	movs	r3, #48	@ 0x30
 8009af4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ca4 <_vfiprintf_r+0x21c>
 8009af8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009afc:	f04f 0901 	mov.w	r9, #1
 8009b00:	4623      	mov	r3, r4
 8009b02:	469a      	mov	sl, r3
 8009b04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b08:	b10a      	cbz	r2, 8009b0e <_vfiprintf_r+0x86>
 8009b0a:	2a25      	cmp	r2, #37	@ 0x25
 8009b0c:	d1f9      	bne.n	8009b02 <_vfiprintf_r+0x7a>
 8009b0e:	ebba 0b04 	subs.w	fp, sl, r4
 8009b12:	d00b      	beq.n	8009b2c <_vfiprintf_r+0xa4>
 8009b14:	465b      	mov	r3, fp
 8009b16:	4622      	mov	r2, r4
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7ff ffa1 	bl	8009a62 <__sfputs_r>
 8009b20:	3001      	adds	r0, #1
 8009b22:	f000 80a7 	beq.w	8009c74 <_vfiprintf_r+0x1ec>
 8009b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b28:	445a      	add	r2, fp
 8009b2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f000 809f 	beq.w	8009c74 <_vfiprintf_r+0x1ec>
 8009b36:	2300      	movs	r3, #0
 8009b38:	f04f 32ff 	mov.w	r2, #4294967295
 8009b3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b40:	f10a 0a01 	add.w	sl, sl, #1
 8009b44:	9304      	str	r3, [sp, #16]
 8009b46:	9307      	str	r3, [sp, #28]
 8009b48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b4e:	4654      	mov	r4, sl
 8009b50:	2205      	movs	r2, #5
 8009b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b56:	4853      	ldr	r0, [pc, #332]	@ (8009ca4 <_vfiprintf_r+0x21c>)
 8009b58:	f7f6 fb3a 	bl	80001d0 <memchr>
 8009b5c:	9a04      	ldr	r2, [sp, #16]
 8009b5e:	b9d8      	cbnz	r0, 8009b98 <_vfiprintf_r+0x110>
 8009b60:	06d1      	lsls	r1, r2, #27
 8009b62:	bf44      	itt	mi
 8009b64:	2320      	movmi	r3, #32
 8009b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b6a:	0713      	lsls	r3, r2, #28
 8009b6c:	bf44      	itt	mi
 8009b6e:	232b      	movmi	r3, #43	@ 0x2b
 8009b70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b74:	f89a 3000 	ldrb.w	r3, [sl]
 8009b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b7a:	d015      	beq.n	8009ba8 <_vfiprintf_r+0x120>
 8009b7c:	9a07      	ldr	r2, [sp, #28]
 8009b7e:	4654      	mov	r4, sl
 8009b80:	2000      	movs	r0, #0
 8009b82:	f04f 0c0a 	mov.w	ip, #10
 8009b86:	4621      	mov	r1, r4
 8009b88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b8c:	3b30      	subs	r3, #48	@ 0x30
 8009b8e:	2b09      	cmp	r3, #9
 8009b90:	d94b      	bls.n	8009c2a <_vfiprintf_r+0x1a2>
 8009b92:	b1b0      	cbz	r0, 8009bc2 <_vfiprintf_r+0x13a>
 8009b94:	9207      	str	r2, [sp, #28]
 8009b96:	e014      	b.n	8009bc2 <_vfiprintf_r+0x13a>
 8009b98:	eba0 0308 	sub.w	r3, r0, r8
 8009b9c:	fa09 f303 	lsl.w	r3, r9, r3
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	9304      	str	r3, [sp, #16]
 8009ba4:	46a2      	mov	sl, r4
 8009ba6:	e7d2      	b.n	8009b4e <_vfiprintf_r+0xc6>
 8009ba8:	9b03      	ldr	r3, [sp, #12]
 8009baa:	1d19      	adds	r1, r3, #4
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	9103      	str	r1, [sp, #12]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	bfbb      	ittet	lt
 8009bb4:	425b      	neglt	r3, r3
 8009bb6:	f042 0202 	orrlt.w	r2, r2, #2
 8009bba:	9307      	strge	r3, [sp, #28]
 8009bbc:	9307      	strlt	r3, [sp, #28]
 8009bbe:	bfb8      	it	lt
 8009bc0:	9204      	strlt	r2, [sp, #16]
 8009bc2:	7823      	ldrb	r3, [r4, #0]
 8009bc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bc6:	d10a      	bne.n	8009bde <_vfiprintf_r+0x156>
 8009bc8:	7863      	ldrb	r3, [r4, #1]
 8009bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bcc:	d132      	bne.n	8009c34 <_vfiprintf_r+0x1ac>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	1d1a      	adds	r2, r3, #4
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	9203      	str	r2, [sp, #12]
 8009bd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bda:	3402      	adds	r4, #2
 8009bdc:	9305      	str	r3, [sp, #20]
 8009bde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009cb4 <_vfiprintf_r+0x22c>
 8009be2:	7821      	ldrb	r1, [r4, #0]
 8009be4:	2203      	movs	r2, #3
 8009be6:	4650      	mov	r0, sl
 8009be8:	f7f6 faf2 	bl	80001d0 <memchr>
 8009bec:	b138      	cbz	r0, 8009bfe <_vfiprintf_r+0x176>
 8009bee:	9b04      	ldr	r3, [sp, #16]
 8009bf0:	eba0 000a 	sub.w	r0, r0, sl
 8009bf4:	2240      	movs	r2, #64	@ 0x40
 8009bf6:	4082      	lsls	r2, r0
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	3401      	adds	r4, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c02:	4829      	ldr	r0, [pc, #164]	@ (8009ca8 <_vfiprintf_r+0x220>)
 8009c04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c08:	2206      	movs	r2, #6
 8009c0a:	f7f6 fae1 	bl	80001d0 <memchr>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	d03f      	beq.n	8009c92 <_vfiprintf_r+0x20a>
 8009c12:	4b26      	ldr	r3, [pc, #152]	@ (8009cac <_vfiprintf_r+0x224>)
 8009c14:	bb1b      	cbnz	r3, 8009c5e <_vfiprintf_r+0x1d6>
 8009c16:	9b03      	ldr	r3, [sp, #12]
 8009c18:	3307      	adds	r3, #7
 8009c1a:	f023 0307 	bic.w	r3, r3, #7
 8009c1e:	3308      	adds	r3, #8
 8009c20:	9303      	str	r3, [sp, #12]
 8009c22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c24:	443b      	add	r3, r7
 8009c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c28:	e76a      	b.n	8009b00 <_vfiprintf_r+0x78>
 8009c2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c2e:	460c      	mov	r4, r1
 8009c30:	2001      	movs	r0, #1
 8009c32:	e7a8      	b.n	8009b86 <_vfiprintf_r+0xfe>
 8009c34:	2300      	movs	r3, #0
 8009c36:	3401      	adds	r4, #1
 8009c38:	9305      	str	r3, [sp, #20]
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	f04f 0c0a 	mov.w	ip, #10
 8009c40:	4620      	mov	r0, r4
 8009c42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c46:	3a30      	subs	r2, #48	@ 0x30
 8009c48:	2a09      	cmp	r2, #9
 8009c4a:	d903      	bls.n	8009c54 <_vfiprintf_r+0x1cc>
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d0c6      	beq.n	8009bde <_vfiprintf_r+0x156>
 8009c50:	9105      	str	r1, [sp, #20]
 8009c52:	e7c4      	b.n	8009bde <_vfiprintf_r+0x156>
 8009c54:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c58:	4604      	mov	r4, r0
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e7f0      	b.n	8009c40 <_vfiprintf_r+0x1b8>
 8009c5e:	ab03      	add	r3, sp, #12
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	462a      	mov	r2, r5
 8009c64:	4b12      	ldr	r3, [pc, #72]	@ (8009cb0 <_vfiprintf_r+0x228>)
 8009c66:	a904      	add	r1, sp, #16
 8009c68:	4630      	mov	r0, r6
 8009c6a:	f7fd fdc1 	bl	80077f0 <_printf_float>
 8009c6e:	4607      	mov	r7, r0
 8009c70:	1c78      	adds	r0, r7, #1
 8009c72:	d1d6      	bne.n	8009c22 <_vfiprintf_r+0x19a>
 8009c74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c76:	07d9      	lsls	r1, r3, #31
 8009c78:	d405      	bmi.n	8009c86 <_vfiprintf_r+0x1fe>
 8009c7a:	89ab      	ldrh	r3, [r5, #12]
 8009c7c:	059a      	lsls	r2, r3, #22
 8009c7e:	d402      	bmi.n	8009c86 <_vfiprintf_r+0x1fe>
 8009c80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c82:	f7fe fbf3 	bl	800846c <__retarget_lock_release_recursive>
 8009c86:	89ab      	ldrh	r3, [r5, #12]
 8009c88:	065b      	lsls	r3, r3, #25
 8009c8a:	f53f af1f 	bmi.w	8009acc <_vfiprintf_r+0x44>
 8009c8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c90:	e71e      	b.n	8009ad0 <_vfiprintf_r+0x48>
 8009c92:	ab03      	add	r3, sp, #12
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	462a      	mov	r2, r5
 8009c98:	4b05      	ldr	r3, [pc, #20]	@ (8009cb0 <_vfiprintf_r+0x228>)
 8009c9a:	a904      	add	r1, sp, #16
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	f7fe f83f 	bl	8007d20 <_printf_i>
 8009ca2:	e7e4      	b.n	8009c6e <_vfiprintf_r+0x1e6>
 8009ca4:	0800a472 	.word	0x0800a472
 8009ca8:	0800a47c 	.word	0x0800a47c
 8009cac:	080077f1 	.word	0x080077f1
 8009cb0:	08009a63 	.word	0x08009a63
 8009cb4:	0800a478 	.word	0x0800a478

08009cb8 <__sflush_r>:
 8009cb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc0:	0716      	lsls	r6, r2, #28
 8009cc2:	4605      	mov	r5, r0
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	d454      	bmi.n	8009d72 <__sflush_r+0xba>
 8009cc8:	684b      	ldr	r3, [r1, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	dc02      	bgt.n	8009cd4 <__sflush_r+0x1c>
 8009cce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	dd48      	ble.n	8009d66 <__sflush_r+0xae>
 8009cd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cd6:	2e00      	cmp	r6, #0
 8009cd8:	d045      	beq.n	8009d66 <__sflush_r+0xae>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ce0:	682f      	ldr	r7, [r5, #0]
 8009ce2:	6a21      	ldr	r1, [r4, #32]
 8009ce4:	602b      	str	r3, [r5, #0]
 8009ce6:	d030      	beq.n	8009d4a <__sflush_r+0x92>
 8009ce8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	0759      	lsls	r1, r3, #29
 8009cee:	d505      	bpl.n	8009cfc <__sflush_r+0x44>
 8009cf0:	6863      	ldr	r3, [r4, #4]
 8009cf2:	1ad2      	subs	r2, r2, r3
 8009cf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cf6:	b10b      	cbz	r3, 8009cfc <__sflush_r+0x44>
 8009cf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cfa:	1ad2      	subs	r2, r2, r3
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d00:	6a21      	ldr	r1, [r4, #32]
 8009d02:	4628      	mov	r0, r5
 8009d04:	47b0      	blx	r6
 8009d06:	1c43      	adds	r3, r0, #1
 8009d08:	89a3      	ldrh	r3, [r4, #12]
 8009d0a:	d106      	bne.n	8009d1a <__sflush_r+0x62>
 8009d0c:	6829      	ldr	r1, [r5, #0]
 8009d0e:	291d      	cmp	r1, #29
 8009d10:	d82b      	bhi.n	8009d6a <__sflush_r+0xb2>
 8009d12:	4a2a      	ldr	r2, [pc, #168]	@ (8009dbc <__sflush_r+0x104>)
 8009d14:	40ca      	lsrs	r2, r1
 8009d16:	07d6      	lsls	r6, r2, #31
 8009d18:	d527      	bpl.n	8009d6a <__sflush_r+0xb2>
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	6062      	str	r2, [r4, #4]
 8009d1e:	04d9      	lsls	r1, r3, #19
 8009d20:	6922      	ldr	r2, [r4, #16]
 8009d22:	6022      	str	r2, [r4, #0]
 8009d24:	d504      	bpl.n	8009d30 <__sflush_r+0x78>
 8009d26:	1c42      	adds	r2, r0, #1
 8009d28:	d101      	bne.n	8009d2e <__sflush_r+0x76>
 8009d2a:	682b      	ldr	r3, [r5, #0]
 8009d2c:	b903      	cbnz	r3, 8009d30 <__sflush_r+0x78>
 8009d2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d32:	602f      	str	r7, [r5, #0]
 8009d34:	b1b9      	cbz	r1, 8009d66 <__sflush_r+0xae>
 8009d36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d3a:	4299      	cmp	r1, r3
 8009d3c:	d002      	beq.n	8009d44 <__sflush_r+0x8c>
 8009d3e:	4628      	mov	r0, r5
 8009d40:	f7ff f9fe 	bl	8009140 <_free_r>
 8009d44:	2300      	movs	r3, #0
 8009d46:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d48:	e00d      	b.n	8009d66 <__sflush_r+0xae>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	4628      	mov	r0, r5
 8009d4e:	47b0      	blx	r6
 8009d50:	4602      	mov	r2, r0
 8009d52:	1c50      	adds	r0, r2, #1
 8009d54:	d1c9      	bne.n	8009cea <__sflush_r+0x32>
 8009d56:	682b      	ldr	r3, [r5, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d0c6      	beq.n	8009cea <__sflush_r+0x32>
 8009d5c:	2b1d      	cmp	r3, #29
 8009d5e:	d001      	beq.n	8009d64 <__sflush_r+0xac>
 8009d60:	2b16      	cmp	r3, #22
 8009d62:	d11e      	bne.n	8009da2 <__sflush_r+0xea>
 8009d64:	602f      	str	r7, [r5, #0]
 8009d66:	2000      	movs	r0, #0
 8009d68:	e022      	b.n	8009db0 <__sflush_r+0xf8>
 8009d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d6e:	b21b      	sxth	r3, r3
 8009d70:	e01b      	b.n	8009daa <__sflush_r+0xf2>
 8009d72:	690f      	ldr	r7, [r1, #16]
 8009d74:	2f00      	cmp	r7, #0
 8009d76:	d0f6      	beq.n	8009d66 <__sflush_r+0xae>
 8009d78:	0793      	lsls	r3, r2, #30
 8009d7a:	680e      	ldr	r6, [r1, #0]
 8009d7c:	bf08      	it	eq
 8009d7e:	694b      	ldreq	r3, [r1, #20]
 8009d80:	600f      	str	r7, [r1, #0]
 8009d82:	bf18      	it	ne
 8009d84:	2300      	movne	r3, #0
 8009d86:	eba6 0807 	sub.w	r8, r6, r7
 8009d8a:	608b      	str	r3, [r1, #8]
 8009d8c:	f1b8 0f00 	cmp.w	r8, #0
 8009d90:	dde9      	ble.n	8009d66 <__sflush_r+0xae>
 8009d92:	6a21      	ldr	r1, [r4, #32]
 8009d94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d96:	4643      	mov	r3, r8
 8009d98:	463a      	mov	r2, r7
 8009d9a:	4628      	mov	r0, r5
 8009d9c:	47b0      	blx	r6
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	dc08      	bgt.n	8009db4 <__sflush_r+0xfc>
 8009da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009daa:	81a3      	strh	r3, [r4, #12]
 8009dac:	f04f 30ff 	mov.w	r0, #4294967295
 8009db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009db4:	4407      	add	r7, r0
 8009db6:	eba8 0800 	sub.w	r8, r8, r0
 8009dba:	e7e7      	b.n	8009d8c <__sflush_r+0xd4>
 8009dbc:	20400001 	.word	0x20400001

08009dc0 <_fflush_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	690b      	ldr	r3, [r1, #16]
 8009dc4:	4605      	mov	r5, r0
 8009dc6:	460c      	mov	r4, r1
 8009dc8:	b913      	cbnz	r3, 8009dd0 <_fflush_r+0x10>
 8009dca:	2500      	movs	r5, #0
 8009dcc:	4628      	mov	r0, r5
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	b118      	cbz	r0, 8009dda <_fflush_r+0x1a>
 8009dd2:	6a03      	ldr	r3, [r0, #32]
 8009dd4:	b90b      	cbnz	r3, 8009dda <_fflush_r+0x1a>
 8009dd6:	f7fe f94d 	bl	8008074 <__sinit>
 8009dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d0f3      	beq.n	8009dca <_fflush_r+0xa>
 8009de2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009de4:	07d0      	lsls	r0, r2, #31
 8009de6:	d404      	bmi.n	8009df2 <_fflush_r+0x32>
 8009de8:	0599      	lsls	r1, r3, #22
 8009dea:	d402      	bmi.n	8009df2 <_fflush_r+0x32>
 8009dec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dee:	f7fe fb3c 	bl	800846a <__retarget_lock_acquire_recursive>
 8009df2:	4628      	mov	r0, r5
 8009df4:	4621      	mov	r1, r4
 8009df6:	f7ff ff5f 	bl	8009cb8 <__sflush_r>
 8009dfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dfc:	07da      	lsls	r2, r3, #31
 8009dfe:	4605      	mov	r5, r0
 8009e00:	d4e4      	bmi.n	8009dcc <_fflush_r+0xc>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	059b      	lsls	r3, r3, #22
 8009e06:	d4e1      	bmi.n	8009dcc <_fflush_r+0xc>
 8009e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e0a:	f7fe fb2f 	bl	800846c <__retarget_lock_release_recursive>
 8009e0e:	e7dd      	b.n	8009dcc <_fflush_r+0xc>

08009e10 <__swhatbuf_r>:
 8009e10:	b570      	push	{r4, r5, r6, lr}
 8009e12:	460c      	mov	r4, r1
 8009e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e18:	2900      	cmp	r1, #0
 8009e1a:	b096      	sub	sp, #88	@ 0x58
 8009e1c:	4615      	mov	r5, r2
 8009e1e:	461e      	mov	r6, r3
 8009e20:	da0d      	bge.n	8009e3e <__swhatbuf_r+0x2e>
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e28:	f04f 0100 	mov.w	r1, #0
 8009e2c:	bf14      	ite	ne
 8009e2e:	2340      	movne	r3, #64	@ 0x40
 8009e30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e34:	2000      	movs	r0, #0
 8009e36:	6031      	str	r1, [r6, #0]
 8009e38:	602b      	str	r3, [r5, #0]
 8009e3a:	b016      	add	sp, #88	@ 0x58
 8009e3c:	bd70      	pop	{r4, r5, r6, pc}
 8009e3e:	466a      	mov	r2, sp
 8009e40:	f000 f848 	bl	8009ed4 <_fstat_r>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	dbec      	blt.n	8009e22 <__swhatbuf_r+0x12>
 8009e48:	9901      	ldr	r1, [sp, #4]
 8009e4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e52:	4259      	negs	r1, r3
 8009e54:	4159      	adcs	r1, r3
 8009e56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e5a:	e7eb      	b.n	8009e34 <__swhatbuf_r+0x24>

08009e5c <__smakebuf_r>:
 8009e5c:	898b      	ldrh	r3, [r1, #12]
 8009e5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e60:	079d      	lsls	r5, r3, #30
 8009e62:	4606      	mov	r6, r0
 8009e64:	460c      	mov	r4, r1
 8009e66:	d507      	bpl.n	8009e78 <__smakebuf_r+0x1c>
 8009e68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e6c:	6023      	str	r3, [r4, #0]
 8009e6e:	6123      	str	r3, [r4, #16]
 8009e70:	2301      	movs	r3, #1
 8009e72:	6163      	str	r3, [r4, #20]
 8009e74:	b003      	add	sp, #12
 8009e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e78:	ab01      	add	r3, sp, #4
 8009e7a:	466a      	mov	r2, sp
 8009e7c:	f7ff ffc8 	bl	8009e10 <__swhatbuf_r>
 8009e80:	9f00      	ldr	r7, [sp, #0]
 8009e82:	4605      	mov	r5, r0
 8009e84:	4639      	mov	r1, r7
 8009e86:	4630      	mov	r0, r6
 8009e88:	f7ff f9ce 	bl	8009228 <_malloc_r>
 8009e8c:	b948      	cbnz	r0, 8009ea2 <__smakebuf_r+0x46>
 8009e8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e92:	059a      	lsls	r2, r3, #22
 8009e94:	d4ee      	bmi.n	8009e74 <__smakebuf_r+0x18>
 8009e96:	f023 0303 	bic.w	r3, r3, #3
 8009e9a:	f043 0302 	orr.w	r3, r3, #2
 8009e9e:	81a3      	strh	r3, [r4, #12]
 8009ea0:	e7e2      	b.n	8009e68 <__smakebuf_r+0xc>
 8009ea2:	89a3      	ldrh	r3, [r4, #12]
 8009ea4:	6020      	str	r0, [r4, #0]
 8009ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eaa:	81a3      	strh	r3, [r4, #12]
 8009eac:	9b01      	ldr	r3, [sp, #4]
 8009eae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009eb2:	b15b      	cbz	r3, 8009ecc <__smakebuf_r+0x70>
 8009eb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f000 f81d 	bl	8009ef8 <_isatty_r>
 8009ebe:	b128      	cbz	r0, 8009ecc <__smakebuf_r+0x70>
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	f023 0303 	bic.w	r3, r3, #3
 8009ec6:	f043 0301 	orr.w	r3, r3, #1
 8009eca:	81a3      	strh	r3, [r4, #12]
 8009ecc:	89a3      	ldrh	r3, [r4, #12]
 8009ece:	431d      	orrs	r5, r3
 8009ed0:	81a5      	strh	r5, [r4, #12]
 8009ed2:	e7cf      	b.n	8009e74 <__smakebuf_r+0x18>

08009ed4 <_fstat_r>:
 8009ed4:	b538      	push	{r3, r4, r5, lr}
 8009ed6:	4d07      	ldr	r5, [pc, #28]	@ (8009ef4 <_fstat_r+0x20>)
 8009ed8:	2300      	movs	r3, #0
 8009eda:	4604      	mov	r4, r0
 8009edc:	4608      	mov	r0, r1
 8009ede:	4611      	mov	r1, r2
 8009ee0:	602b      	str	r3, [r5, #0]
 8009ee2:	f7f8 fb5b 	bl	800259c <_fstat>
 8009ee6:	1c43      	adds	r3, r0, #1
 8009ee8:	d102      	bne.n	8009ef0 <_fstat_r+0x1c>
 8009eea:	682b      	ldr	r3, [r5, #0]
 8009eec:	b103      	cbz	r3, 8009ef0 <_fstat_r+0x1c>
 8009eee:	6023      	str	r3, [r4, #0]
 8009ef0:	bd38      	pop	{r3, r4, r5, pc}
 8009ef2:	bf00      	nop
 8009ef4:	20000954 	.word	0x20000954

08009ef8 <_isatty_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4d06      	ldr	r5, [pc, #24]	@ (8009f14 <_isatty_r+0x1c>)
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	4608      	mov	r0, r1
 8009f02:	602b      	str	r3, [r5, #0]
 8009f04:	f7f8 fb5a 	bl	80025bc <_isatty>
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	d102      	bne.n	8009f12 <_isatty_r+0x1a>
 8009f0c:	682b      	ldr	r3, [r5, #0]
 8009f0e:	b103      	cbz	r3, 8009f12 <_isatty_r+0x1a>
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	20000954 	.word	0x20000954

08009f18 <_sbrk_r>:
 8009f18:	b538      	push	{r3, r4, r5, lr}
 8009f1a:	4d06      	ldr	r5, [pc, #24]	@ (8009f34 <_sbrk_r+0x1c>)
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	4604      	mov	r4, r0
 8009f20:	4608      	mov	r0, r1
 8009f22:	602b      	str	r3, [r5, #0]
 8009f24:	f7f8 fb62 	bl	80025ec <_sbrk>
 8009f28:	1c43      	adds	r3, r0, #1
 8009f2a:	d102      	bne.n	8009f32 <_sbrk_r+0x1a>
 8009f2c:	682b      	ldr	r3, [r5, #0]
 8009f2e:	b103      	cbz	r3, 8009f32 <_sbrk_r+0x1a>
 8009f30:	6023      	str	r3, [r4, #0]
 8009f32:	bd38      	pop	{r3, r4, r5, pc}
 8009f34:	20000954 	.word	0x20000954

08009f38 <__assert_func>:
 8009f38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f3a:	4614      	mov	r4, r2
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4b09      	ldr	r3, [pc, #36]	@ (8009f64 <__assert_func+0x2c>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4605      	mov	r5, r0
 8009f44:	68d8      	ldr	r0, [r3, #12]
 8009f46:	b14c      	cbz	r4, 8009f5c <__assert_func+0x24>
 8009f48:	4b07      	ldr	r3, [pc, #28]	@ (8009f68 <__assert_func+0x30>)
 8009f4a:	9100      	str	r1, [sp, #0]
 8009f4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f50:	4906      	ldr	r1, [pc, #24]	@ (8009f6c <__assert_func+0x34>)
 8009f52:	462b      	mov	r3, r5
 8009f54:	f000 f842 	bl	8009fdc <fiprintf>
 8009f58:	f000 f852 	bl	800a000 <abort>
 8009f5c:	4b04      	ldr	r3, [pc, #16]	@ (8009f70 <__assert_func+0x38>)
 8009f5e:	461c      	mov	r4, r3
 8009f60:	e7f3      	b.n	8009f4a <__assert_func+0x12>
 8009f62:	bf00      	nop
 8009f64:	20000018 	.word	0x20000018
 8009f68:	0800a48d 	.word	0x0800a48d
 8009f6c:	0800a49a 	.word	0x0800a49a
 8009f70:	0800a4c8 	.word	0x0800a4c8

08009f74 <_calloc_r>:
 8009f74:	b570      	push	{r4, r5, r6, lr}
 8009f76:	fba1 5402 	umull	r5, r4, r1, r2
 8009f7a:	b934      	cbnz	r4, 8009f8a <_calloc_r+0x16>
 8009f7c:	4629      	mov	r1, r5
 8009f7e:	f7ff f953 	bl	8009228 <_malloc_r>
 8009f82:	4606      	mov	r6, r0
 8009f84:	b928      	cbnz	r0, 8009f92 <_calloc_r+0x1e>
 8009f86:	4630      	mov	r0, r6
 8009f88:	bd70      	pop	{r4, r5, r6, pc}
 8009f8a:	220c      	movs	r2, #12
 8009f8c:	6002      	str	r2, [r0, #0]
 8009f8e:	2600      	movs	r6, #0
 8009f90:	e7f9      	b.n	8009f86 <_calloc_r+0x12>
 8009f92:	462a      	mov	r2, r5
 8009f94:	4621      	mov	r1, r4
 8009f96:	f7fe f9eb 	bl	8008370 <memset>
 8009f9a:	e7f4      	b.n	8009f86 <_calloc_r+0x12>

08009f9c <__ascii_mbtowc>:
 8009f9c:	b082      	sub	sp, #8
 8009f9e:	b901      	cbnz	r1, 8009fa2 <__ascii_mbtowc+0x6>
 8009fa0:	a901      	add	r1, sp, #4
 8009fa2:	b142      	cbz	r2, 8009fb6 <__ascii_mbtowc+0x1a>
 8009fa4:	b14b      	cbz	r3, 8009fba <__ascii_mbtowc+0x1e>
 8009fa6:	7813      	ldrb	r3, [r2, #0]
 8009fa8:	600b      	str	r3, [r1, #0]
 8009faa:	7812      	ldrb	r2, [r2, #0]
 8009fac:	1e10      	subs	r0, r2, #0
 8009fae:	bf18      	it	ne
 8009fb0:	2001      	movne	r0, #1
 8009fb2:	b002      	add	sp, #8
 8009fb4:	4770      	bx	lr
 8009fb6:	4610      	mov	r0, r2
 8009fb8:	e7fb      	b.n	8009fb2 <__ascii_mbtowc+0x16>
 8009fba:	f06f 0001 	mvn.w	r0, #1
 8009fbe:	e7f8      	b.n	8009fb2 <__ascii_mbtowc+0x16>

08009fc0 <__ascii_wctomb>:
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	4608      	mov	r0, r1
 8009fc4:	b141      	cbz	r1, 8009fd8 <__ascii_wctomb+0x18>
 8009fc6:	2aff      	cmp	r2, #255	@ 0xff
 8009fc8:	d904      	bls.n	8009fd4 <__ascii_wctomb+0x14>
 8009fca:	228a      	movs	r2, #138	@ 0x8a
 8009fcc:	601a      	str	r2, [r3, #0]
 8009fce:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd2:	4770      	bx	lr
 8009fd4:	700a      	strb	r2, [r1, #0]
 8009fd6:	2001      	movs	r0, #1
 8009fd8:	4770      	bx	lr
	...

08009fdc <fiprintf>:
 8009fdc:	b40e      	push	{r1, r2, r3}
 8009fde:	b503      	push	{r0, r1, lr}
 8009fe0:	4601      	mov	r1, r0
 8009fe2:	ab03      	add	r3, sp, #12
 8009fe4:	4805      	ldr	r0, [pc, #20]	@ (8009ffc <fiprintf+0x20>)
 8009fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fea:	6800      	ldr	r0, [r0, #0]
 8009fec:	9301      	str	r3, [sp, #4]
 8009fee:	f7ff fd4b 	bl	8009a88 <_vfiprintf_r>
 8009ff2:	b002      	add	sp, #8
 8009ff4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ff8:	b003      	add	sp, #12
 8009ffa:	4770      	bx	lr
 8009ffc:	20000018 	.word	0x20000018

0800a000 <abort>:
 800a000:	b508      	push	{r3, lr}
 800a002:	2006      	movs	r0, #6
 800a004:	f000 f82c 	bl	800a060 <raise>
 800a008:	2001      	movs	r0, #1
 800a00a:	f7f8 fa93 	bl	8002534 <_exit>

0800a00e <_raise_r>:
 800a00e:	291f      	cmp	r1, #31
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	4605      	mov	r5, r0
 800a014:	460c      	mov	r4, r1
 800a016:	d904      	bls.n	800a022 <_raise_r+0x14>
 800a018:	2316      	movs	r3, #22
 800a01a:	6003      	str	r3, [r0, #0]
 800a01c:	f04f 30ff 	mov.w	r0, #4294967295
 800a020:	bd38      	pop	{r3, r4, r5, pc}
 800a022:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a024:	b112      	cbz	r2, 800a02c <_raise_r+0x1e>
 800a026:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a02a:	b94b      	cbnz	r3, 800a040 <_raise_r+0x32>
 800a02c:	4628      	mov	r0, r5
 800a02e:	f000 f831 	bl	800a094 <_getpid_r>
 800a032:	4622      	mov	r2, r4
 800a034:	4601      	mov	r1, r0
 800a036:	4628      	mov	r0, r5
 800a038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a03c:	f000 b818 	b.w	800a070 <_kill_r>
 800a040:	2b01      	cmp	r3, #1
 800a042:	d00a      	beq.n	800a05a <_raise_r+0x4c>
 800a044:	1c59      	adds	r1, r3, #1
 800a046:	d103      	bne.n	800a050 <_raise_r+0x42>
 800a048:	2316      	movs	r3, #22
 800a04a:	6003      	str	r3, [r0, #0]
 800a04c:	2001      	movs	r0, #1
 800a04e:	e7e7      	b.n	800a020 <_raise_r+0x12>
 800a050:	2100      	movs	r1, #0
 800a052:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a056:	4620      	mov	r0, r4
 800a058:	4798      	blx	r3
 800a05a:	2000      	movs	r0, #0
 800a05c:	e7e0      	b.n	800a020 <_raise_r+0x12>
	...

0800a060 <raise>:
 800a060:	4b02      	ldr	r3, [pc, #8]	@ (800a06c <raise+0xc>)
 800a062:	4601      	mov	r1, r0
 800a064:	6818      	ldr	r0, [r3, #0]
 800a066:	f7ff bfd2 	b.w	800a00e <_raise_r>
 800a06a:	bf00      	nop
 800a06c:	20000018 	.word	0x20000018

0800a070 <_kill_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4d07      	ldr	r5, [pc, #28]	@ (800a090 <_kill_r+0x20>)
 800a074:	2300      	movs	r3, #0
 800a076:	4604      	mov	r4, r0
 800a078:	4608      	mov	r0, r1
 800a07a:	4611      	mov	r1, r2
 800a07c:	602b      	str	r3, [r5, #0]
 800a07e:	f7f8 fa49 	bl	8002514 <_kill>
 800a082:	1c43      	adds	r3, r0, #1
 800a084:	d102      	bne.n	800a08c <_kill_r+0x1c>
 800a086:	682b      	ldr	r3, [r5, #0]
 800a088:	b103      	cbz	r3, 800a08c <_kill_r+0x1c>
 800a08a:	6023      	str	r3, [r4, #0]
 800a08c:	bd38      	pop	{r3, r4, r5, pc}
 800a08e:	bf00      	nop
 800a090:	20000954 	.word	0x20000954

0800a094 <_getpid_r>:
 800a094:	f7f8 ba36 	b.w	8002504 <_getpid>

0800a098 <_init>:
 800a098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a09a:	bf00      	nop
 800a09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a09e:	bc08      	pop	{r3}
 800a0a0:	469e      	mov	lr, r3
 800a0a2:	4770      	bx	lr

0800a0a4 <_fini>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr
