<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › dma-s3c2410.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma-s3c2410.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c2410/dma.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 DMA selection</span>
<span class="cm"> *</span>
<span class="cm"> * http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/dma-s3c24xx.h&gt;</span>

<span class="cp">#include &lt;plat/regs-serial.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>
<span class="cp">#include &lt;plat/regs-ac97.h&gt;</span>
<span class="cp">#include &lt;plat/regs-dma.h&gt;</span>
<span class="cp">#include &lt;mach/regs-mem.h&gt;</span>
<span class="cp">#include &lt;mach/regs-lcd.h&gt;</span>
<span class="cp">#include &lt;mach/regs-sdi.h&gt;</span>
<span class="cp">#include &lt;plat/regs-iis.h&gt;</span>
<span class="cp">#include &lt;plat/regs-spi.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c24xx_dma_map</span> <span class="n">__initdata</span> <span class="n">s3c2410_dma_mappings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DMACH_XD0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xdreq0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH0_XDREQ0</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_XD1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xdreq1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH1_XDREQ1</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_SDI</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH0_SDI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH2_SDI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH3_SDI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_SPI0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH1_SPI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_SPI1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH3_SPI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_UART0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH0_UART0</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_UART1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH1_UART1</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
      	<span class="p">[</span><span class="n">DMACH_UART2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH3_UART2</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_TIMER</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH0_TIMER</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH2_TIMER</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH3_TIMER</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_I2S_IN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2s-sdi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH1_I2SSDI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH2_I2SSDI</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_I2S_OUT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2s-sdo&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH2_I2SSDO</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_USB_EP1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-ep1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH0_USBEP1</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_USB_EP2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-ep2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH1_USBEP2</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_USB_EP3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-ep3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="n">S3C2410_DCON_CH2_USBEP3</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">DMACH_USB_EP4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-ep4&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>	<span class="o">=</span><span class="n">S3C2410_DCON_CH3_USBEP4</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c2410_dma_select</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2410_dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">s3c24xx_dma_map</span> <span class="o">*</span><span class="n">map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">dcon</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_CH_VALID</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c24xx_dma_selection</span> <span class="n">__initdata</span> <span class="n">s3c2410_dma_sel</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">select</span>		<span class="o">=</span> <span class="n">s3c2410_dma_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dcon_mask</span>	<span class="o">=</span> <span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span>		<span class="o">=</span> <span class="n">s3c2410_dma_mappings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_size</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c2410_dma_mappings</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c24xx_dma_order</span> <span class="n">__initdata</span> <span class="n">s3c2410_dma_order</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channels</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">DMACH_SDI</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">list</span>	<span class="o">=</span> <span class="p">{</span>
				<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">3</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
				<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
				<span class="p">[</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">0</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
			<span class="p">},</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">DMACH_I2S_IN</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">list</span>	<span class="o">=</span> <span class="p">{</span>
				<span class="p">[</span><span class="mi">0</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
				<span class="p">[</span><span class="mi">1</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span> <span class="o">|</span> <span class="n">DMA_CH_VALID</span><span class="p">,</span>
			<span class="p">},</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2410_dma_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="o">*</span><span class="n">sif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c2410_dma_init</span><span class="p">();</span>
	<span class="n">s3c24xx_dma_order_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2410_dma_order</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">s3c24xx_dma_init_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2410_dma_sel</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2410)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="n">s3c2410_dma_interface</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s3c2410_dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subsys</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2410_subsys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_dev</span>	<span class="o">=</span> <span class="n">s3c2410_dma_add</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2410_dma_drvinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">subsys_interface_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2410_dma_interface</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">s3c2410_dma_drvinit</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="n">s3c2410a_dma_interface</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s3c2410a_dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subsys</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2410a_subsys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_dev</span>	<span class="o">=</span> <span class="n">s3c2410_dma_add</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2410a_dma_drvinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">subsys_interface_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2410a_dma_interface</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">s3c2410a_dma_drvinit</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2442)</span>
<span class="cm">/* S3C2442 DMA contains the same selection table as the S3C2410 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">subsys_interface</span> <span class="n">s3c2442_dma_interface</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;s3c2442_dma&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subsys</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c2442_subsys</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_dev</span>	<span class="o">=</span> <span class="n">s3c2410_dma_add</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2442_dma_drvinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">subsys_interface_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c2442_dma_interface</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">s3c2442_dma_drvinit</span><span class="p">);</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
