#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec 16 10:18:32 2018
# Process ID: 1380
# Log file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/vivado.log
# Journal file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.xpr
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:PWM_w_Int:1.0 [get_ips  MIPSfpga_system_PWM_w_Int_0_1]
report_ip_status -name ip_status 
create_peripheral xilinx.com user PWM 1.0 -dir C:/Users/chengsilin/Documents/System_Practice/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PWM:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM:1.0]
set_property  ip_repo_paths  {C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0 C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_v1_0 -directory C:/Users/chengsilin/Documents/System_Practice/ip_repo c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir C:/Users/chengsilin/Documents/System_Practice/ip_repo/edit_PWM_v1_0.srcs/sources_1/new
close [ open c:/users/chengsilin/documents/system_practice/ip_repo/edit_PWM_v1_0.srcs/sources_1/new/PWM_Controller.v w ]
add_files c:/users/chengsilin/documents/system_practice/ip_repo/edit_PWM_v1_0.srcs/sources_1/new/PWM_Controller.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Users\chengsilin\Documents\System_Practice\ip_repo\PWM_1.0\xilinx.com_user_PWM_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_6
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_6
endgroup
