Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f7a066ece8714f8dabd5fcb764b1f1b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot memory_behav xil_defaultlib.memory xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [../../../../hack_b3.srcs/sources_1/imports/hack/memory.v:72]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [../../../../hack_b3.srcs/sources_1/imports/hack/memory.v:73]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [../../../../hack_b3.srcs/sources_1/imports/hack/screen.v:42]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [../../../../hack_b3.srcs/sources_1/imports/hack/memory.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
