Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 28 11:59:05 2019
| Host         : eolab running 64-bit SUSE Linux Enterprise Server 12
| Command      : report_timing_summary -max_paths 10 -file base_zynq_design_wrapper_timing_summary_routed.rpt -rpx base_zynq_design_wrapper_timing_summary_routed.rpx
| Design       : base_zynq_design_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.187        0.000                      0                91871        0.056        0.000                      0                91871        3.000        0.000                       0                 25573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
base_zynq_design_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_base_zynq_design_clk_wiz_1_0    {0.000 12.500}     25.000          40.000          
  clk_out2_base_zynq_design_clk_wiz_1_0    {0.000 6.250}      12.500          80.000          
  clk_out3_base_zynq_design_clk_wiz_1_0    {0.000 6.250}      12.500          80.000          
  clkfbout_base_zynq_design_clk_wiz_1_0    {0.000 25.000}     50.000          20.000          
clk_fpga_0                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_zynq_design_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_base_zynq_design_clk_wiz_1_0         10.521        0.000                      0                37917        0.056        0.000                      0                37917       11.732        0.000                       0                 15572  
  clk_out2_base_zynq_design_clk_wiz_1_0          2.485        0.000                      0                19014        0.094        0.000                      0                19014        5.850        0.000                       0                  4932  
  clk_out3_base_zynq_design_clk_wiz_1_0          4.803        0.000                      0                 9748        0.077        0.000                      0                 9748        5.482        0.000                       0                  5064  
  clkfbout_base_zynq_design_clk_wiz_1_0                                                                                                                                                     48.592        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                   8.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0        8.156        0.000                      0                  101        0.105        0.000                      0                  101  
clk_out3_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0        4.535        0.000                      0                 1123        0.120        0.000                      0                 1123  
clk_out1_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        1.187        0.000                      0                 6763        0.140        0.000                      0                 6763  
clk_out3_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        3.753        0.000                      0                 4912        0.183        0.000                      0                 4912  
clk_out1_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        4.984        0.000                      0                  502        0.127        0.000                      0                  502  
clk_out2_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        3.859        0.000                      0                  528        0.323        0.000                      0                  528  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0       15.208        0.000                      0                11434        0.238        0.000                      0                11434  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        1.194        0.000                      0                 3220        2.204        0.000                      0                 3220  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        2.931        0.000                      0                 4348        1.289        0.000                      0                 4348  
**async_default**                      clk_out3_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0       10.835        0.000                      0                  240        0.256        0.000                      0                  240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_zynq_design_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_zynq_design_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_zynq_design_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.521ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.320ns  (logic 2.323ns (16.222%)  route 11.997ns (83.778%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=8 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 26.494 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.730    14.832    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X61Y328        LUT5 (Prop_lut5_I4_O)        0.043    14.875 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_5/O
                         net (fo=1, routed)           0.800    15.675    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/p_2_in
    SLICE_X44Y333        LUT6 (Prop_lut6_I4_O)        0.043    15.718 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_2/O
                         net (fo=1, routed)           0.280    15.998    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_2_n_0
    SLICE_X41Y334        LUT5 (Prop_lut5_I0_O)        0.043    16.041 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.041    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/p_0_out[0]
    SLICE_X41Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.492    26.494    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/clk_soc_i_IBUF_BUFG
    SLICE_X41Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/C
                         clock pessimism              0.183    26.677    
                         clock uncertainty           -0.149    26.528    
    SLICE_X41Y334        FDCE (Setup_fdce_C_D)        0.034    26.562    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         26.562    
                         arrival time                         -16.041    
  -------------------------------------------------------------------
                         slack                                 10.521    

Slack (MET) :             11.244ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.338ns  (logic 2.237ns (16.772%)  route 11.101ns (83.228%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 26.470 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.620    15.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X83Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.468    26.470    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[13]/C
                         clock pessimism              0.183    26.653    
                         clock uncertainty           -0.149    26.504    
    SLICE_X83Y329        FDCE (Setup_fdce_C_CE)      -0.201    26.303    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         26.303    
                         arrival time                         -15.059    
  -------------------------------------------------------------------
                         slack                                 11.244    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.305ns  (logic 2.237ns (16.813%)  route 11.068ns (83.187%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 26.464 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.587    15.026    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X85Y326        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.462    26.464    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y326        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[3]/C
                         clock pessimism              0.183    26.647    
                         clock uncertainty           -0.149    26.498    
    SLICE_X85Y326        FDCE (Setup_fdce_C_CE)      -0.201    26.297    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         26.297    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 2.237ns (16.816%)  route 11.066ns (83.184%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.585    15.024    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.461    26.463    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[10]/C
                         clock pessimism              0.183    26.646    
                         clock uncertainty           -0.149    26.497    
    SLICE_X85Y325        FDCE (Setup_fdce_C_CE)      -0.201    26.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         26.296    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 2.237ns (16.816%)  route 11.066ns (83.184%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.585    15.024    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.461    26.463    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[12]/C
                         clock pessimism              0.183    26.646    
                         clock uncertainty           -0.149    26.497    
    SLICE_X85Y325        FDCE (Setup_fdce_C_CE)      -0.201    26.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         26.296    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 2.237ns (16.816%)  route 11.066ns (83.184%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.585    15.024    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.461    26.463    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[7]/C
                         clock pessimism              0.183    26.646    
                         clock uncertainty           -0.149    26.497    
    SLICE_X85Y325        FDCE (Setup_fdce_C_CE)      -0.201    26.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         26.296    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 2.237ns (16.816%)  route 11.066ns (83.184%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.585    15.024    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.461    26.463    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y325        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[9]/C
                         clock pessimism              0.183    26.646    
                         clock uncertainty           -0.149    26.497    
    SLICE_X85Y325        FDCE (Setup_fdce_C_CE)      -0.201    26.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         26.296    
                         arrival time                         -15.024    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.321ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.265ns  (logic 2.237ns (16.864%)  route 11.028ns (83.136%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.547    14.986    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[22]/C
                         clock pessimism              0.183    26.658    
                         clock uncertainty           -0.149    26.509    
    SLICE_X75Y329        FDCE (Setup_fdce_C_CE)      -0.201    26.308    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 11.321    

Slack (MET) :             11.321ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.265ns  (logic 2.237ns (16.864%)  route 11.028ns (83.136%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.547    14.986    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[25]/C
                         clock pessimism              0.183    26.658    
                         clock uncertainty           -0.149    26.509    
    SLICE_X75Y329        FDCE (Setup_fdce_C_CE)      -0.201    26.308    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 11.321    

Slack (MET) :             11.321ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.265ns  (logic 2.237ns (16.864%)  route 11.028ns (83.136%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.719     1.721    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X54Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y335        FDCE (Prop_fdce_C_Q)         0.236     1.957 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/Q
                         net (fo=42, routed)          1.095     3.052    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[8]
    SLICE_X76Y333        LUT2 (Prop_lut2_I0_O)        0.123     3.175 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7/O
                         net (fo=1, routed)           0.000     3.175    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[11]_i_7_n_0
    SLICE_X76Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.434 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.434    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[11]_i_3_n_0
    SLICE_X76Y334        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.487 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.487    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[15]_i_3_n_0
    SLICE_X76Y335        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.540 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[19]_i_3_n_0
    SLICE_X76Y336        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.593    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3_n_0
    SLICE_X76Y337        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.646 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.646    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[27]_i_3_n_0
    SLICE_X76Y338        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.757 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.330     4.088    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[28]
    SLICE_X74Y338        LUT3 (Prop_lut3_I0_O)        0.124     4.212 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[28]_i_2/O
                         net (fo=1, routed)           0.844     5.055    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[28]
    SLICE_X74Y320        LUT5 (Prop_lut5_I2_O)        0.043     5.098 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[28]_i_1/O
                         net (fo=4, routed)           0.439     5.537    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[27]
    SLICE_X74Y319        LUT6 (Prop_lut6_I3_O)        0.043     5.580 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.346     5.926    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X74Y319        LUT5 (Prop_lut5_I0_O)        0.043     5.969 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.316     6.285    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X75Y319        LUT2 (Prop_lut2_I1_O)        0.052     6.337 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.259     6.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X76Y320        LUT3 (Prop_lut3_I2_O)        0.142     6.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.351     7.089    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X78Y319        LUT5 (Prop_lut5_I4_O)        0.140     7.229 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[0]_i_4__5/O
                         net (fo=14, routed)          1.694     8.922    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/req
    SLICE_X96Y286        LUT5 (Prop_lut5_I0_O)        0.134     9.056 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/s_buffer[0][30]_i_5/O
                         net (fo=7, routed)           0.489     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req_to_store
    SLICE_X99Y279        LUT6 (Prop_lut6_I1_O)        0.043     9.589 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_buffer[0][30]_i_3__0/O
                         net (fo=23, routed)          0.337     9.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS_reg[3]_1
    SLICE_X105Y279       LUT3 (Prop_lut3_I1_O)        0.043     9.969 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3/O
                         net (fo=5, routed)           0.246    10.215    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_3_n_0
    SLICE_X105Y279       LUT5 (Prop_lut5_I3_O)        0.052    10.267 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6/O
                         net (fo=2, routed)           0.361    10.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_trans_i_6_n_0
    SLICE_X102Y279       LUT6 (Prop_lut6_I0_O)        0.136    10.764 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0/O
                         net (fo=2, routed)           0.289    11.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/CS[0]_i_15__0_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I5_O)        0.043    11.096 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6/O
                         net (fo=1, routed)           0.150    11.246    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_6_n_0
    SLICE_X99Y277        LUT6 (Prop_lut6_I0_O)        0.043    11.289 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=12, routed)          0.480    11.769    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_gnt_from_mchan_1
    SLICE_X97Y289        LUT5 (Prop_lut5_I0_O)        0.043    11.812 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_store_cnt[3]_i_4/O
                         net (fo=4, routed)           0.714    12.526    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS_reg[2]_0
    SLICE_X78Y289        LUT6 (Prop_lut6_I5_O)        0.043    12.569 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_4__3/O
                         net (fo=2, routed)           1.121    13.689    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X79Y320        LUT4 (Prop_lut4_I2_O)        0.043    13.732 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6/O
                         net (fo=1, routed)           0.327    14.059    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_3__6_n_0
    SLICE_X76Y320        LUT6 (Prop_lut6_I0_O)        0.043    14.102 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/FSM_sequential_CS[1]_i_2__6/O
                         net (fo=5, routed)           0.294    14.396    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt_9
    SLICE_X74Y322        LUT5 (Prop_lut5_I4_O)        0.043    14.439 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1/O
                         net (fo=70, routed)          0.547    14.986    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X75Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[29]/C
                         clock pessimism              0.183    26.658    
                         clock uncertainty           -0.149    26.509    
    SLICE_X75Y329        FDCE (Setup_fdce_C_CE)      -0.201    26.308    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         26.308    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 11.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.730     0.732    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_1
    SLICE_X27Y292        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y292        FDRE (Prop_fdre_C_Q)         0.091     0.823 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.095     0.918    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][8]
    SLICE_X26Y291        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.977     0.979    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/s_ready_i_reg
    SLICE_X26Y291        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32/CLK
                         clock pessimism             -0.233     0.746    
    SLICE_X26Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     0.862    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.473%)  route 0.111ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.699     0.701    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X69Y294        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y294        FDRE (Prop_fdre_C_Q)         0.100     0.801 r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[1]/Q
                         net (fo=2, routed)           0.111     0.912    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA1
    SLICE_X66Y294        RAMD32                                       r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.947     0.949    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X66Y294        RAMD32                                       r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213     0.736    
    SLICE_X66Y294        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.844    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.730     0.732    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_1
    SLICE_X27Y292        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y292        FDRE (Prop_fdre_C_Q)         0.100     0.832 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.095     0.927    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][4]
    SLICE_X26Y291        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.977     0.979    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/s_ready_i_reg
    SLICE_X26Y291        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32/CLK
                         clock pessimism             -0.233     0.746    
    SLICE_X26Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.848    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.732     0.734    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_2
    SLICE_X27Y298        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y298        FDRE (Prop_fdre_C_Q)         0.100     0.834 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.148     0.982    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][6]
    SLICE_X26Y297        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.979     0.981    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg
    SLICE_X26Y297        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X26Y297        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.902    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.732     0.734    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_2
    SLICE_X27Y299        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y299        FDRE (Prop_fdre_C_Q)         0.100     0.834 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.148     0.982    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][9]
    SLICE_X26Y298        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.979     0.981    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/s_ready_i_reg
    SLICE_X26Y298        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X26Y298        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.902    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/FIFO_REGISTERS_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/clk_soc_i_IBUF_BUFG
    SLICE_X97Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/FIFO_REGISTERS_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y277        FDCE (Prop_fdce_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/FIFO_REGISTERS_reg[1][12]/Q
                         net (fo=1, routed)           0.055     0.846    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/FIFO_REGISTERS_reg_n_0_[1][12]
    SLICE_X96Y277        LUT4 (Prop_lut4_I3_O)        0.028     0.874 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/s_buffer[0][44]_i_1__0/O
                         net (fo=1, routed)           0.000     0.874    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/FIFO_REGISTERS_reg[0][27][44]
    SLICE_X96Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.933     0.935    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/clk_soc_i_IBUF_BUFG
    SLICE_X96Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][44]/C
                         clock pessimism             -0.233     0.702    
    SLICE_X96Y277        FDCE (Hold_fdce_C_D)         0.087     0.789    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][44]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.711     0.713    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X33Y292        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y292        FDRE (Prop_fdre_C_Q)         0.100     0.813 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]/Q
                         net (fo=1, routed)           0.055     0.868    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]
    SLICE_X32Y292        LUT5 (Prop_lut5_I2_O)        0.028     0.896 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[34]_i_1/O
                         net (fo=1, routed)           0.000     0.896    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[34]_i_1_n_0
    SLICE_X32Y292        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.957     0.959    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X32Y292        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/C
                         clock pessimism             -0.235     0.724    
    SLICE_X32Y292        FDRE (Hold_fdre_C_D)         0.087     0.811    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/rdata_Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_id_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.780     0.782    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/clk_soc_i_IBUF_BUFG
    SLICE_X47Y328        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/rdata_Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y328        FDCE (Prop_fdce_C_Q)         0.100     0.882 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/rdata_Q_reg[18]/Q
                         net (fo=1, routed)           0.056     0.938    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/rdata_Q_reg[31][18]
    SLICE_X46Y328        LUT6 (Prop_lut6_I0_O)        0.028     0.966 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_id_o[18]_i_1/O
                         net (fo=1, routed)           0.000     0.966    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_int[18]
    SLICE_X46Y328        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_id_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.045     1.047    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X46Y328        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_id_o_reg[18]/C
                         clock pessimism             -0.254     0.793    
    SLICE_X46Y328        FDCE (Hold_fdce_C_D)         0.087     0.880    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/instr_rdata_id_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.688     0.690    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/clk_soc_i_IBUF_BUFG
    SLICE_X97Y273        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y273        FDCE (Prop_fdce_C_Q)         0.100     0.790 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][2]/Q
                         net (fo=1, routed)           0.056     0.846    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg_n_0_[1][2]
    SLICE_X96Y273        LUT4 (Prop_lut4_I3_O)        0.028     0.874 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/s_buffer[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.874    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/FIFO_REGISTERS_reg[0][27][2]
    SLICE_X96Y273        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.931     0.933    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/clk_soc_i_IBUF_BUFG
    SLICE_X96Y273        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][2]/C
                         clock pessimism             -0.232     0.701    
    SLICE_X96Y273        FDCE (Hold_fdce_C_D)         0.087     0.788    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.685     0.687    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/clk_soc_i_IBUF_BUFG
    SLICE_X79Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y278        FDCE (Prop_fdce_C_Q)         0.100     0.787 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[0][15]/Q
                         net (fo=1, routed)           0.056     0.843    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg_n_0_[0][15]
    SLICE_X78Y278        LUT4 (Prop_lut4_I1_O)        0.028     0.871 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/s_buffer[0][15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/FIFO_REGISTERS_reg[0][27][15]
    SLICE_X78Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.929     0.931    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/clk_soc_i_IBUF_BUFG
    SLICE_X78Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][15]/C
                         clock pessimism             -0.233     0.698    
    SLICE_X78Y278        FDCE (Hold_fdce_C_D)         0.087     0.785    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y64     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y64     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y63     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y63     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y66     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y66     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y337    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y336    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y336    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y325    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 1.816ns (19.741%)  route 7.383ns (80.259%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 13.633 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.753     9.835    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y125        LUT6 (Prop_lut6_I1_O)        0.132     9.967 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[3].tcdm_bank_i_x_i_23/O
                         net (fo=1, routed)           0.629    10.596    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y49         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.131    13.633    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y49         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.633    
                         clock uncertainty           -0.135    13.498    
    RAMB18_X4Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.082    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[3].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 1.816ns (19.825%)  route 7.344ns (80.175%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 13.641 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.549     9.632    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I1_O)        0.132     9.764 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[2].tcdm_bank_i_x_i_23/O
                         net (fo=1, routed)           0.794    10.557    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y45         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.139    13.641    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y45         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.641    
                         clock uncertainty           -0.135    13.506    
    RAMB18_X4Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.090    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[2].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.816ns (19.907%)  route 7.307ns (80.093%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 13.633 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.683     9.766    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I1_O)        0.132     9.898 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[4].tcdm_bank_i_x_i_8/O
                         net (fo=1, routed)           0.622    10.520    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y48         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.131    13.633    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y48         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.633    
                         clock uncertainty           -0.135    13.498    
    RAMB18_X4Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.082    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[4].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 1.816ns (19.955%)  route 7.284ns (80.045%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 13.631 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.754     9.836    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y127        LUT6 (Prop_lut6_I1_O)        0.132     9.968 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[7].tcdm_bank_i_x_i_7/O
                         net (fo=1, routed)           0.529    10.497    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y50         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.129    13.631    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y50         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.631    
                         clock uncertainty           -0.135    13.496    
    RAMB18_X4Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.080    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[7].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 1.816ns (19.983%)  route 7.272ns (80.017%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 13.638 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.681     9.764    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I1_O)        0.132     9.896 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[6].tcdm_bank_i_x_i_7/O
                         net (fo=1, routed)           0.589    10.485    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y46         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.136    13.638    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y46         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.638    
                         clock uncertainty           -0.135    13.503    
    RAMB18_X4Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.087    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[6].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.816ns (20.095%)  route 7.221ns (79.905%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 13.638 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.550     9.633    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I1_O)        0.132     9.765 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_34/O
                         net (fo=1, routed)           0.669    10.434    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y47         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.136    13.638    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y47         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.638    
                         clock uncertainty           -0.135    13.503    
    RAMB18_X4Y47         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.087    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.816ns (20.187%)  route 7.180ns (79.813%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 13.631 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.660     9.742    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y127        LUT6 (Prop_lut6_I1_O)        0.132     9.874 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[5].tcdm_bank_i_x_i_7/O
                         net (fo=1, routed)           0.519    10.393    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y51         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.129    13.631    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y51         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.631    
                         clock uncertainty           -0.135    13.496    
    RAMB18_X4Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.080    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[5].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.816ns (20.187%)  route 7.180ns (79.813%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 13.636 - 12.500 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.395     1.397    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDCE (Prop_fdce_C_Q)         0.223     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr_reg[1]/Q
                         net (fo=3, routed)           0.677     2.297    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_in_fs_addr[1]
    SLICE_X51Y227        LUT2 (Prop_lut2_I1_O)        0.054     2.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12/O
                         net (fo=2, routed)           0.229     2.580    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_12_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.310     2.890 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/O[3]
                         net (fo=3, routed)           0.339     3.229    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_4
    SLICE_X48Y228        LUT4 (Prop_lut4_I2_O)        0.120     3.349 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_6_n_0
    SLICE_X48Y228        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.529 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.529    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_2_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.694 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[1]
                         net (fo=37, routed)          2.656     6.351    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[5]
    SLICE_X75Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.392     6.743 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86/CO[3]
                         net (fo=1, routed)           0.000     6.743    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_86_n_0
    SLICE_X75Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.854 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_83/O[2]
                         net (fo=1, routed)           1.100     7.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_10[9]
    SLICE_X48Y161        LUT2 (Prop_lut2_I0_O)        0.129     8.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56/O
                         net (fo=8, routed)           1.556     9.638    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[0].tcdm_bank_i_x_i_56_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I1_O)        0.132     9.770 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[6].(null)[1].tcdm_bank_i_x_i_23/O
                         net (fo=1, routed)           0.622    10.393    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X4Y52         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.134    13.636    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y52         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.636    
                         clock uncertainty           -0.135    13.501    
    RAMB18_X4Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    13.085    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[6].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.794ns (19.995%)  route 7.178ns (80.005%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 13.648 - 12.500 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.387     1.389    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y224        FDCE (Prop_fdce_C_Q)         0.223     1.612 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/Q
                         net (fo=3, routed)           0.665     2.277    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr[2]
    SLICE_X51Y227        LUT3 (Prop_lut3_I0_O)        0.050     2.327 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_11/O
                         net (fo=2, routed)           0.310     2.637    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_11_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     2.916 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.916    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_0
    SLICE_X51Y228        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_163/O[1]
                         net (fo=3, routed)           0.370     3.452    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_163_n_6
    SLICE_X48Y229        LUT4 (Prop_lut4_I2_O)        0.123     3.575 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_158/O
                         net (fo=1, routed)           0.000     3.575    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_158_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.883 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[3]
                         net (fo=37, routed)          2.874     6.757    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[7]
    SLICE_X79Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.313     7.070 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.070    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_85_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.236 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_82/O[1]
                         net (fo=1, routed)           0.590     7.825    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_12[8]
    SLICE_X63Y156        LUT2 (Prop_lut2_I0_O)        0.123     7.948 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_59/O
                         net (fo=8, routed)           1.545     9.494    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_59_n_0
    SLICE_X103Y134       LUT6 (Prop_lut6_I1_O)        0.043     9.537 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[1].tcdm_bank_i_x_i_24/O
                         net (fo=1, routed)           0.824    10.361    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X5Y51         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.146    13.648    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y51         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.648    
                         clock uncertainty           -0.135    13.513    
    RAMB18_X5Y51         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    13.097    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[1].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
          (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.794ns (20.024%)  route 7.165ns (79.976%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 13.658 - 12.500 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.387     1.389    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X55Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y224        FDCE (Prop_fdce_C_Q)         0.223     1.612 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr_reg[2]/Q
                         net (fo=3, routed)           0.665     2.277    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_addr[2]
    SLICE_X51Y227        LUT3 (Prop_lut3_I0_O)        0.050     2.327 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_11/O
                         net (fo=2, routed)           0.310     2.637    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del[11][0][1]_i_11_n_0
    SLICE_X51Y227        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     2.916 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.916    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[11].index_del_reg[11][0][1]_i_10_n_0
    SLICE_X51Y228        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.082 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_163/O[1]
                         net (fo=3, routed)           0.370     3.452    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_163_n_6
    SLICE_X48Y229        LUT4 (Prop_lut4_I2_O)        0.123     3.575 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_158/O
                         net (fo=1, routed)           0.000     3.575    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_158_n_0
    SLICE_X48Y229        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     3.883 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/bram_bank_gen[0].(null)[0].tcdm_bank_i_x_i_99/O[3]
                         net (fo=37, routed)          2.874     6.757    base_zynq_design_i/nuraghe_soc_1/inst/hwce_top_i/wrapper_i/source_i_xin/gen_addr[11][0]_119[7]
    SLICE_X79Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.313     7.070 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_85/CO[3]
                         net (fo=1, routed)           0.000     7.070    base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_85_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.236 r  base_zynq_design_i/nuraghe_soc_1/inst/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_82/O[1]
                         net (fo=1, routed)           0.590     7.825    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/line_addr_reg[10]_12[8]
    SLICE_X63Y156        LUT2 (Prop_lut2_I0_O)        0.123     7.948 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_59/O
                         net (fo=8, routed)           1.590     9.538    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_59_n_0
    SLICE_X102Y135       LUT6 (Prop_lut6_I1_O)        0.043     9.581 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bram_bank_gen[5].(null)[0].tcdm_bank_i_x_i_35/O
                         net (fo=1, routed)           0.767    10.348    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X5Y55         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.156    13.658    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y55         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    13.658    
                         clock uncertainty           -0.135    13.523    
    RAMB18_X5Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.416    13.107    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[5].(null)[0].tcdm_bank_i_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[17].regfile_mem_reg[0][17][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.175ns (45.545%)  route 0.209ns (54.455%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.599     0.601    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y220        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[17].regfile_mem_reg[0][17][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y220        FDCE (Prop_fdce_C_Q)         0.100     0.701 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[17].regfile_mem_reg[0][17][10]/Q
                         net (fo=3, routed)           0.209     0.910    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[17].regfile_mem_reg[0][17]__0[10]
    SLICE_X90Y219        LUT3 (Prop_lut3_I1_O)        0.028     0.938 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/trans_size_m1[12]_i_8__0/O
                         net (fo=1, routed)           0.000     0.938    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/genblk2[1].regfile_ff_gen[17].regfile_mem_reg[1][17][12][1]
    SLICE_X90Y219        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.985 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.985    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m10[10]
    SLICE_X90Y219        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.825     0.827    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y219        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m1_reg[10]/C
                         clock pessimism             -0.028     0.799    
    SLICE_X90Y219        FDCE (Hold_fdce_C_D)         0.092     0.891    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/trans_size_m1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.604     0.606    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y232        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDCE (Prop_fdce_C_Q)         0.100     0.706 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][24]/Q
                         net (fo=2, routed)           0.088     0.794    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18]__0[24]
    SLICE_X86Y232        LUT3 (Prop_lut3_I0_O)        0.028     0.822 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/line_stride[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.822    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][31][8]
    SLICE_X86Y232        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.828     0.830    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y232        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[8]/C
                         clock pessimism             -0.213     0.617    
    SLICE_X86Y232        FDCE (Hold_fdce_C_D)         0.087     0.704    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.918%)  route 0.093ns (42.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.608     0.610    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X67Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y224        FDCE (Prop_fdce_C_Q)         0.100     0.710 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[0]/Q
                         net (fo=8, routed)           0.093     0.803    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/wrapper_state[0]
    SLICE_X66Y224        LUT5 (Prop_lut5_I1_O)        0.028     0.831 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_i_1/O
                         net (fo=1, routed)           0.000     0.831    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_i_1_n_0
    SLICE_X66Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.831     0.833    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X66Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_reg/C
                         clock pessimism             -0.212     0.621    
    SLICE_X66Y224        FDCE (Hold_fdce_C_D)         0.087     0.708    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_preload_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.918%)  route 0.093ns (42.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.608     0.610    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X67Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y224        FDCE (Prop_fdce_C_Q)         0.100     0.710 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/FSM_sequential_wrapper_state_reg[1]/Q
                         net (fo=8, routed)           0.093     0.803    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/wrapper_state[1]
    SLICE_X66Y224        LUT6 (Prop_lut6_I2_O)        0.028     0.831 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_i_1/O
                         net (fo=1, routed)           0.000     0.831    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_i_1_n_0
    SLICE_X66Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.831     0.833    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X66Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_reg/C
                         clock pessimism             -0.212     0.621    
    SLICE_X66Y224        FDCE (Hold_fdce_C_D)         0.087     0.708    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_fsm_i/started_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.257%)  route 0.105ns (44.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.620     0.622    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X63Y211        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y211        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=167, routed)         0.105     0.827    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X62Y211        LUT4 (Prop_lut4_I1_O)        0.030     0.857 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.857    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height[9]_i_1__1_n_0
    SLICE_X62Y211        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.846     0.848    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X62Y211        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height_reg[9]/C
                         clock pessimism             -0.215     0.633    
    SLICE_X62Y211        FDRE (Hold_fdre_C_D)         0.096     0.729    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.828%)  route 0.259ns (72.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.607     0.609    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y242        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDCE (Prop_fdce_C_Q)         0.100     0.709 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/Q
                         net (fo=8, routed)           0.259     0.968    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[1]/C
                         clock pessimism             -0.028     0.809    
    SLICE_X90Y246        FDCE (Hold_fdce_C_CE)        0.030     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.828%)  route 0.259ns (72.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.607     0.609    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y242        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDCE (Prop_fdce_C_Q)         0.100     0.709 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/Q
                         net (fo=8, routed)           0.259     0.968    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[2]/C
                         clock pessimism             -0.028     0.809    
    SLICE_X90Y246        FDCE (Hold_fdce_C_CE)        0.030     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.828%)  route 0.259ns (72.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.607     0.609    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y242        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDCE (Prop_fdce_C_Q)         0.100     0.709 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/Q
                         net (fo=8, routed)           0.259     0.968    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[3]/C
                         clock pessimism             -0.028     0.809    
    SLICE_X90Y246        FDCE (Hold_fdce_C_CE)        0.030     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.828%)  route 0.259ns (72.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.607     0.609    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y242        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDCE (Prop_fdce_C_Q)         0.100     0.709 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/Q
                         net (fo=8, routed)           0.259     0.968    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[4]/C
                         clock pessimism             -0.028     0.809    
    SLICE_X90Y246        FDCE (Hold_fdce_C_CE)        0.030     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.828%)  route 0.259ns (72.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.607     0.609    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y242        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y242        FDCE (Prop_fdce_C_Q)         0.100     0.709 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr_reg/Q
                         net (fo=8, routed)           0.259     0.968    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[5]/C
                         clock pessimism             -0.028     0.809    
    SLICE_X90Y246        FDCE (Hold_fdce_C_CE)        0.030     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y80     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y90     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y81     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y90     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X3Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y87     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[17].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y84     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.250       5.850      SLICE_X68Y235    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/cnt_fs_h_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.250       5.850      SLICE_X68Y235    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/cnt_fs_h_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X73Y208    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/valid_x_in_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X59Y198    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[2][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X55Y193    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[2][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X54Y193    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X59Y195    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X59Y196    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[2][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X59Y201    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X59Y199    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X69Y190    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X60Y186    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X69Y189    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[0][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X57Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X56Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X57Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X60Y186    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X57Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[1][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X60Y186    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[1][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X62Y185    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.308ns (17.895%)  route 6.001ns (82.105%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 13.845 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.729     8.859    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.343    13.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][0]/C
                         clock pessimism              0.153    13.998    
                         clock uncertainty           -0.135    13.863    
    SLICE_X67Y276        FDCE (Setup_fdce_C_CE)      -0.201    13.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][0]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.308ns (17.895%)  route 6.001ns (82.105%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 13.845 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.729     8.859    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.343    13.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][1]/C
                         clock pessimism              0.153    13.998    
                         clock uncertainty           -0.135    13.863    
    SLICE_X67Y276        FDCE (Setup_fdce_C_CE)      -0.201    13.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][1]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.308ns (17.895%)  route 6.001ns (82.105%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 13.845 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.729     8.859    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.343    13.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][2]/C
                         clock pessimism              0.153    13.998    
                         clock uncertainty           -0.135    13.863    
    SLICE_X67Y276        FDCE (Setup_fdce_C_CE)      -0.201    13.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][2]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.308ns (17.895%)  route 6.001ns (82.105%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 13.845 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.729     8.859    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.343    13.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][4]/C
                         clock pessimism              0.153    13.998    
                         clock uncertainty           -0.135    13.863    
    SLICE_X67Y276        FDCE (Setup_fdce_C_CE)      -0.201    13.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][4]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.308ns (17.895%)  route 6.001ns (82.105%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 13.845 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.729     8.859    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.343    13.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X67Y276        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][8]/C
                         clock pessimism              0.153    13.998    
                         clock uncertainty           -0.135    13.863    
    SLICE_X67Y276        FDCE (Setup_fdce_C_CE)      -0.201    13.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.308ns (18.154%)  route 5.897ns (81.846%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 13.844 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.625     8.755    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.342    13.844    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][3]/C
                         clock pessimism              0.153    13.997    
                         clock uncertainty           -0.135    13.862    
    SLICE_X68Y277        FDCE (Setup_fdce_C_CE)      -0.201    13.661    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][3]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.308ns (18.154%)  route 5.897ns (81.846%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 13.844 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.625     8.755    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.342    13.844    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][5]/C
                         clock pessimism              0.153    13.997    
                         clock uncertainty           -0.135    13.862    
    SLICE_X68Y277        FDCE (Setup_fdce_C_CE)      -0.201    13.661    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][5]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.308ns (18.154%)  route 5.897ns (81.846%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 13.844 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.625     8.755    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.342    13.844    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][7]/C
                         clock pessimism              0.153    13.997    
                         clock uncertainty           -0.135    13.862    
    SLICE_X68Y277        FDCE (Setup_fdce_C_CE)      -0.201    13.661    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][7]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 1.308ns (18.258%)  route 5.856ns (81.742%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.584     8.714    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X65Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X65Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][10]/C
                         clock pessimism              0.153    14.003    
                         clock uncertainty           -0.135    13.868    
    SLICE_X65Y281        FDCE (Setup_fdce_C_CE)      -0.201    13.667    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 1.308ns (18.258%)  route 5.856ns (81.742%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.548     1.550    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X80Y296        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_fdce_C_Q)         0.223     1.773 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements_reg[1]/Q
                         net (fo=24, routed)          0.369     2.142    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/Q[1]
    SLICE_X80Y295        LUT2 (Prop_lut2_I0_O)        0.043     2.185 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/i___103_i_5/O
                         net (fo=4, routed)           0.253     2.439    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_ar_valid
    SLICE_X80Y294        LUT6 (Prop_lut6_I4_O)        0.043     2.482 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/FIFO_REGISTERS[0][27]_i_7__0/O
                         net (fo=36, routed)          0.976     3.458    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements_reg[0]_1
    SLICE_X97Y287        LUT6 (Prop_lut6_I5_O)        0.043     3.501 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/tot_tx_reg[9]_i_2/O
                         net (fo=5, routed)           0.990     4.491    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata[9]
    SLICE_X70Y279        LUT3 (Prop_lut3_I0_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS[0][9]_i_3__4/O
                         net (fo=4, routed)           0.403     4.937    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/wdata_1[9]
    SLICE_X67Y280        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.187 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.187    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][11]_i_4__1_n_0
    SLICE_X67Y281        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.240 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.240    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_buffer_reg[0][14]_i_4_n_0
    SLICE_X67Y282        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.293    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][19]_i_2_n_0
    SLICE_X67Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.346 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.346    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][23]_i_2_n_0
    SLICE_X67Y284        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.512 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/FIFO_REGISTERS_reg[0][27]_i_4/O[1]
                         net (fo=1, routed)           0.346     5.858    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_1_reg[0]_1[1]
    SLICE_X62Y283        LUT6 (Prop_lut6_I2_O)        0.123     5.981 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/FIFO_REGISTERS[0][27]_i_2__7/O
                         net (fo=9, routed)           0.401     6.382    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/D[25]
    SLICE_X60Y289        LUT6 (Prop_lut6_I0_O)        0.043     6.425 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___105_i_1/O
                         net (fo=6, routed)           0.311     6.736    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_reg_3
    SLICE_X64Y291        LUT3 (Prop_lut3_I0_O)        0.043     6.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS[2]_i_12/O
                         net (fo=1, routed)           0.329     7.108    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS_reg[0]_2
    SLICE_X64Y291        LUT6 (Prop_lut6_I0_O)        0.043     7.151 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/CS[2]_i_10__0/O
                         net (fo=2, routed)           0.330     7.481    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_5
    SLICE_X63Y291        LUT6 (Prop_lut6_I3_O)        0.043     7.524 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_trans_i_2__1/O
                         net (fo=7, routed)           0.563     8.087    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS_reg[1]_0
    SLICE_X66Y287        LUT2 (Prop_lut2_I1_O)        0.043     8.130 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[1][27]_i_1__1/O
                         net (fo=23, routed)          0.584     8.714    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS
    SLICE_X65Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X65Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][13]/C
                         clock pessimism              0.153    14.003    
                         clock uncertainty           -0.135    13.868    
    SLICE_X65Y281        FDCE (Setup_fdce_C_CE)      -0.201    13.667    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.320ns (68.575%)  route 0.147ns (31.425%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.632     0.634    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y248        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y248        FDCE (Prop_fdce_C_Q)         0.118     0.752 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]/Q
                         net (fo=3, routed)           0.146     0.898    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]
    SLICE_X42Y248        LUT4 (Prop_lut4_I1_O)        0.028     0.926 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_10__1/O
                         net (fo=1, routed)           0.000     0.926    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_10__1_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[0]_i_2__2_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.059 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[4]_i_1__2_n_0
    SLICE_X42Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.101 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.101    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]_i_1__2_n_7
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.958     0.960    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]/C
                         clock pessimism             -0.028     0.932    
    SLICE_X42Y250        FDCE (Hold_fdce_C_D)         0.092     1.024    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.794%)  route 0.179ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.734     0.736    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y252        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y252        FDCE (Prop_fdce_C_Q)         0.100     0.836 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.179     1.015    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y253        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.980     0.982    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y253        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     0.934    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.709     0.711    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/clk_wmem_i_IBUF_BUFG
    SLICE_X53Y256        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y256        FDCE (Prop_fdce_C_Q)         0.100     0.811 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg[1][31]/Q
                         net (fo=1, routed)           0.055     0.866    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS_reg_n_0_[1][31]
    SLICE_X52Y256        LUT4 (Prop_lut4_I3_O)        0.028     0.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/s_buffer[0][31]_i_1__2/O
                         net (fo=1, routed)           0.000     0.894    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/FIFO_REGISTERS_reg[0][27][31]
    SLICE_X52Y256        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.955     0.957    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X52Y256        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][31]/C
                         clock pessimism             -0.235     0.722    
    SLICE_X52Y256        FDCE (Hold_fdce_C_D)         0.087     0.809    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y80     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y90     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y81     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y90     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X3Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y87     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[17].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X4Y84     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y252    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y252    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y253    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y252    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y252    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_zynq_design_clk_wiz_1_0
  To Clock:  clkfbout_base_zynq_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y3    base_zynq_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.652ns  (logic 0.309ns (8.462%)  route 3.343ns (91.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 26.469 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.264    17.700    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.467    26.469    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[27]/C
                         clock pessimism             -0.143    26.326    
                         clock uncertainty           -0.269    26.057    
    SLICE_X85Y318        FDCE (Setup_fdce_C_CE)      -0.201    25.856    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[27]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.652ns  (logic 0.309ns (8.462%)  route 3.343ns (91.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 26.469 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.264    17.700    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.467    26.469    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/C
                         clock pessimism             -0.143    26.326    
                         clock uncertainty           -0.269    26.057    
    SLICE_X85Y318        FDCE (Setup_fdce_C_CE)      -0.201    25.856    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.652ns  (logic 0.309ns (8.462%)  route 3.343ns (91.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 26.469 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.264    17.700    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.467    26.469    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/C
                         clock pessimism             -0.143    26.326    
                         clock uncertainty           -0.269    26.057    
    SLICE_X85Y318        FDCE (Setup_fdce_C_CE)      -0.201    25.856    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.578ns  (logic 0.309ns (8.635%)  route 3.269ns (91.365%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.191    17.626    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X84Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/C
                         clock pessimism             -0.143    26.329    
                         clock uncertainty           -0.269    26.060    
    SLICE_X84Y315        FDCE (Setup_fdce_C_CE)      -0.201    25.859    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]
  -------------------------------------------------------------------
                         required time                         25.859    
                         arrival time                         -17.626    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.572ns  (logic 0.309ns (8.651%)  route 3.263ns (91.349%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 26.470 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.184    17.620    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X84Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.468    26.470    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/C
                         clock pessimism             -0.143    26.327    
                         clock uncertainty           -0.269    26.058    
    SLICE_X84Y317        FDCE (Setup_fdce_C_CE)      -0.201    25.857    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]
  -------------------------------------------------------------------
                         required time                         25.857    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.563ns  (logic 0.309ns (8.672%)  route 3.254ns (91.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.176    17.611    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X81Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X81Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[30]/C
                         clock pessimism             -0.143    26.329    
                         clock uncertainty           -0.269    26.060    
    SLICE_X81Y317        FDCE (Setup_fdce_C_CE)      -0.201    25.859    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[30]
  -------------------------------------------------------------------
                         required time                         25.859    
                         arrival time                         -17.611    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.468ns  (logic 0.309ns (8.910%)  route 3.159ns (91.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.080    17.516    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/C
                         clock pessimism             -0.143    26.329    
                         clock uncertainty           -0.269    26.060    
    SLICE_X85Y315        FDCE (Setup_fdce_C_CE)      -0.201    25.859    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]
  -------------------------------------------------------------------
                         required time                         25.859    
                         arrival time                         -17.516    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.468ns  (logic 0.309ns (8.910%)  route 3.159ns (91.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.080    17.516    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[21]/C
                         clock pessimism             -0.143    26.329    
                         clock uncertainty           -0.269    26.060    
    SLICE_X85Y315        FDCE (Setup_fdce_C_CE)      -0.201    25.859    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[21]
  -------------------------------------------------------------------
                         required time                         25.859    
                         arrival time                         -17.516    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.470ns  (logic 0.309ns (8.904%)  route 3.161ns (91.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 26.473 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.082    17.518    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X82Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.471    26.473    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/C
                         clock pessimism             -0.143    26.330    
                         clock uncertainty           -0.269    26.061    
    SLICE_X82Y316        FDCE (Setup_fdce_C_CE)      -0.178    25.883    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]
  -------------------------------------------------------------------
                         required time                         25.883    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.470ns  (logic 0.309ns (8.904%)  route 3.161ns (91.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 26.473 - 25.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 14.048 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.546    14.048    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y299        FDRE (Prop_fdre_C_Q)         0.223    14.271 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           1.067    15.338    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_ID_reg_reg[2]_0[1]
    SLICE_X79Y310        LUT6 (Prop_lut6_I5_O)        0.043    15.381 f  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_3/O
                         net (fo=27, routed)          1.012    16.393    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/r_id_reg[2]
    SLICE_X78Y311        LUT5 (Prop_lut5_I0_O)        0.043    16.436 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.082    17.518    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X82Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.471    26.473    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/C
                         clock pessimism             -0.143    26.330    
                         clock uncertainty           -0.269    26.061    
    SLICE_X82Y316        FDCE (Setup_fdce_C_CE)      -0.178    25.883    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]
  -------------------------------------------------------------------
                         required time                         25.883    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                  8.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.156ns (18.154%)  route 0.703ns (81.846%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X87Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y285        FDRE (Prop_fdre_C_Q)         0.100     0.788 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[10]/Q
                         net (fo=2, routed)           0.520     1.308    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_data_reg_reg[31][0]
    SLICE_X85Y309        LUT6 (Prop_lut6_I3_O)        0.028     1.336 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0[10]_i_3/O
                         net (fo=1, routed)           0.184     1.519    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/r_rdata_reg[10]_0
    SLICE_X84Y310        LUT6 (Prop_lut6_I5_O)        0.028     1.547 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_data_r_data_PE_0[10]_i_1/O
                         net (fo=1, routed)           0.000     1.547    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[10]
    SLICE_X84Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[10]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X84Y310        FDRE (Hold_fdre_C_D)         0.060     1.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.205ns (23.524%)  route 0.666ns (76.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X85Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y290        FDRE (Prop_fdre_C_Q)         0.091     0.782 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.666     1.448    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][5]
    SLICE_X83Y314        LUT6 (Prop_lut6_I2_O)        0.064     1.512 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[5]_i_2/O
                         net (fo=1, routed)           0.000     1.512    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_rdata_reg[5]_1
    SLICE_X83Y314        MUXF7 (Prop_muxf7_I0_O)      0.050     1.562 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.562    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_r_id_reg[2][5]
    SLICE_X83Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X83Y314        FDCE (Hold_fdce_C_D)         0.070     1.452    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.214ns (23.443%)  route 0.699ns (76.557%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y286        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y286        FDRE (Prop_fdre_C_Q)         0.107     0.795 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/Q
                         net (fo=2, routed)           0.699     1.494    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][4]
    SLICE_X82Y314        LUT6 (Prop_lut6_I2_O)        0.064     1.558 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[4]_i_2/O
                         net (fo=1, routed)           0.000     1.558    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_rdata_reg[4]_1
    SLICE_X82Y314        MUXF7 (Prop_muxf7_I0_O)      0.043     1.601 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[4]
    SLICE_X82Y314        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y314        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[4]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X82Y314        FDRE (Hold_fdre_C_D)         0.092     1.474    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.178ns (19.376%)  route 0.741ns (80.624%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X85Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y290        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.741     1.532    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][0]
    SLICE_X80Y311        LUT6 (Prop_lut6_I2_O)        0.028     1.560 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[0]_i_2/O
                         net (fo=1, routed)           0.000     1.560    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_rdata_reg[0]_1
    SLICE_X80Y311        MUXF7 (Prop_muxf7_I0_O)      0.050     1.610 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.610    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_r_id_reg[2][0]
    SLICE_X80Y311        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X80Y311        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[0]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X80Y311        FDCE (Hold_fdce_C_D)         0.070     1.455    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.178ns (19.053%)  route 0.756ns (80.947%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X85Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y290        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.756     1.547    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][1]
    SLICE_X79Y312        LUT6 (Prop_lut6_I2_O)        0.028     1.575 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[1]_i_2/O
                         net (fo=1, routed)           0.000     1.575    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_rdata_reg[1]_1
    SLICE_X79Y312        MUXF7 (Prop_muxf7_I0_O)      0.050     1.625 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.625    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[1]
    SLICE_X79Y312        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X79Y312        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[1]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X79Y312        FDRE (Hold_fdre_C_D)         0.070     1.455    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.174ns (18.788%)  route 0.752ns (81.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y292        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.118     0.809 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[15]/Q
                         net (fo=2, routed)           0.534     1.343    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_data_reg_reg[31][2]
    SLICE_X84Y310        LUT6 (Prop_lut6_I3_O)        0.028     1.371 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[15]_i_4/O
                         net (fo=1, routed)           0.218     1.589    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/r_rdata_reg[15]
    SLICE_X84Y311        LUT6 (Prop_lut6_I5_O)        0.028     1.617 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.617    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_r_id_reg[2][15]
    SLICE_X84Y311        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y311        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[15]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X84Y311        FDCE (Hold_fdce_C_D)         0.060     1.442    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.156ns (18.318%)  route 0.696ns (81.682%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.766     0.768    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X89Y311        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y311        FDRE (Prop_fdre_C_Q)         0.100     0.868 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.446     1.314    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][3]
    SLICE_X79Y315        LUT4 (Prop_lut4_I0_O)        0.028     1.342 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[3]_i_3/O
                         net (fo=1, routed)           0.250     1.592    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_data_reg_reg[3]_0
    SLICE_X79Y317        LUT6 (Prop_lut6_I1_O)        0.028     1.620 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.620    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[3]
    SLICE_X79Y317        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.033     1.035    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X79Y317        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[3]/C
                         clock pessimism              0.077     1.112    
                         clock uncertainty            0.269     1.381    
    SLICE_X79Y317        FDRE (Hold_fdre_C_D)         0.060     1.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.198ns (20.522%)  route 0.767ns (79.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X85Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y290        FDRE (Prop_fdre_C_Q)         0.091     0.782 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[9]/Q
                         net (fo=2, routed)           0.767     1.549    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[30][9]
    SLICE_X82Y310        LUT6 (Prop_lut6_I2_O)        0.064     1.613 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[9]_i_2/O
                         net (fo=1, routed)           0.000     1.613    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_rdata_reg[9]_2
    SLICE_X82Y310        MUXF7 (Prop_muxf7_I0_O)      0.043     1.656 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.656    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[9]
    SLICE_X82Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[9]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X82Y310        FDRE (Hold_fdre_C_D)         0.092     1.477    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.156ns (16.717%)  route 0.777ns (83.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X85Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y290        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[19]/Q
                         net (fo=2, routed)           0.590     1.381    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_data_reg_reg[31][6]
    SLICE_X82Y312        LUT6 (Prop_lut6_I3_O)        0.028     1.409 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_data_r_data_PE_0[19]_i_3/O
                         net (fo=1, routed)           0.187     1.596    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/r_rdata_reg[19]_0
    SLICE_X81Y312        LUT6 (Prop_lut6_I5_O)        0.028     1.624 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_data_r_data_PE_0[19]_i_1/O
                         net (fo=1, routed)           0.000     1.624    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_r_id_reg[0]_0[19]
    SLICE_X81Y312        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.035     1.037    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X81Y312        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[19]/C
                         clock pessimism              0.077     1.114    
                         clock uncertainty            0.269     1.383    
    SLICE_X81Y312        FDRE (Hold_fdre_C_D)         0.061     1.444    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.201ns (21.644%)  route 0.728ns (78.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y286        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y286        FDRE (Prop_fdre_C_Q)         0.107     0.795 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[31]/Q
                         net (fo=2, routed)           0.571     1.366    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/cfg_r_data_reg_reg[31][15]
    SLICE_X85Y317        LUT6 (Prop_lut6_I3_O)        0.066     1.432 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/s_per_master_r_data[31]_i_8/O
                         net (fo=1, routed)           0.157     1.589    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/r_rdata_reg[31]
    SLICE_X85Y318        LUT6 (Prop_lut6_I5_O)        0.028     1.617 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_2/O
                         net (fo=1, routed)           0.000     1.617    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_r_id_reg[2][31]
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.027     1.029    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y318        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/C
                         clock pessimism              0.077     1.106    
                         clock uncertainty            0.269     1.375    
    SLICE_X85Y318        FDCE (Hold_fdce_C_D)         0.061     1.436    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.283ns  (logic 0.996ns (13.675%)  route 6.287ns (86.325%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.570ns = ( 14.070 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.568    14.070    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X108Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y297       FDCE (Prop_fdce_C_Q)         0.223    14.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/Q
                         net (fo=1, routed)           0.515    14.808    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg_n_0_[4][8]
    SLICE_X107Y298       LUT6 (Prop_lut6_I0_O)        0.043    14.851 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9/O
                         net (fo=1, routed)           0.000    14.851    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9_n_0
    SLICE_X107Y298       MUXF7 (Prop_muxf7_I1_O)      0.108    14.959 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_2/O
                         net (fo=12, routed)          1.422    16.381    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/ctrl_slave\\.b_id[6]
    SLICE_X60Y310        LUT5 (Prop_lut5_I4_O)        0.133    16.514 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/stdout_master_b_ready_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.194    16.709    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/elements_reg[1]
    SLICE_X59Y310        LUT6 (Prop_lut6_I0_O)        0.136    16.845 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.247    17.092    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/RR_FLAG_o_reg[0]_3
    SLICE_X56Y309        LUT6 (Prop_lut6_I2_O)        0.043    17.135 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.261    19.396    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/VALID_TABLE_reg[12]
    SLICE_X9Y246         LUT2 (Prop_lut2_I0_O)        0.043    19.439 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.350    19.789    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bready
    SLICE_X8Y243         LUT4 (Prop_lut4_I2_O)        0.047    19.836 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=12, routed)          0.439    20.274    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X7Y240         LUT2 (Prop_lut2_I0_O)        0.134    20.408 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.313    20.722    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X7Y239         LUT6 (Prop_lut6_I1_O)        0.043    20.765 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.183    20.948    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X7Y240         LUT6 (Prop_lut6_I1_O)        0.043    20.991 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.362    21.353    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X8Y240         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y240         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X8Y240         FDPE (Setup_fdpe_C_D)        0.000    25.889    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.889    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0RREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.548ns  (logic 0.970ns (14.814%)  route 5.578ns (85.186%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 26.483 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT3 (Prop_lut3_I1_O)        0.136    20.095 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=1, routed)           0.665    20.760    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_RREADY
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0RREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.481    26.483    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.143    26.340    
                         clock uncertainty           -0.269    26.071    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0RREADY)
                                                     -0.772    25.299    base_zynq_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.259ns  (logic 0.996ns (13.721%)  route 6.263ns (86.279%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.570ns = ( 14.070 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.568    14.070    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X108Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y297       FDCE (Prop_fdce_C_Q)         0.223    14.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/Q
                         net (fo=1, routed)           0.515    14.808    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg_n_0_[4][8]
    SLICE_X107Y298       LUT6 (Prop_lut6_I0_O)        0.043    14.851 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9/O
                         net (fo=1, routed)           0.000    14.851    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9_n_0
    SLICE_X107Y298       MUXF7 (Prop_muxf7_I1_O)      0.108    14.959 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_2/O
                         net (fo=12, routed)          1.422    16.381    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/ctrl_slave\\.b_id[6]
    SLICE_X60Y310        LUT5 (Prop_lut5_I4_O)        0.133    16.514 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/stdout_master_b_ready_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.194    16.709    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/elements_reg[1]
    SLICE_X59Y310        LUT6 (Prop_lut6_I0_O)        0.136    16.845 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.247    17.092    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/RR_FLAG_o_reg[0]_3
    SLICE_X56Y309        LUT6 (Prop_lut6_I2_O)        0.043    17.135 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.261    19.396    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/VALID_TABLE_reg[12]
    SLICE_X9Y246         LUT2 (Prop_lut2_I0_O)        0.043    19.439 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.350    19.789    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bready
    SLICE_X8Y243         LUT4 (Prop_lut4_I2_O)        0.047    19.836 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=12, routed)          0.439    20.274    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X7Y240         LUT2 (Prop_lut2_I0_O)        0.134    20.408 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.313    20.722    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X7Y239         LUT6 (Prop_lut6_I1_O)        0.043    20.765 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.183    20.948    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X7Y240         LUT6 (Prop_lut6_I1_O)        0.043    20.991 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.338    21.329    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X8Y240         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y240         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X8Y240         FDPE (Setup_fdpe_C_D)        0.000    25.889    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.889    
                         arrival time                         -21.329    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.044ns  (logic 1.202ns (17.064%)  route 5.842ns (82.936%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.417    20.520    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X14Y244        LUT2 (Prop_lut2_I0_O)        0.138    20.658 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.108    20.766    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X14Y244        LUT6 (Prop_lut6_I1_O)        0.043    20.809 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.208    21.017    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X15Y244        LUT6 (Prop_lut6_I1_O)        0.043    21.060 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.196    21.256    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X12Y244        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X12Y244        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X12Y244        FDPE (Setup_fdpe_C_D)        0.000    25.891    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.891    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.044ns  (logic 1.202ns (17.064%)  route 5.842ns (82.936%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.417    20.520    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X14Y244        LUT2 (Prop_lut2_I0_O)        0.138    20.658 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.108    20.766    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X14Y244        LUT6 (Prop_lut6_I1_O)        0.043    20.809 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.208    21.017    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X15Y244        LUT6 (Prop_lut6_I1_O)        0.043    21.060 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.196    21.256    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X12Y244        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X12Y244        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X12Y244        FDPE (Setup_fdpe_C_D)        0.000    25.891    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.891    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0BREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.648ns  (logic 0.772ns (11.613%)  route 5.876ns (88.387%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 26.483 - 25.000 ) 
    Source Clock Delay      (SCD):    1.570ns = ( 14.070 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.568    14.070    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X108Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y297       FDCE (Prop_fdce_C_Q)         0.223    14.293 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/Q
                         net (fo=1, routed)           0.515    14.808    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg_n_0_[4][8]
    SLICE_X107Y298       LUT6 (Prop_lut6_I0_O)        0.043    14.851 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9/O
                         net (fo=1, routed)           0.000    14.851    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_9_n_0
    SLICE_X107Y298       MUXF7 (Prop_muxf7_I1_O)      0.108    14.959 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/bvalid_o_i_2/O
                         net (fo=12, routed)          1.422    16.381    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/ctrl_slave\\.b_id[6]
    SLICE_X60Y310        LUT5 (Prop_lut5_I4_O)        0.133    16.514 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/stdout_master_b_ready_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.194    16.709    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/elements_reg[1]
    SLICE_X59Y310        LUT6 (Prop_lut6_I0_O)        0.136    16.845 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.247    17.092    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/RR_FLAG_o_reg[0]_3
    SLICE_X56Y309        LUT6 (Prop_lut6_I2_O)        0.043    17.135 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.261    19.396    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/VALID_TABLE_reg[12]
    SLICE_X9Y246         LUT2 (Prop_lut2_I0_O)        0.043    19.439 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/to_ps_bus_b_ready_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.348    19.787    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bready
    SLICE_X8Y243         LUT3 (Prop_lut3_I2_O)        0.043    19.830 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/m_axi_bready_INST_0/O
                         net (fo=8, routed)           0.888    20.718    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_BREADY
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0BREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.481    26.483    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.143    26.340    
                         clock uncertainty           -0.269    26.071    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0BREADY)
                                                     -0.688    25.383    base_zynq_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -20.718    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.730ns  (logic 1.116ns (16.582%)  route 5.614ns (83.418%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.293    20.396    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/rd_en
    SLICE_X18Y248        LUT4 (Prop_lut4_I1_O)        0.138    20.534 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/multiple_id_non_split_i_1/O
                         net (fo=1, routed)           0.408    20.942    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress
    SLICE_X18Y248        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y248        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X18Y248        FDRE (Setup_fdre_C_R)       -0.281    25.608    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg
  -------------------------------------------------------------------
                         required time                         25.608    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.758ns  (logic 1.116ns (16.515%)  route 5.642ns (83.485%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.392    20.496    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X13Y244        LUT4 (Prop_lut4_I1_O)        0.138    20.634 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.336    20.969    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201    25.690    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -20.970    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.758ns  (logic 1.116ns (16.515%)  route 5.642ns (83.485%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.392    20.496    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X13Y244        LUT4 (Prop_lut4_I1_O)        0.138    20.634 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.336    20.969    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201    25.690    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -20.970    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.758ns  (logic 1.116ns (16.515%)  route 5.642ns (83.485%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[2][73]/Q
                         net (fo=1, routed)           0.529    14.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[2][73]
    SLICE_X71Y310        LUT6 (Prop_lut6_I3_O)        0.126    15.071 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8/O
                         net (fo=1, routed)           0.000    15.071    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_8_n_0
    SLICE_X71Y310        MUXF7 (Prop_muxf7_I0_O)      0.107    15.178 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/rvalid_o_i_2/O
                         net (fo=10, routed)          0.798    15.976    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/data_reg[0][73]
    SLICE_X48Y310        LUT3 (Prop_lut3_I1_O)        0.130    16.106 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_6/O
                         net (fo=72, routed)          0.454    16.560    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X39Y309        LUT6 (Prop_lut6_I3_O)        0.132    16.692 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements[1]_i_4/O
                         net (fo=2, routed)           0.318    17.010    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/data_gnt0_o05_out
    SLICE_X39Y308        LUT6 (Prop_lut6_I0_O)        0.043    17.053 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/to_ps_bus_r_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.101    17.154    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/elements_reg[1][0]
    SLICE_X39Y308        LUT6 (Prop_lut6_I5_O)        0.043    17.197 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_3/O
                         net (fo=5, routed)           1.337    18.534    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/RR_FLAG_o_reg[2]_1
    SLICE_X29Y284        LUT2 (Prop_lut2_I1_O)        0.049    18.583 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.376    19.959    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.144    20.103 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.392    20.496    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X13Y244        LUT4 (Prop_lut4_I1_O)        0.138    20.634 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.336    20.969    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y244        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X13Y244        FDCE (Setup_fdce_C_CE)      -0.201    25.690    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -20.970    
  -------------------------------------------------------------------
                         slack                                  4.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.100ns (13.017%)  route 0.668ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y300       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDCE (Prop_fdce_C_Q)         0.100     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[4]/Q
                         net (fo=18, routed)          0.668     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][4]
    SLICE_X109Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.054     1.056    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X109Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[4]/C
                         clock pessimism              0.077     1.133    
                         clock uncertainty            0.269     1.402    
    SLICE_X109Y302       FDCE (Hold_fdce_C_D)         0.036     1.438    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/read_tr/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.128ns (16.292%)  route 0.658ns (83.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.707     0.709    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/read_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X107Y296       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/read_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y296       FDCE (Prop_fdce_C_Q)         0.100     0.809 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/read_tr/state_reg[3]/Q
                         net (fo=11, routed)          0.658     1.467    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[6]_0[3]
    SLICE_X104Y297       LUT6 (Prop_lut6_I4_O)        0.028     1.495 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/d_middle[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.495    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/full_dn
    SLICE_X104Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.952     0.954    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/clk_soc_i_IBUF_BUFG
    SLICE_X104Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.031    
                         clock uncertainty            0.269     1.300    
    SLICE_X104Y297       FDCE (Hold_fdce_C_D)         0.060     1.360    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.100ns (12.152%)  route 0.723ns (87.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y300       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDCE (Prop_fdce_C_Q)         0.100     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/Q
                         net (fo=15, routed)          0.723     1.613    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][5]
    SLICE_X110Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.056     1.058    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X110Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.135    
                         clock uncertainty            0.269     1.404    
    SLICE_X110Y302       FDCE (Hold_fdce_C_D)         0.032     1.436    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.118ns (14.414%)  route 0.701ns (85.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.774     0.776    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X74Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y312        FDCE (Prop_fdce_C_Q)         0.118     0.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[1]/Q
                         net (fo=13, routed)          0.701     1.595    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][1]
    SLICE_X76Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.036     1.038    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[1]/C
                         clock pessimism              0.077     1.115    
                         clock uncertainty            0.269     1.384    
    SLICE_X76Y314        FDCE (Hold_fdce_C_D)         0.032     1.416    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.100ns (10.943%)  route 0.814ns (89.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.708     0.710    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y299       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y299       FDCE (Prop_fdce_C_Q)         0.100     0.810 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[0]/Q
                         net (fo=15, routed)          0.814     1.624    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][0]
    SLICE_X107Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.054     1.056    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X107Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.133    
                         clock uncertainty            0.269     1.402    
    SLICE_X107Y302       FDCE (Hold_fdce_C_D)         0.040     1.442    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.100ns (10.898%)  route 0.818ns (89.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.708     0.710    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y299       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y299       FDCE (Prop_fdce_C_Q)         0.100     0.810 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[6]/Q
                         net (fo=13, routed)          0.818     1.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][6]
    SLICE_X108Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.054     1.056    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X108Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[6]/C
                         clock pessimism              0.077     1.133    
                         clock uncertainty            0.269     1.402    
    SLICE_X108Y302       FDCE (Hold_fdce_C_D)         0.040     1.442    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.118ns (14.108%)  route 0.718ns (85.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.774     0.776    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X74Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y312        FDCE (Prop_fdce_C_Q)         0.118     0.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/Q
                         net (fo=18, routed)          0.718     1.612    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][4]
    SLICE_X77Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X77Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X77Y312        FDCE (Hold_fdce_C_D)         0.040     1.425    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.100ns (11.829%)  route 0.745ns (88.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y300       FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDPE (Prop_fdpe_C_Q)         0.100     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[3]/Q
                         net (fo=17, routed)          0.745     1.635    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][3]
    SLICE_X110Y302       FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.056     1.058    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X110Y302       FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[3]/C
                         clock pessimism              0.077     1.135    
                         clock uncertainty            0.269     1.404    
    SLICE_X110Y302       FDPE (Hold_fdpe_C_D)         0.037     1.441    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.100ns (10.805%)  route 0.826ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.708     0.710    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X109Y299       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y299       FDCE (Prop_fdce_C_Q)         0.100     0.810 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/Q
                         net (fo=18, routed)          0.826     1.636    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][7]
    SLICE_X108Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.054     1.056    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X108Y302       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/C
                         clock pessimism              0.077     1.133    
                         clock uncertainty            0.269     1.402    
    SLICE_X108Y302       FDCE (Hold_fdce_C_D)         0.038     1.440    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.100ns (11.801%)  route 0.747ns (88.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.773     0.775    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y313        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y313        FDCE (Prop_fdce_C_Q)         0.100     0.875 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/Q
                         net (fo=18, routed)          0.747     1.622    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][7]
    SLICE_X76Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.036     1.038    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X76Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/C
                         clock pessimism              0.077     1.115    
                         clock uncertainty            0.269     1.384    
    SLICE_X76Y314        FDCE (Hold_fdce_C_D)         0.041     1.425    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 0.266ns (2.614%)  route 9.910ns (97.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 13.726 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.040    11.739    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.224    13.726    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.583    
                         clock uncertainty           -0.269    13.313    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.925    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.097ns  (logic 0.266ns (2.634%)  route 9.831ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 13.726 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.962    11.660    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y64          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.224    13.726    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y64          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.583    
                         clock uncertainty           -0.269    13.313    
    DSP48_X0Y64          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.950    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.030ns  (logic 0.266ns (2.652%)  route 9.764ns (97.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 13.723 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.894    11.593    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y66          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.221    13.723    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y66          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.580    
                         clock uncertainty           -0.269    13.310    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.922    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.021ns  (logic 0.266ns (2.655%)  route 9.755ns (97.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 13.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.885    11.584    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X0Y67          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.219    13.721    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y67          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.578    
                         clock uncertainty           -0.269    13.308    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.920    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.030ns  (logic 0.266ns (2.652%)  route 9.764ns (97.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 13.721 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.894    11.593    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X0Y67          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.219    13.721    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y67          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.578    
                         clock uncertainty           -0.269    13.308    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.945    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 0.266ns (2.662%)  route 9.728ns (97.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 13.723 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.858    11.557    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X1Y64          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.221    13.723    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X1Y64          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.580    
                         clock uncertainty           -0.269    13.310    
    DSP48_X1Y64          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.947    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 0.266ns (2.679%)  route 9.664ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 13.726 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.794    11.493    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.224    13.726    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.583    
                         clock uncertainty           -0.269    13.313    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.419    12.894    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 0.266ns (2.680%)  route 9.659ns (97.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 13.723 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.790    11.488    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y66          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.221    13.723    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y66          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.580    
                         clock uncertainty           -0.269    13.310    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.419    12.891    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.087ns  (logic 0.266ns (2.637%)  route 9.821ns (97.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 13.726 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.951    11.650    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_0_in
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.224    13.726    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.583    
                         clock uncertainty           -0.269    13.313    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.256    13.057    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 0.266ns (2.680%)  route 9.661ns (97.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 13.718 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       6.791    11.490    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X0Y68          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.216    13.718    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X0Y68          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.575    
                         clock uncertainty           -0.269    13.305    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.942    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.151%)  route 0.665ns (83.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X89Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y299        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/Q
                         net (fo=6, routed)           0.665     1.456    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg_n_0_[1]
    SLICE_X88Y299        LUT4 (Prop_lut4_I0_O)        0.028     1.484 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[1]_i_1/O
                         net (fo=1, routed)           0.000     1.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[1]_i_1_n_0
    SLICE_X88Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y299        FDRE (Hold_fdre_C_D)         0.060     1.343    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.128ns (16.094%)  route 0.667ns (83.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.689     0.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X89Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y299        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[1]/Q
                         net (fo=6, routed)           0.667     1.458    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg_n_0_[1]
    SLICE_X88Y299        LUT6 (Prop_lut6_I4_O)        0.028     1.486 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[0]_i_1/O
                         net (fo=1, routed)           0.000     1.486    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[0]_i_1_n_0
    SLICE_X88Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y299        FDRE (Hold_fdre_C_D)         0.060     1.343    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.309%)  route 0.599ns (85.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X93Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y301        FDRE (Prop_fdre_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/Q
                         net (fo=70, routed)          0.599     1.471    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][25]
    SLICE_X92Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.936     0.938    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X92Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][25]/C
                         clock pessimism              0.077     1.015    
                         clock uncertainty            0.269     1.284    
    SLICE_X92Y252        FDCE (Hold_fdce_C_D)         0.041     1.325    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][25]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.206%)  route 0.604ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X93Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y301        FDRE (Prop_fdre_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/Q
                         net (fo=70, routed)          0.604     1.476    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][25]
    SLICE_X90Y251        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.936     0.938    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y251        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][25]/C
                         clock pessimism              0.077     1.015    
                         clock uncertainty            0.269     1.284    
    SLICE_X90Y251        FDCE (Hold_fdce_C_D)         0.032     1.316    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.014%)  route 0.614ns (85.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X93Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y301        FDRE (Prop_fdre_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[25]/Q
                         net (fo=70, routed)          0.614     1.486    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][25]
    SLICE_X92Y251        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.936     0.938    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X92Y251        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][25]/C
                         clock pessimism              0.077     1.015    
                         clock uncertainty            0.269     1.284    
    SLICE_X92Y251        FDCE (Hold_fdce_C_D)         0.038     1.322    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][25]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.100ns (13.843%)  route 0.622ns (86.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.769     0.771    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X88Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y301        FDRE (Prop_fdre_C_Q)         0.100     0.871 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/Q
                         net (fo=2, routed)           0.622     1.493    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/Q[0]
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y298        FDCE (Hold_fdce_C_D)         0.040     1.323    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.100ns (13.638%)  route 0.633ns (86.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X93Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y301        FDRE (Prop_fdre_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[26]/Q
                         net (fo=70, routed)          0.633     1.505    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][26]
    SLICE_X89Y255        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.934     0.936    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X89Y255        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][26]/C
                         clock pessimism              0.077     1.013    
                         clock uncertainty            0.269     1.282    
    SLICE_X89Y255        FDCE (Hold_fdce_C_D)         0.038     1.320    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][26]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.100ns (13.394%)  route 0.647ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.769     0.771    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X88Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y301        FDRE (Prop_fdre_C_Q)         0.100     0.871 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/Q
                         net (fo=3, routed)           0.647     1.518    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/Q[1]
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y298        FDCE (Hold_fdce_C_D)         0.038     1.321    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.155ns (19.944%)  route 0.622ns (80.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.769     0.771    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X88Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y301        FDRE (Prop_fdre_C_Q)         0.091     0.862 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/Q
                         net (fo=43, routed)          0.622     1.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_int
    SLICE_X89Y250        LUT6 (Prop_lut6_I2_O)        0.064     1.548 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_out[rdata][8]_i_1/O
                         net (fo=1, routed)           0.000     1.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_type_reg_reg[8]
    SLICE_X89Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X89Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][8]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X89Y250        FDCE (Hold_fdce_C_D)         0.060     1.343    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][8]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.155ns (19.893%)  route 0.624ns (80.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.769     0.771    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X88Y301        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y301        FDRE (Prop_fdre_C_Q)         0.091     0.862 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_reg_reg/Q
                         net (fo=43, routed)          0.624     1.486    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_type_int
    SLICE_X88Y250        LUT6 (Prop_lut6_I2_O)        0.064     1.550 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_out[rdata][20]_i_1/O
                         net (fo=1, routed)           0.000     1.550    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_type_reg_reg[20]
    SLICE_X88Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][20]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y250        FDCE (Hold_fdce_C_D)         0.060     1.343    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][20]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.985ns (25.554%)  route 5.783ns (74.445%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 13.664 - 12.500 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.426     1.428    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     3.228 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.745     3.972    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i_n_1
    SLICE_X94Y239        LUT2 (Prop_lut2_I0_O)        0.051     4.023 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_18__51/O
                         net (fo=1, routed)           0.455     4.479    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[43]_88[14]
    SLICE_X94Y239        LUT3 (Prop_lut3_I2_O)        0.134     4.613 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_2__54/O
                         net (fo=4, routed)           4.583     9.195    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/data_req_p2p_del_reg[0]_rep__5[14]
    DSP48_X2Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.162    13.664    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X2Y65          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.521    
                         clock uncertainty           -0.255    13.266    
    DSP48_X2Y65          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    12.949    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[0].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.985ns (25.691%)  route 5.741ns (74.309%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 13.672 - 12.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.434     1.436    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     3.236 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.697     3.932    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i_n_3
    SLICE_X57Y242        LUT2 (Prop_lut2_I0_O)        0.049     3.981 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_20__49/O
                         net (fo=1, routed)           0.234     4.215    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[45]_86[12]
    SLICE_X57Y242        LUT3 (Prop_lut3_I2_O)        0.136     4.351 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_4__68/O
                         net (fo=4, routed)           4.811     9.162    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[12]
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.170    13.672    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.529    
                         clock uncertainty           -0.255    13.274    
    DSP48_X5Y72          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    12.957    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 1.985ns (26.342%)  route 5.550ns (73.658%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 13.654 - 12.500 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.426     1.428    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     3.228 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.745     3.972    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i_n_1
    SLICE_X94Y239        LUT2 (Prop_lut2_I0_O)        0.051     4.023 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_18__51/O
                         net (fo=1, routed)           0.455     4.479    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[43]_88[14]
    SLICE_X94Y239        LUT3 (Prop_lut3_I2_O)        0.134     4.613 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_2__54/O
                         net (fo=4, routed)           4.350     8.963    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/data_req_p2p_del_reg[0]_rep__5[14]
    DSP48_X2Y69          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.152    13.654    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X2Y69          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.511    
                         clock uncertainty           -0.255    13.256    
    DSP48_X2Y69          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    12.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[3].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 1.985ns (26.619%)  route 5.472ns (73.381%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 13.672 - 12.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.434     1.436    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.236 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.044     4.279    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i_n_15
    SLICE_X80Y240        LUT2 (Prop_lut2_I0_O)        0.049     4.328 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_32__49/O
                         net (fo=1, routed)           0.239     4.567    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[45]_86[0]
    SLICE_X80Y240        LUT3 (Prop_lut3_I2_O)        0.136     4.703 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_16__68/O
                         net (fo=4, routed)           4.190     8.893    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[0]
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.170    13.672    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.529    
                         clock uncertainty           -0.255    13.274    
    DSP48_X5Y72          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.317    12.957    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.886ns (25.512%)  route 5.507ns (74.488%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 13.672 - 12.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.434     1.436    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.236 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.956     4.191    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i_n_12
    SLICE_X66Y238        LUT2 (Prop_lut2_I0_O)        0.043     4.234 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_29__49/O
                         net (fo=1, routed)           0.161     4.395    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[45]_86[3]
    SLICE_X66Y238        LUT3 (Prop_lut3_I2_O)        0.043     4.438 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_13__68/O
                         net (fo=4, routed)           4.390     8.828    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[3]
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.170    13.672    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.529    
                         clock uncertainty           -0.255    13.274    
    DSP48_X5Y72          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    12.957    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.981ns (26.999%)  route 5.356ns (73.001%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 13.679 - 12.500 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.488     1.490    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.290 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.887     4.177    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i_n_11
    SLICE_X14Y220        LUT2 (Prop_lut2_I0_O)        0.047     4.224 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_28__73/O
                         net (fo=1, routed)           0.244     4.467    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[21]_110[4]
    SLICE_X14Y220        LUT3 (Prop_lut3_I2_O)        0.134     4.601 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_12__63/O
                         net (fo=4, routed)           4.226     8.827    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[4]
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.177    13.679    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.536    
                         clock uncertainty           -0.255    13.281    
    DSP48_X5Y76          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.317    12.964    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 1.981ns (27.236%)  route 5.292ns (72.764%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 13.679 - 12.500 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.488     1.490    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     3.290 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           1.011     4.301    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i_n_1
    SLICE_X22Y221        LUT2 (Prop_lut2_I0_O)        0.047     4.348 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_18__73/O
                         net (fo=1, routed)           0.244     4.591    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[21]_110[14]
    SLICE_X22Y221        LUT3 (Prop_lut3_I2_O)        0.134     4.725 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_2__63/O
                         net (fo=4, routed)           4.038     8.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[14]
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.177    13.679    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.536    
                         clock uncertainty           -0.255    13.281    
    DSP48_X5Y76          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    12.964    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 1.886ns (25.873%)  route 5.403ns (74.127%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 13.672 - 12.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.434     1.436    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     3.236 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.063     4.299    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i_n_0
    SLICE_X79Y241        LUT2 (Prop_lut2_I0_O)        0.043     4.342 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_17__51/O
                         net (fo=1, routed)           0.149     4.491    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[45]_86[15]
    SLICE_X79Y241        LUT3 (Prop_lut3_I2_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_1__69/O
                         net (fo=12, routed)          4.191     8.725    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[15]
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.170    13.672    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.529    
                         clock uncertainty           -0.255    13.274    
    DSP48_X5Y72          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.317    12.957    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 1.886ns (25.873%)  route 5.403ns (74.127%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.172ns = ( 13.672 - 12.500 ) 
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.434     1.436    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y97         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     3.236 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           1.063     4.299    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i_n_0
    SLICE_X79Y241        LUT2 (Prop_lut2_I0_O)        0.043     4.342 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_17__51/O
                         net (fo=1, routed)           0.149     4.491    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[45]_86[15]
    SLICE_X79Y241        LUT3 (Prop_lut3_I2_O)        0.043     4.534 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_1__69/O
                         net (fo=12, routed)          4.191     8.725    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[15]
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.170    13.672    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y72          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.529    
                         clock uncertainty           -0.255    13.274    
    DSP48_X5Y72          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.317    12.957    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 1.985ns (27.650%)  route 5.194ns (72.350%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 13.679 - 12.500 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.488     1.490    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y89         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.290 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.812     4.101    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i_n_7
    SLICE_X17Y218        LUT2 (Prop_lut2_I0_O)        0.049     4.150 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_24__73/O
                         net (fo=1, routed)           0.234     4.384    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[21]_110[8]
    SLICE_X17Y218        LUT3 (Prop_lut3_I2_O)        0.136     4.520 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_8__63/O
                         net (fo=4, routed)           4.149     8.669    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/data_req_p2p_del_reg[0]_rep__7[8]
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.177    13.679    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y76          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.536    
                         clock uncertainty           -0.255    13.281    
    DSP48_X5Y76          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.317    12.964    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.148ns (15.542%)  route 0.804ns (84.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.700     0.702    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X70Y251        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y251        FDCE (Prop_fdce_C_Q)         0.118     0.820 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/Q
                         net (fo=1, routed)           0.246     1.066    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_38[21]
    SLICE_X69Y250        LUT3 (Prop_lut3_I0_O)        0.030     1.096 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[25].bank_1024_gen.tcdm_bank_i_i_13/O
                         net (fo=6, routed)           0.558     1.654    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.883     0.885    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.962    
                         clock uncertainty            0.255     1.217    
    RAMB18_X3Y97         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.255     1.472    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.128ns (12.038%)  route 0.935ns (87.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.660     0.662    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDCE (Prop_fdce_C_Q)         0.100     0.762 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/Q
                         net (fo=1, routed)           0.405     1.167    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_122[18]
    SLICE_X12Y220        LUT3 (Prop_lut3_I0_O)        0.028     1.195 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_16/O
                         net (fo=6, routed)           0.530     1.725    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.911     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.990    
                         clock uncertainty            0.255     1.245    
    RAMB18_X0Y88         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.541    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.696     0.698    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X79Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y252        FDCE (Prop_fdce_C_Q)         0.100     0.798 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/Q
                         net (fo=1, routed)           0.205     1.003    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[1][2]
    SLICE_X80Y252        LUT3 (Prop_lut3_I0_O)        0.028     1.031 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[26].bank_1024_gen.tcdm_bank_i_i_16/O
                         net (fo=6, routed)           0.659     1.689    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.874     0.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.953    
                         clock uncertainty            0.255     1.208    
    RAMB18_X4Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.504    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.129ns (12.593%)  route 0.895ns (87.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.662     0.664    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y219        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y219        FDCE (Prop_fdce_C_Q)         0.100     0.764 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/Q
                         net (fo=1, routed)           0.297     1.061    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0]_121[16]
    SLICE_X16Y219        LUT3 (Prop_lut3_I1_O)        0.029     1.090 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_18/O
                         net (fo=6, routed)           0.598     1.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.911     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.990    
                         clock uncertainty            0.255     1.245    
    RAMB18_X0Y88         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.256     1.501    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.157ns (14.612%)  route 0.917ns (85.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.610     0.612    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X85Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y246        FDCE (Prop_fdce_C_Q)         0.091     0.703 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][6]/Q
                         net (fo=1, routed)           0.287     0.990    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0]_37[6]
    SLICE_X86Y246        LUT3 (Prop_lut3_I1_O)        0.066     1.056 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[24].bank_1024_gen.tcdm_bank_i_i_23/O
                         net (fo=6, routed)           0.631     1.686    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X4Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.867     0.869    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.946    
                         clock uncertainty            0.255     1.201    
    RAMB18_X4Y93         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.497    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[32].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.129ns (13.514%)  route 0.826ns (86.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.697     0.699    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y253        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y253        FDCE (Prop_fdce_C_Q)         0.100     0.799 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][29]/Q
                         net (fo=1, routed)           0.223     1.022    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][29]
    SLICE_X76Y253        LUT3 (Prop_lut3_I1_O)        0.029     1.051 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[27].bank_1024_gen.tcdm_bank_i_i_5/O
                         net (fo=6, routed)           0.602     1.654    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.874     0.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.953    
                         clock uncertainty            0.255     1.208    
    RAMB18_X4Y97         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.255     1.463    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.146ns (13.587%)  route 0.929ns (86.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.657     0.659    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X14Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y224        FDCE (Prop_fdce_C_Q)         0.118     0.777 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/Q
                         net (fo=1, routed)           0.324     1.101    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_122[12]
    SLICE_X14Y224        LUT3 (Prop_lut3_I0_O)        0.028     1.129 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_17/O
                         net (fo=6, routed)           0.604     1.734    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X1Y91         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.912     0.914    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y91         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.991    
                         clock uncertainty            0.255     1.246    
    RAMB18_X1Y91         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.542    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.128ns (11.845%)  route 0.953ns (88.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.614     0.616    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X83Y247        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y247        FDCE (Prop_fdce_C_Q)         0.100     0.716 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/Q
                         net (fo=1, routed)           0.255     0.971    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][14]
    SLICE_X84Y247        LUT3 (Prop_lut3_I1_O)        0.028     0.999 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[26].bank_1024_gen.tcdm_bank_i_i_4/O
                         net (fo=6, routed)           0.698     1.697    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.874     0.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.953    
                         clock uncertainty            0.255     1.208    
    RAMB18_X4Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.504    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.129ns (12.515%)  route 0.902ns (87.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.662     0.664    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y219        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y219        FDCE (Prop_fdce_C_Q)         0.100     0.764 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][16]/Q
                         net (fo=1, routed)           0.297     1.061    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0]_121[16]
    SLICE_X16Y219        LUT3 (Prop_lut3_I1_O)        0.029     1.090 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_18/O
                         net (fo=6, routed)           0.605     1.695    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.911     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.990    
                         clock uncertainty            0.255     1.245    
    RAMB18_X0Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.256     1.501    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.128ns (12.735%)  route 0.877ns (87.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.700     0.702    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X71Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y250        FDCE (Prop_fdce_C_Q)         0.100     0.802 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/Q
                         net (fo=1, routed)           0.253     1.055    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_38[18]
    SLICE_X69Y250        LUT3 (Prop_lut3_I0_O)        0.028     1.083 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[25].bank_1024_gen.tcdm_bank_i_i_16/O
                         net (fo=6, routed)           0.624     1.707    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.883     0.885    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.962    
                         clock uncertainty            0.255     1.217    
    RAMB18_X3Y97         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.513    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.266ns (4.016%)  route 6.357ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 13.863 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       3.487     8.186    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/rstn_sync_i
    SLICE_X54Y261        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.361    13.863    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X54Y261        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[0]/C
                         clock pessimism             -0.143    13.720    
                         clock uncertainty           -0.269    13.451    
    SLICE_X54Y261        FDRE (Setup_fdre_C_R)       -0.281    13.170    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[0]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.266ns (4.016%)  route 6.357ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 13.863 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       3.487     8.186    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/rstn_sync_i
    SLICE_X54Y261        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.361    13.863    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X54Y261        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/C
                         clock pessimism             -0.143    13.720    
                         clock uncertainty           -0.269    13.451    
    SLICE_X54Y261        FDRE (Setup_fdre_C_R)       -0.281    13.170    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.266ns (4.032%)  route 6.332ns (95.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 13.864 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       3.462     8.161    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/rstn_sync_i
    SLICE_X53Y262        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.362    13.864    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/clk_wmem_i_IBUF_BUFG
    SLICE_X53Y262        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[0]/C
                         clock pessimism             -0.143    13.721    
                         clock uncertainty           -0.269    13.452    
    SLICE_X53Y262        FDRE (Setup_fdre_C_R)       -0.304    13.148    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.266ns (4.032%)  route 6.332ns (95.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 13.864 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       3.462     8.161    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/rstn_sync_i
    SLICE_X53Y262        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.362    13.864    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/clk_wmem_i_IBUF_BUFG
    SLICE_X53Y262        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[16]/C
                         clock pessimism             -0.143    13.721    
                         clock uncertainty           -0.269    13.452    
    SLICE_X53Y262        FDRE (Setup_fdre_C_R)       -0.304    13.148    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_rdata_from_dma0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.266ns (4.050%)  route 6.302ns (95.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 13.863 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       3.432     8.131    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/rstn_sync_i
    SLICE_X54Y263        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.361    13.863    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X54Y263        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/C
                         clock pessimism             -0.143    13.720    
                         clock uncertainty           -0.269    13.451    
    SLICE_X54Y263        FDRE (Setup_fdre_C_R)       -0.281    13.170    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.266ns (4.535%)  route 5.599ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 13.848 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       2.729     7.428    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.346    13.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[16]/C
                         clock pessimism             -0.143    13.705    
                         clock uncertainty           -0.269    13.436    
    SLICE_X69Y281        FDRE (Setup_fdre_C_R)       -0.304    13.132    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.266ns (4.535%)  route 5.599ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 13.848 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       2.729     7.428    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.346    13.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[17]/C
                         clock pessimism             -0.143    13.705    
                         clock uncertainty           -0.269    13.436    
    SLICE_X69Y281        FDRE (Setup_fdre_C_R)       -0.304    13.132    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.266ns (4.535%)  route 5.599ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 13.848 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       2.729     7.428    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.346    13.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[3]/C
                         clock pessimism             -0.143    13.705    
                         clock uncertainty           -0.269    13.436    
    SLICE_X69Y281        FDRE (Setup_fdre_C_R)       -0.304    13.132    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.266ns (4.535%)  route 5.599ns (95.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 13.848 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       2.729     7.428    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.346    13.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X69Y281        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[4]/C
                         clock pessimism             -0.143    13.705    
                         clock uncertainty           -0.269    13.436    
    SLICE_X69Y281        FDRE (Setup_fdre_C_R)       -0.304    13.132    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.266ns (4.534%)  route 5.600ns (95.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       2.730     7.429    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i
    SLICE_X68Y283        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y283        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[13]/C
                         clock pessimism             -0.143    13.707    
                         clock uncertainty           -0.269    13.438    
    SLICE_X68Y283        FDRE (Setup_fdre_C_R)       -0.304    13.134    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  5.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.118ns (15.636%)  route 0.637ns (84.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X70Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDCE (Prop_fdce_C_Q)         0.118     0.818 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/Q
                         net (fo=15, routed)          0.637     1.455    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][5]
    SLICE_X71Y288        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X71Y288        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X71Y288        FDCE (Hold_fdce_C_D)         0.036     1.327    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.118ns (15.380%)  route 0.649ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X70Y292        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDPE (Prop_fdpe_C_Q)         0.118     0.818 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[2]/Q
                         net (fo=19, routed)          0.649     1.467    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][2]
    SLICE_X68Y288        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y288        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[2]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X68Y288        FDPE (Hold_fdpe_C_D)         0.039     1.330    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.100ns (12.877%)  route 0.677ns (87.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.706     0.708    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X105Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y297       FDCE (Prop_fdce_C_Q)         0.100     0.808 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[5]/Q
                         net (fo=15, routed)          0.677     1.485    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/state_reg[7][5]
    SLICE_X105Y295       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.951     0.953    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X105Y295       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.030    
                         clock uncertainty            0.269     1.299    
    SLICE_X105Y295       FDCE (Hold_fdce_C_D)         0.039     1.338    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.156ns (18.934%)  route 0.668ns (81.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/clk_soc_i_IBUF_BUFG
    SLICE_X108Y301       FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y301       FDPE (Prop_fdpe_C_Q)         0.100     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state_reg[0]/Q
                         net (fo=11, routed)          0.261     1.151    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]_0[0]
    SLICE_X108Y300       LUT6 (Prop_lut6_I2_O)        0.028     1.179 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/d_middle[0]_i_2__0/O
                         net (fo=1, routed)           0.407     1.586    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/d_middle[0]_i_2__0_n_0
    SLICE_X108Y300       LUT5 (Prop_lut5_I0_O)        0.028     1.614 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/d_middle[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.614    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/full_dn
    SLICE_X108Y300       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.054     1.056    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X108Y300       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.133    
                         clock uncertainty            0.269     1.402    
    SLICE_X108Y300       FDCE (Hold_fdce_C_D)         0.060     1.462    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.118ns (14.851%)  route 0.677ns (85.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X70Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y292        FDCE (Prop_fdce_C_Q)         0.118     0.818 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[6]/Q
                         net (fo=13, routed)          0.677     1.495    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][6]
    SLICE_X68Y289        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y289        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[6]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X68Y289        FDCE (Hold_fdce_C_D)         0.041     1.332    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.118ns (14.829%)  route 0.678ns (85.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X70Y291        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDPE (Prop_fdpe_C_Q)         0.118     0.818 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/Q
                         net (fo=17, routed)          0.678     1.496    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][3]
    SLICE_X71Y288        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X71Y288        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X71Y288        FDPE (Hold_fdpe_C_D)         0.039     1.330    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.128ns (14.725%)  route 0.741ns (85.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.771     0.773    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/clk_soc_i_IBUF_BUFG
    SLICE_X76Y313        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y313        FDCE (Prop_fdce_C_Q)         0.100     0.873 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/Q
                         net (fo=13, routed)          0.741     1.614    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state[3]
    SLICE_X74Y313        LUT6 (Prop_lut6_I3_O)        0.028     1.642 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/d_middle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.642    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/full_dn
    SLICE_X74Y313        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.038     1.040    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X74Y313        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.117    
                         clock uncertainty            0.269     1.386    
    SLICE_X74Y313        FDCE (Hold_fdce_C_D)         0.087     1.473    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.178ns (22.377%)  route 0.617ns (77.623%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.704     0.706    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X104Y292       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y292       FDCE (Prop_fdce_C_Q)         0.100     0.806 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][14]/Q
                         net (fo=1, routed)           0.238     1.044    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg_n_0_[1][14]
    SLICE_X104Y291       LUT6 (Prop_lut6_I1_O)        0.028     1.072 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][14]_i_2__0/O
                         net (fo=1, routed)           0.000     1.072    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][14]_i_2__0_n_0
    SLICE_X104Y291       MUXF7 (Prop_muxf7_I0_O)      0.050     1.122 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer_reg[0][14]_i_1/O
                         net (fo=2, routed)           0.379     1.501    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/data_reg[0][72][13]
    SLICE_X98Y291        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.948     0.950    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X98Y291        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][14]/C
                         clock pessimism              0.077     1.027    
                         clock uncertainty            0.269     1.296    
    SLICE_X98Y291        FDCE (Hold_fdce_C_D)         0.019     1.315    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.100ns (12.217%)  route 0.719ns (87.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.694     0.696    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X83Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y298        FDCE (Prop_fdce_C_Q)         0.100     0.796 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[7]/Q
                         net (fo=18, routed)          0.719     1.515    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/state_reg[7][7]
    SLICE_X87Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.937     0.939    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X87Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[7]/C
                         clock pessimism              0.077     1.016    
                         clock uncertainty            0.269     1.285    
    SLICE_X87Y298        FDCE (Hold_fdce_C_D)         0.040     1.325    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.118ns (14.397%)  route 0.702ns (85.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.706     0.708    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X102Y297       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y297       FDCE (Prop_fdce_C_Q)         0.118     0.826 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[4]/Q
                         net (fo=17, routed)          0.702     1.528    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/state_reg[7][4]
    SLICE_X106Y295       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.953     0.955    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X106Y295       FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[4]/C
                         clock pessimism              0.077     1.032    
                         clock uncertainty            0.269     1.301    
    SLICE_X106Y295       FDCE (Hold_fdce_C_D)         0.037     1.338    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 0.773ns (10.021%)  route 6.941ns (89.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 13.772 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.704     9.099    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X5Y94         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.270    13.772    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y94         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.629    
                         clock uncertainty           -0.255    13.374    
    RAMB18_X5Y94         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.958    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[44].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.773ns (10.222%)  route 6.789ns (89.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.552     8.947    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.255    13.757    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y96         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.614    
                         clock uncertainty           -0.255    13.359    
    RAMB18_X4Y96         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.943    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[26].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.773ns (10.222%)  route 6.789ns (89.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.552     8.947    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.255    13.757    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y97         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.614    
                         clock uncertainty           -0.255    13.359    
    RAMB18_X4Y97         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.943    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[43].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.773ns (10.222%)  route 6.789ns (89.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 13.759 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.552     8.947    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.257    13.759    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.616    
                         clock uncertainty           -0.255    13.361    
    RAMB18_X4Y80         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.945    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 0.773ns (10.222%)  route 6.789ns (89.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 13.759 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.552     8.947    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y81         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.257    13.759    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y81         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.616    
                         clock uncertainty           -0.255    13.361    
    RAMB18_X4Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.945    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.773ns (10.377%)  route 6.676ns (89.623%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 13.767 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.439     8.834    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X5Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.265    13.767    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.624    
                         clock uncertainty           -0.255    13.369    
    RAMB18_X5Y93         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[38].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 0.773ns (10.377%)  route 6.676ns (89.623%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 13.767 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.439     8.834    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X5Y92         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.265    13.767    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y92         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.624    
                         clock uncertainty           -0.255    13.369    
    RAMB18_X5Y92         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.953    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[47].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.773ns (10.593%)  route 6.524ns (89.407%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 13.755 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.287     8.682    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y95         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.253    13.755    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y95         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.612    
                         clock uncertainty           -0.255    13.357    
    RAMB18_X4Y95         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.941    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[31].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.773ns (10.593%)  route 6.524ns (89.407%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.287     8.682    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y83         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.256    13.758    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y83         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.615    
                         clock uncertainty           -0.255    13.360    
    RAMB18_X4Y83         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.944    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.773ns (10.593%)  route 6.524ns (89.407%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.383     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y229        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y229        FDCE (Prop_fdce_C_Q)         0.259     1.644 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/running_context_reg[0]_rep__0/Q
                         net (fo=150, routed)         2.014     3.658    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_context_reg[0]_rep__0
    SLICE_X44Y225        LUT4 (Prop_lut4_I0_O)        0.043     3.701 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_8_n_0
    SLICE_X44Y225        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     3.810 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_1/O[1]
                         net (fo=2, routed)           0.465     4.275    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/MemContent_int_reg[0][63]_2[1]
    SLICE_X41Y222        LUT4 (Prop_lut4_I3_O)        0.123     4.398 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.398    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][9][2]
    SLICE_X41Y222        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     4.515 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__1/O[2]
                         net (fo=1, routed)           0.757     5.273    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[9]
    SLICE_X40Y212        LUT4 (Prop_lut4_I2_O)        0.122     5.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          3.287     8.682    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X4Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.256    13.758    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.615    
                         clock uncertainty           -0.255    13.360    
    RAMB18_X4Y82         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    12.944    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.267ns (24.565%)  route 0.820ns (75.435%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X42Y226        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y226        FDCE (Prop_fdce_C_Q)         0.118     0.739 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/Q
                         net (fo=3, routed)           0.198     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[8]
    SLICE_X41Y226        LUT2 (Prop_lut2_I0_O)        0.028     0.965 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_54/O
                         net (fo=1, routed)           0.000     0.965    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_54_n_0
    SLICE_X41Y226        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.020 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_47/O[0]
                         net (fo=1, routed)           0.207     1.227    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[8]
    SLICE_X42Y226        LUT4 (Prop_lut4_I0_O)        0.066     1.293 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_33/O
                         net (fo=48, routed)          0.415     1.708    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.868     0.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.947    
                         clock uncertainty            0.255     1.202    
    RAMB18_X3Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.249ns (22.600%)  route 0.853ns (77.400%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y225        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/Q
                         net (fo=3, routed)           0.256     0.977    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[4]
    SLICE_X41Y225        LUT2 (Prop_lut2_I0_O)        0.028     1.005 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58/O
                         net (fo=1, routed)           0.000     1.005    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.060 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_48/O[0]
                         net (fo=1, routed)           0.192     1.252    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[4]
    SLICE_X42Y225        LUT4 (Prop_lut4_I0_O)        0.066     1.318 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_37/O
                         net (fo=48, routed)          0.404     1.723    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.868     0.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.947    
                         clock uncertainty            0.255     1.202    
    RAMB18_X3Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.267ns (24.045%)  route 0.843ns (75.955%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X42Y226        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y226        FDCE (Prop_fdce_C_Q)         0.118     0.739 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[8]/Q
                         net (fo=3, routed)           0.198     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[8]
    SLICE_X41Y226        LUT2 (Prop_lut2_I0_O)        0.028     0.965 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_54/O
                         net (fo=1, routed)           0.000     0.965    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_54_n_0
    SLICE_X41Y226        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.020 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_47/O[0]
                         net (fo=1, routed)           0.207     1.227    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[8]
    SLICE_X42Y226        LUT4 (Prop_lut4_I0_O)        0.066     1.293 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_33/O
                         net (fo=48, routed)          0.438     1.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X2Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.873     0.875    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.952    
                         clock uncertainty            0.255     1.207    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.390    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.243ns (21.653%)  route 0.879ns (78.348%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.620     0.622    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X41Y227        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y227        FDCE (Prop_fdce_C_Q)         0.100     0.722 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[9]/Q
                         net (fo=3, routed)           0.202     0.924    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[9]
    SLICE_X41Y226        LUT2 (Prop_lut2_I0_O)        0.028     0.952 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_53/O
                         net (fo=1, routed)           0.000     0.952    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_53_n_0
    SLICE_X41Y226        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.001 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_47/O[1]
                         net (fo=1, routed)           0.231     1.232    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[9]
    SLICE_X42Y224        LUT4 (Prop_lut4_I0_O)        0.066     1.298 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_32/O
                         net (fo=48, routed)          0.447     1.744    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X2Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.873     0.875    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.952    
                         clock uncertainty            0.255     1.207    
    RAMB18_X2Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.390    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.271ns (23.777%)  route 0.869ns (76.223%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y225        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[6]/Q
                         net (fo=3, routed)           0.196     0.917    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[6]
    SLICE_X41Y225        LUT2 (Prop_lut2_I0_O)        0.028     0.945 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_56/O
                         net (fo=1, routed)           0.000     0.945    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_56_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     1.020 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_48/O[3]
                         net (fo=1, routed)           0.230     1.250    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[7]
    SLICE_X42Y225        LUT4 (Prop_lut4_I0_O)        0.068     1.318 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_34/O
                         net (fo=48, routed)          0.443     1.761    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.868     0.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.947    
                         clock uncertainty            0.255     1.202    
    RAMB18_X3Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.333ns (28.915%)  route 0.819ns (71.085%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.622     0.624    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X41Y220        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDCE (Prop_fdce_C_Q)         0.100     0.724 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/Q
                         net (fo=2, routed)           0.161     0.885    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24]__0[1]
    SLICE_X41Y220        LUT4 (Prop_lut4_I1_O)        0.028     0.913 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry_i_2/O
                         net (fo=1, routed)           0.000     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/S[2]
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.998 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     0.998    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.051 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__0/O[2]
                         net (fo=1, routed)           0.187     1.238    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[5]
    SLICE_X40Y221        LUT4 (Prop_lut4_I2_O)        0.067     1.305 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_35/O
                         net (fo=48, routed)          0.471     1.776    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.868     0.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y90         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.947    
                         clock uncertainty            0.255     1.202    
    RAMB18_X3Y90         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.385    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[27].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.333ns (28.530%)  route 0.834ns (71.469%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.622     0.624    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X41Y220        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDCE (Prop_fdce_C_Q)         0.100     0.724 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][1]/Q
                         net (fo=2, routed)           0.161     0.885    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24]__0[1]
    SLICE_X41Y220        LUT4 (Prop_lut4_I1_O)        0.028     0.913 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/bias_addr_carry_i_2/O
                         net (fo=1, routed)           0.000     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/S[2]
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.998 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     0.998    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.051 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/bias_addr_carry__0/O[2]
                         net (fo=1, routed)           0.187     1.238    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/bias_addr[5]
    SLICE_X40Y221        LUT4 (Prop_lut4_I2_O)        0.067     1.305 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_35/O
                         net (fo=48, routed)          0.486     1.791    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.876     0.878    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.955    
                         clock uncertainty            0.255     1.210    
    RAMB18_X2Y88         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.393    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.249ns (21.199%)  route 0.926ns (78.801%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y225        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/Q
                         net (fo=3, routed)           0.256     0.977    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[4]
    SLICE_X41Y225        LUT2 (Prop_lut2_I0_O)        0.028     1.005 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58/O
                         net (fo=1, routed)           0.000     1.005    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.060 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_48/O[0]
                         net (fo=1, routed)           0.192     1.252    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[4]
    SLICE_X42Y225        LUT4 (Prop_lut4_I0_O)        0.066     1.318 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_37/O
                         net (fo=48, routed)          0.477     1.796    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y92         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.879     0.881    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y92         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.958    
                         clock uncertainty            0.255     1.213    
    RAMB18_X2Y92         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.396    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[29].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.249ns (21.199%)  route 0.926ns (78.801%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y225        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/Q
                         net (fo=3, routed)           0.256     0.977    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[4]
    SLICE_X41Y225        LUT2 (Prop_lut2_I0_O)        0.028     1.005 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58/O
                         net (fo=1, routed)           0.000     1.005    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.060 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_48/O[0]
                         net (fo=1, routed)           0.192     1.252    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[4]
    SLICE_X42Y225        LUT4 (Prop_lut4_I0_O)        0.066     1.318 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_37/O
                         net (fo=48, routed)          0.477     1.796    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.879     0.881    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y93         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.958    
                         clock uncertainty            0.255     1.213    
    RAMB18_X2Y93         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.396    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.249ns (21.199%)  route 0.926ns (78.801%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.619     0.621    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y225        FDCE (Prop_fdce_C_Q)         0.100     0.721 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[4]/Q
                         net (fo=3, routed)           0.256     0.977    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_1[4]
    SLICE_X41Y225        LUT2 (Prop_lut2_I0_O)        0.028     1.005 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58/O
                         net (fo=1, routed)           0.000     1.005    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.060 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_48/O[0]
                         net (fo=1, routed)           0.192     1.252    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ker_addr[4]
    SLICE_X42Y225        LUT4 (Prop_lut4_I0_O)        0.066     1.318 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_37/O
                         net (fo=48, routed)          0.477     1.796    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.876     0.878    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.955    
                         clock uncertainty            0.255     1.210    
    RAMB18_X2Y88         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.393    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.403    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.208ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 0.266ns (2.963%)  route 8.712ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 26.097 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.842    10.541    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X37Y176        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.095    26.097    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y176        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][27]/C
                         clock pessimism              0.013    26.110    
                         clock uncertainty           -0.149    25.961    
    SLICE_X37Y176        FDCE (Recov_fdce_C_CLR)     -0.212    25.749    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][27]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 15.208    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.266ns (2.963%)  route 8.713ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.843    10.542    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X37Y181        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.100    26.102    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y181        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/C
                         clock pessimism              0.013    26.115    
                         clock uncertainty           -0.149    25.966    
    SLICE_X37Y181        FDCE (Recov_fdce_C_CLR)     -0.212    25.754    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.266ns (2.963%)  route 8.713ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.843    10.542    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X37Y181        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.100    26.102    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y181        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][13]/C
                         clock pessimism              0.013    26.115    
                         clock uncertainty           -0.149    25.966    
    SLICE_X37Y181        FDCE (Recov_fdce_C_CLR)     -0.212    25.754    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][13]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.266ns (2.963%)  route 8.713ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.843    10.542    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X37Y181        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.100    26.102    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y181        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/C
                         clock pessimism              0.013    26.115    
                         clock uncertainty           -0.149    25.966    
    SLICE_X37Y181        FDCE (Recov_fdce_C_CLR)     -0.212    25.754    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][1]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.266ns (2.963%)  route 8.713ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.843    10.542    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X37Y181        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.100    26.102    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y181        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/C
                         clock pessimism              0.013    26.115    
                         clock uncertainty           -0.149    25.966    
    SLICE_X37Y181        FDCE (Recov_fdce_C_CLR)     -0.212    25.754    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][27]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.212ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 0.266ns (2.963%)  route 8.713ns (97.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 26.102 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.843    10.542    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X37Y181        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.100    26.102    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X37Y181        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/C
                         clock pessimism              0.013    26.115    
                         clock uncertainty           -0.149    25.966    
    SLICE_X37Y181        FDCE (Recov_fdce_C_CLR)     -0.212    25.754    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][9]
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 15.212    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.266ns (2.978%)  route 8.667ns (97.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 26.107 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.798    10.496    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X39Y186        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.105    26.107    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X39Y186        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][0]/C
                         clock pessimism              0.013    26.120    
                         clock uncertainty           -0.149    25.971    
    SLICE_X39Y186        FDCE (Recov_fdce_C_CLR)     -0.212    25.759    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.759    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.299ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 0.266ns (2.989%)  route 8.633ns (97.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.763    10.462    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X39Y190        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X39Y190        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X39Y190        FDCE (Recov_fdce_C_CLR)     -0.212    25.761    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                 15.299    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][25]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 0.266ns (2.995%)  route 8.615ns (97.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 26.103 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.745    10.444    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X40Y183        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.101    26.103    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X40Y183        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][25]/C
                         clock pessimism              0.013    26.116    
                         clock uncertainty           -0.149    25.967    
    SLICE_X40Y183        FDCE (Recov_fdce_C_CLR)     -0.212    25.755    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][25]
  -------------------------------------------------------------------
                         required time                         25.755    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 0.266ns (2.996%)  route 8.613ns (97.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 26.103 - 25.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.743    10.442    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X41Y183        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.101    26.103    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X41Y183        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/C
                         clock pessimism              0.013    26.116    
                         clock uncertainty           -0.149    25.967    
    SLICE_X41Y183        FDCE (Recov_fdce_C_CLR)     -0.212    25.755    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]
  -------------------------------------------------------------------
                         required time                         25.755    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 15.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.771%)  route 0.097ns (49.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.727     0.729    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y267        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y267        FDPE (Prop_fdpe_C_Q)         0.100     0.829 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.097     0.926    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y268        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.971     0.973    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y268        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.233     0.740    
    SLICE_X30Y268        FDPE (Remov_fdpe_C_PRE)     -0.052     0.688    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.857%)  route 0.105ns (51.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.105     0.908    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X69Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X69Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X69Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.361%)  route 0.107ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.107     0.910    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X68Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X68Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X68Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.361%)  route 0.107ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.107     0.910    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X68Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X68Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X68Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.361%)  route 0.107ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.701     0.703    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y293        FDPE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y293        FDPE (Prop_fdpe_C_Q)         0.100     0.803 f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.107     0.910    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X68Y293        FDCE                                         f  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.945     0.947    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X68Y293        FDCE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X68Y293        FDCE (Remov_fdce_C_CLR)     -0.069     0.665    base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 0.266ns (2.583%)  route 10.031ns (97.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 13.678 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.161    11.860    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y136        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.176    13.678    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y136        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][1]/C
                         clock pessimism             -0.143    13.535    
                         clock uncertainty           -0.269    13.266    
    SLICE_X27Y136        FDCE (Recov_fdce_C_CLR)     -0.212    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][1]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 0.266ns (2.588%)  route 10.011ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 13.675 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.141    11.840    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X28Y134        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.173    13.675    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][1]/C
                         clock pessimism             -0.143    13.532    
                         clock uncertainty           -0.269    13.263    
    SLICE_X28Y134        FDCE (Recov_fdce_C_CLR)     -0.212    13.051    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][1]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 0.266ns (2.589%)  route 10.008ns (97.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 13.682 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.138    11.837    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y149        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.180    13.682    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y149        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/C
                         clock pessimism             -0.143    13.539    
                         clock uncertainty           -0.269    13.270    
    SLICE_X27Y149        FDCE (Recov_fdce_C_CLR)     -0.212    13.058    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 0.266ns (2.605%)  route 9.946ns (97.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 13.678 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.076    11.775    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y137        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.176    13.678    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y137        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][0]/C
                         clock pessimism             -0.143    13.535    
                         clock uncertainty           -0.269    13.266    
    SLICE_X27Y137        FDCE (Recov_fdce_C_CLR)     -0.212    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][0]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 0.266ns (2.605%)  route 9.946ns (97.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 13.678 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.076    11.775    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y137        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.176    13.678    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y137        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][2]/C
                         clock pessimism             -0.143    13.535    
                         clock uncertainty           -0.269    13.266    
    SLICE_X27Y137        FDCE (Recov_fdce_C_CLR)     -0.212    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][2][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.187ns  (logic 0.266ns (2.611%)  route 9.921ns (97.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.177ns = ( 13.677 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.051    11.750    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X29Y136        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.175    13.677    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X29Y136        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][2][1]/C
                         clock pessimism             -0.143    13.534    
                         clock uncertainty           -0.269    13.265    
    SLICE_X29Y136        FDCE (Recov_fdce_C_CLR)     -0.212    13.053    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][2][1]
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 0.266ns (2.615%)  route 9.907ns (97.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 13.666 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.038    11.736    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y151        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.164    13.666    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y151        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/C
                         clock pessimism             -0.143    13.523    
                         clock uncertainty           -0.269    13.254    
    SLICE_X27Y151        FDCE (Recov_fdce_C_CLR)     -0.212    13.042    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 0.266ns (2.598%)  route 9.973ns (97.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 13.674 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.103    11.802    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X30Y133        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.172    13.674    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X30Y133        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][2]/C
                         clock pessimism             -0.143    13.531    
                         clock uncertainty           -0.269    13.262    
    SLICE_X30Y133        FDCE (Recov_fdce_C_CLR)     -0.154    13.108    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[2].index_del_reg[2][3][2]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 0.266ns (2.611%)  route 9.923ns (97.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 13.682 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.053    11.752    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y148        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.180    13.682    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y148        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/C
                         clock pessimism             -0.143    13.539    
                         clock uncertainty           -0.269    13.270    
    SLICE_X27Y148        FDCE (Recov_fdce_C_CLR)     -0.212    13.058    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 0.266ns (2.611%)  route 9.923ns (97.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 13.682 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       7.053    11.752    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X27Y148        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        1.180    13.682    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X27Y148        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/C
                         clock pessimism             -0.143    13.539    
                         clock uncertainty           -0.269    13.270    
    SLICE_X27Y148        FDCE (Recov_fdce_C_CLR)     -0.212    13.058    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.204ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.128ns (4.725%)  route 2.581ns (95.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       0.990     3.418    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X88Y298        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y298        FDCE (Remov_fdce_C_CLR)     -0.069     1.214    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.128ns (4.725%)  route 2.581ns (95.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       0.990     3.418    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X88Y298        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X88Y298        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X88Y298        FDCE (Remov_fdce_C_CLR)     -0.069     1.214    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.587ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.128ns (4.149%)  route 2.957ns (95.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.366     3.794    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X89Y284        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.928     0.930    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X89Y284        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/C
                         clock pessimism              0.077     1.007    
                         clock uncertainty            0.269     1.276    
    SLICE_X89Y284        FDCE (Remov_fdce_C_CLR)     -0.069     1.207    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.669ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][10]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.128ns (3.997%)  route 3.074ns (96.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.483     3.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X94Y255        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.944     0.946    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X94Y255        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][10]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.269     1.292    
    SLICE_X94Y255        FDCE (Remov_fdce_C_CLR)     -0.050     1.242    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][10]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][6]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.128ns (3.933%)  route 3.126ns (96.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.535     3.963    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X96Y250        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.947     0.949    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X96Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][6]/C
                         clock pessimism              0.077     1.026    
                         clock uncertainty            0.269     1.295    
    SLICE_X96Y250        FDCE (Remov_fdce_C_CLR)     -0.050     1.245    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.722ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][10]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.128ns (3.930%)  route 3.129ns (96.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.539     3.966    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X96Y254        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.946     0.948    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X96Y254        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][10]/C
                         clock pessimism              0.077     1.025    
                         clock uncertainty            0.269     1.294    
    SLICE_X96Y254        FDCE (Remov_fdce_C_CLR)     -0.050     1.244    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][10]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.741ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][15]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.128ns (3.918%)  route 3.139ns (96.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.548     3.976    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X90Y252        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.936     0.938    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][15]/C
                         clock pessimism              0.077     1.015    
                         clock uncertainty            0.269     1.284    
    SLICE_X90Y252        FDCE (Remov_fdce_C_CLR)     -0.050     1.234    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][15]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.128ns (3.914%)  route 3.142ns (96.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.551     3.979    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X90Y254        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y254        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X90Y254        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][14]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.128ns (3.914%)  route 3.142ns (96.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.551     3.979    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X90Y254        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y254        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][14]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X90Y254        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][14]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.746ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][15]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.128ns (3.914%)  route 3.142ns (96.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         1.591     2.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       1.551     3.979    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X90Y254        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4930, routed)        0.935     0.937    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X90Y254        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][15]/C
                         clock pessimism              0.077     1.014    
                         clock uncertainty            0.269     1.283    
    SLICE_X90Y254        FDCE (Remov_fdce_C_CLR)     -0.050     1.233    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][15]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  2.746    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.266ns (3.067%)  route 8.406ns (96.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.791 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.536    10.235    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X15Y221        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.289    13.791    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]/C
                         clock pessimism             -0.143    13.648    
                         clock uncertainty           -0.269    13.379    
    SLICE_X15Y221        FDCE (Recov_fdce_C_CLR)     -0.212    13.167    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][18]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.266ns (3.067%)  route 8.406ns (96.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.791 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.536    10.235    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X15Y221        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.289    13.791    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/C
                         clock pessimism             -0.143    13.648    
                         clock uncertainty           -0.269    13.379    
    SLICE_X15Y221        FDCE (Recov_fdce_C_CLR)     -0.212    13.167    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.266ns (3.067%)  route 8.406ns (96.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.791 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.536    10.235    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X15Y221        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.289    13.791    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][24]/C
                         clock pessimism             -0.143    13.648    
                         clock uncertainty           -0.269    13.379    
    SLICE_X15Y221        FDCE (Recov_fdce_C_CLR)     -0.212    13.167    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][24]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][23]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.266ns (3.067%)  route 8.406ns (96.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.791 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.536    10.235    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X14Y221        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.289    13.791    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X14Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][23]/C
                         clock pessimism             -0.143    13.648    
                         clock uncertainty           -0.269    13.379    
    SLICE_X14Y221        FDCE (Recov_fdce_C_CLR)     -0.154    13.225    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][24]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.266ns (3.067%)  route 8.406ns (96.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 13.791 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.536    10.235    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X14Y221        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.289    13.791    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X14Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][24]/C
                         clock pessimism             -0.143    13.648    
                         clock uncertainty           -0.269    13.379    
    SLICE_X14Y221        FDCE (Recov_fdce_C_CLR)     -0.154    13.225    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.266ns (3.147%)  route 8.187ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.790 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.318    10.016    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X9Y222         FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.288    13.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X9Y222         FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/C
                         clock pessimism             -0.143    13.647    
                         clock uncertainty           -0.269    13.378    
    SLICE_X9Y222         FDCE (Recov_fdce_C_CLR)     -0.212    13.166    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][19]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.266ns (3.147%)  route 8.187ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.790 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.318    10.016    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X9Y222         FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.288    13.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X9Y222         FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/C
                         clock pessimism             -0.143    13.647    
                         clock uncertainty           -0.269    13.378    
    SLICE_X9Y222         FDCE (Recov_fdce_C_CLR)     -0.212    13.166    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.266ns (3.147%)  route 8.187ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.790 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.318    10.016    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X9Y222         FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.288    13.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X9Y222         FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]/C
                         clock pessimism             -0.143    13.647    
                         clock uncertainty           -0.269    13.378    
    SLICE_X9Y222         FDCE (Recov_fdce_C_CLR)     -0.212    13.166    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][21]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.266ns (3.147%)  route 8.187ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.790 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.318    10.016    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X9Y222         FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.288    13.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X9Y222         FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][22]/C
                         clock pessimism             -0.143    13.647    
                         clock uncertainty           -0.269    13.378    
    SLICE_X9Y222         FDCE (Recov_fdce_C_CLR)     -0.212    13.166    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][22]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 0.266ns (3.147%)  route 8.187ns (96.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 13.790 - 12.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       1.561     1.563    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.223     1.786 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         2.870     4.656    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X120Y312       LUT1 (Prop_lut1_I0_O)        0.043     4.699 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_2/O
                         net (fo=20399, routed)       5.318    10.016    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/rstn_sync_i
    SLICE_X9Y222         FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.288    13.790    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X9Y222         FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][27]/C
                         clock pessimism             -0.143    13.647    
                         clock uncertainty           -0.269    13.378    
    SLICE_X9Y222         FDCE (Recov_fdce_C_CLR)     -0.212    13.166    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][27]
  -------------------------------------------------------------------
                         required time                         13.166    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.133ns (7.459%)  route 1.650ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.708     2.492    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y278        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.968     0.970    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y278        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.077     1.047    
                         clock uncertainty            0.269     1.316    
    SLICE_X31Y278        FDPE (Remov_fdpe_C_PRE)     -0.113     1.203    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.133ns (6.877%)  route 1.801ns (93.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.859     2.643    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y283        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.973     0.975    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y283        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.077     1.052    
                         clock uncertainty            0.269     1.321    
    SLICE_X31Y283        FDPE (Remov_fdpe_C_PRE)     -0.113     1.208    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.133ns (6.877%)  route 1.801ns (93.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15574, routed)       0.707     0.709    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y283        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y283        FDRE (Prop_fdre_C_Q)         0.100     0.809 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=159, routed)         0.942     1.751    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y275        LUT1 (Prop_lut1_I0_O)        0.033     1.784 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.859     2.643    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y283        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.973     0.975    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y283        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.077     1.052    
                         clock uncertainty            0.269     1.321    
    SLICE_X31Y283        FDPE (Remov_fdpe_C_PRE)     -0.113     1.208    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.526%)  route 0.945ns (72.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.468     1.470    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y242        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.236     1.706 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.176    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y242        LUT2 (Prop_lut2_I1_O)        0.123     2.299 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.475     2.774    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X21Y242        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.297    13.799    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.123    13.922    
                         clock uncertainty           -0.135    13.787    
    SLICE_X21Y242        FDPE (Recov_fdpe_C_PRE)     -0.178    13.609    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.526%)  route 0.945ns (72.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.468     1.470    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y242        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.236     1.706 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.176    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y242        LUT2 (Prop_lut2_I1_O)        0.123     2.299 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.475     2.774    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X21Y242        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.297    13.799    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.123    13.922    
                         clock uncertainty           -0.135    13.787    
    SLICE_X21Y242        FDPE (Recov_fdpe_C_PRE)     -0.178    13.609    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.359ns (27.526%)  route 0.945ns (72.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.468     1.470    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y242        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.236     1.706 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.176    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y242        LUT2 (Prop_lut2_I1_O)        0.123     2.299 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.475     2.774    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X21Y242        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.297    13.799    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.123    13.922    
                         clock uncertainty           -0.135    13.787    
    SLICE_X21Y242        FDPE (Recov_fdpe_C_PRE)     -0.178    13.609    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             10.848ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.359ns (27.501%)  route 0.946ns (72.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.601     1.603    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X26Y252        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_fdre_C_Q)         0.236     1.839 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y252        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     2.908    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X26Y254        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X26Y254        FDPE (Recov_fdpe_C_PRE)     -0.187    13.756    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 10.848    

Slack (MET) :             10.848ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.359ns (27.501%)  route 0.946ns (72.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.601     1.603    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X26Y252        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_fdre_C_Q)         0.236     1.839 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y252        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     2.908    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X26Y254        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X26Y254        FDPE (Recov_fdpe_C_PRE)     -0.187    13.756    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 10.848    

Slack (MET) :             10.848ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.359ns (27.501%)  route 0.946ns (72.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.601     1.603    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X26Y252        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_fdre_C_Q)         0.236     1.839 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.470     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y252        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     2.908    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X26Y254        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X26Y254        FDPE (Recov_fdpe_C_PRE)     -0.187    13.756    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 10.848    

Slack (MET) :             10.863ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.359ns (28.326%)  route 0.908ns (71.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 13.856 - 12.500 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.555     1.557    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y278        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y278        FDRE (Prop_fdre_C_Q)         0.236     1.793 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.515     2.308    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y278        LUT2 (Prop_lut2_I1_O)        0.123     2.431 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.824    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X32Y274        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.354    13.856    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y274        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.153    14.009    
                         clock uncertainty           -0.135    13.874    
    SLICE_X32Y274        FDPE (Recov_fdpe_C_PRE)     -0.187    13.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 10.863    

Slack (MET) :             10.863ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.359ns (28.326%)  route 0.908ns (71.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 13.856 - 12.500 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.555     1.557    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y278        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y278        FDRE (Prop_fdre_C_Q)         0.236     1.793 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.515     2.308    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y278        LUT2 (Prop_lut2_I1_O)        0.123     2.431 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.824    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X32Y274        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.354    13.856    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y274        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.153    14.009    
                         clock uncertainty           -0.135    13.874    
    SLICE_X32Y274        FDPE (Recov_fdpe_C_PRE)     -0.187    13.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 10.863    

Slack (MET) :             10.863ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.359ns (28.326%)  route 0.908ns (71.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 13.856 - 12.500 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.555     1.557    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X32Y278        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y278        FDRE (Prop_fdre_C_Q)         0.236     1.793 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.515     2.308    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y278        LUT2 (Prop_lut2_I1_O)        0.123     2.431 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.394     2.824    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X32Y274        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.354    13.856    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y274        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.153    14.009    
                         clock uncertainty           -0.135    13.874    
    SLICE_X32Y274        FDPE (Recov_fdpe_C_PRE)     -0.187    13.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 10.863    

Slack (MET) :             10.948ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.330ns (27.649%)  route 0.864ns (72.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 13.905 - 12.500 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.601     1.603    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X27Y250        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y250        FDRE (Prop_fdre_C_Q)         0.204     1.807 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.466     2.273    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X27Y250        LUT2 (Prop_lut2_I1_O)        0.126     2.399 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398     2.797    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X29Y250        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        1.403    13.905    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y250        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.153    14.058    
                         clock uncertainty           -0.135    13.923    
    SLICE_X29Y250        FDPE (Recov_fdpe_C_PRE)     -0.178    13.745    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 10.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.350%)  route 0.099ns (49.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.722     0.724    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y277        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y277        FDPE (Prop_fdpe_C_Q)         0.100     0.824 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.099     0.923    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X31Y277        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.967     0.969    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y277        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     0.736    
    SLICE_X31Y277        FDCE (Remov_fdce_C_CLR)     -0.069     0.667    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.978%)  route 0.101ns (46.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y254        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.101     0.952    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X26Y255        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y255        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.233     0.747    
    SLICE_X26Y255        FDPE (Remov_fdpe_C_PRE)     -0.052     0.695    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.978%)  route 0.101ns (46.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y254        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.101     0.952    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X26Y255        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y255        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.233     0.747    
    SLICE_X26Y255        FDPE (Remov_fdpe_C_PRE)     -0.052     0.695    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.978%)  route 0.101ns (46.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y254        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y254        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.101     0.952    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X26Y255        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y255        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.233     0.747    
    SLICE_X26Y255        FDPE (Remov_fdpe_C_PRE)     -0.052     0.695    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDCE (Remov_fdce_C_CLR)     -0.050     0.667    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDPE (Remov_fdpe_C_PRE)     -0.052     0.665    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDPE (Remov_fdpe_C_PRE)     -0.052     0.665    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDPE (Remov_fdpe_C_PRE)     -0.052     0.665    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDPE (Remov_fdpe_C_PRE)     -0.052     0.665    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.955%)  route 0.105ns (47.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.701     0.703    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y243         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.105     0.926    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y244         FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5064, routed)        0.929     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y244         FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.214     0.717    
    SLICE_X0Y244         FDPE (Remov_fdpe_C_PRE)     -0.052     0.665    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.261    





