{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547805728908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547805728939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 18 13:02:08 2019 " "Processing started: Fri Jan 18 13:02:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547805728939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805728939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off printer -c printer " "Command: quartus_map --read_settings_files=on --write_settings_files=off printer -c printer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805728939 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1547805730217 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1547805730217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547805739678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547805739678 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547805774475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:10 Progress: Loading quartus/soc_system.qsys " "2019.01.18.14:03:10 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805790653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:13 Progress: Reading input file " "2019.01.18.14:03:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805793505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:13 Progress: Adding ILC \[interrupt_latency_counter 18.1\] " "2019.01.18.14:03:13 Progress: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805793948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:14 Progress: Parameterizing module ILC " "2019.01.18.14:03:14 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805794574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:14 Progress: Adding button_pio \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:14 Progress: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805794574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:14 Progress: Parameterizing module button_pio " "2019.01.18.14:03:14 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805794856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:14 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.01.18.14:03:14 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805794856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module clk_0 " "2019.01.18.14:03:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:19 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module dipsw_pio " "2019.01.18.14:03:19 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding endstops \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:19 Progress: Adding endstops \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module endstops " "2019.01.18.14:03:19 Progress: Parameterizing module endstops" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\] " "2019.01.18.14:03:19 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module f2sdram_only_master " "2019.01.18.14:03:19 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding fans \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:19 Progress: Adding fans \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module fans " "2019.01.18.14:03:19 Progress: Parameterizing module fans" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding flags \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:19 Progress: Adding flags \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module flags " "2019.01.18.14:03:19 Progress: Parameterizing module flags" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\] " "2019.01.18.14:03:19 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module fpga_only_master " "2019.01.18.14:03:19 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding heaters \[altera_avalon_pio 18.1\] " "2019.01.18.14:03:19 Progress: Adding heaters \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Parameterizing module heaters " "2019.01.18.14:03:19 Progress: Parameterizing module heaters" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.18.14:03:19 Progress: Adding hps_0 \[altera_hps 18.1\] " "2019.01.18.14:03:19 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547805799361 ""}
