<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='441' ll='443' type='bool llvm::GCNSubtarget::useFlatForGlobal() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1386' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel11SelectMUBUFEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2349' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4034' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4085' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3295' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3332' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1225' u='c' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
