{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480304368092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480304368093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:39:26 2016 " "Processing started: Sun Nov 27 22:39:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480304368093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304368093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304368094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480304368573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480304368573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 5 5 " "Found 5 design units, including 5 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377937 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_counter " "Found entity 2: position_counter" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377937 ""} { "Info" "ISGN_ENTITY_NAME" "3 characterData " "Found entity 3: characterData" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377937 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift8bitena " "Found entity 4: shift8bitena" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377937 ""} { "Info" "ISGN_ENTITY_NAME" "5 mapping " "Found entity 5: mapping" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter_tb " "Found entity 1: instruction_splitter_tb" {  } { { "instruction_splitter_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/instruction_splitter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "sign_extender_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/sign_extender_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addresser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_addresser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addresser_tb " "Found entity 1: jump_addresser_tb" {  } { { "jump_addresser_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/jump_addresser_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_aluop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_aluop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_aluop_tb " "Found entity 1: encode_aluop_tb" {  } { { "encode_aluop_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/encode_aluop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_tb " "Found entity 1: processor_pipeline_tb" {  } { { "processor_pipeline_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic_tb " "Found entity 1: stall_logic_tb" {  } { { "stall_logic_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/stall_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flush_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_logic_tb " "Found entity 1: flush_logic_tb" {  } { { "flush_logic_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/flush_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_stall_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_stall_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_stall_tb " "Found entity 1: processor_pipeline_stall_tb" {  } { { "processor_pipeline_stall_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_stall_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_mem_tb " "Found entity 1: bypass_mem_tb" {  } { { "bypass_mem_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_wb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_wb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_wb_tb " "Found entity 1: bypass_wb_tb" {  } { { "bypass_wb_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_wb_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ternary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ternary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ternary_tb " "Found entity 1: ternary_tb" {  } { { "ternary_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/ternary_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 statusReg_tb " "Found entity 1: statusReg_tb" {  } { { "statusReg_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/statusReg_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero_tb " "Found entity 1: check_zero_tb" {  } { { "check_zero_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/check_zero_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_counter_tb " "Found entity 1: fsm_counter_tb" {  } { { "fsm_counter_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/fsm_counter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377979 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(753) " "Verilog HDL warning at processor_as577.v(753): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 753 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480304377982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480304377983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480304377983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1350) " "Verilog HDL warning at processor_as577.v(1350): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480304377984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1395) " "Verilog HDL warning at processor_as577.v(1395): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480304377984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1493) " "Verilog HDL warning at processor_as577.v(1493): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1493 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480304377985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577.v(1650) " "Verilog HDL Declaration information at processor_as577.v(1650): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1650 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480304377985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577.v(1650) " "Verilog HDL Declaration information at processor_as577.v(1650): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1650 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480304377985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_as577.v 61 61 " "Found 61 design units, including 61 entities, in source file processor_as577.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypass_ex " "Found entity 2: bypass_ex" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "3 bypass_mem " "Found entity 3: bypass_mem" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "4 flush_logic " "Found entity 4: flush_logic" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "5 is_not_zero " "Found entity 5: is_not_zero" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "6 stall_logic " "Found entity 6: stall_logic" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "7 equals_4bit " "Found entity 7: equals_4bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "8 stage_IF_ID " "Found entity 8: stage_IF_ID" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "9 stage_ID_EX " "Found entity 9: stage_ID_EX" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "10 stage_EX_MEM " "Found entity 10: stage_EX_MEM" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "11 stage_MEM_WB " "Found entity 11: stage_MEM_WB" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "12 assign_status " "Found entity 12: assign_status" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "13 jb_PC " "Found entity 13: jb_PC" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "14 is_zero27bits " "Found entity 14: is_zero27bits" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "15 assign_reg_write " "Found entity 15: assign_reg_write" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "16 assign_alu_operands " "Found entity 16: assign_alu_operands" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "17 assign_registers " "Found entity 17: assign_registers" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "18 control " "Found entity 18: control" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "19 opcode_decode " "Found entity 19: opcode_decode" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "20 encode_ALUop " "Found entity 20: encode_ALUop" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "21 jump_addresser " "Found entity 21: jump_addresser" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "22 sign_extender " "Found entity 22: sign_extender" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "23 instruction_splitter " "Found entity 23: instruction_splitter" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "24 as577_alu " "Found entity 24: as577_alu" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "25 tristate " "Found entity 25: tristate" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "26 decoder " "Found entity 26: decoder" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "27 cla " "Found entity 27: cla" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "28 lt " "Found entity 28: lt" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "29 ovf " "Found entity 29: ovf" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 882 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "30 cla8 " "Found entity 30: cla8" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "31 shift1bit " "Found entity 31: shift1bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "32 shift2bit " "Found entity 32: shift2bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1058 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "33 shift4bit " "Found entity 33: shift4bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "34 shift8bit " "Found entity 34: shift8bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "35 shift16bit " "Found entity 35: shift16bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "36 shiftXbits " "Found entity 36: shiftXbits" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux4_5bit " "Found entity 37: mux4_5bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux4_32bit " "Found entity 38: mux4_32bit" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "39 regfile_as577 " "Found entity 39: regfile_as577" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "40 register " "Found entity 40: register" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "41 register27 " "Found entity 41: register27" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "42 register5 " "Found entity 42: register5" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "43 multdiv_as577 " "Found entity 43: multdiv_as577" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "44 div " "Found entity 44: div" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "45 negate " "Found entity 45: negate" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "46 checkDivisionException " "Found entity 46: checkDivisionException" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "47 division_cycle " "Found entity 47: division_cycle" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "48 booth_mult " "Found entity 48: booth_mult" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "49 checkMultException " "Found entity 49: checkMultException" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "50 isCountZerobit6 " "Found entity 50: isCountZerobit6" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "51 isCount31bit6 " "Found entity 51: isCount31bit6" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "52 mux65 " "Found entity 52: mux65" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "53 mux32 " "Found entity 53: mux32" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "54 boothCycle " "Found entity 54: boothCycle" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "55 cla_mul " "Found entity 55: cla_mul" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "56 cla8simple " "Found entity 56: cla8simple" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "57 up_counter " "Found entity 57: up_counter" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "58 register65 " "Found entity 58: register65" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "59 register32 " "Found entity 59: register32" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "60 dffeveri " "Found entity 60: dffeveri" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""} { "Info" "ISGN_ENTITY_NAME" "61 shift1bit65 " "Found entity 61: shift1bit65" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1862 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift8bitena_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift8bitena_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift8bitena_tb " "Found entity 1: shift8bitena_tb" {  } { { "shift8bitena_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/shift8bitena_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterdata_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file characterdata_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 characterData_tb " "Found entity 1: characterData_tb" {  } { { "characterData_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/characterData_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_fill_characters_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_fill_characters_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_fill_characters_tb " "Found entity 1: keyboard_fill_characters_tb" {  } { { "keyboard_fill_characters_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/keyboard_fill_characters_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304377996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(50) " "Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(125) " "Verilog HDL Implicit Net warning at skeleton.v(125): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(126) " "Verilog HDL Implicit Net warning at skeleton.v(126): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(126) " "Verilog HDL Implicit Net warning at skeleton.v(126): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andi processor_as577.v(370) " "Verilog HDL Implicit Net warning at processor_as577.v(370): created implicit net for \"andi\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ori processor_as577.v(371) " "Verilog HDL Implicit Net warning at processor_as577.v(371): created implicit net for \"ori\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_carryout processor_as577.v(851) " "Verilog HDL Implicit Net warning at processor_as577.v(851): created implicit net for \"data_carryout\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 851 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1229) " "Verilog HDL Implicit Net warning at processor_as577.v(1229): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1249) " "Verilog HDL Implicit Net warning at processor_as577.v(1249): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577.v(1270) " "Verilog HDL Implicit Net warning at processor_as577.v(1270): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304377996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480304378085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_pressed skeleton.v(86) " "Verilog HDL or VHDL warning at skeleton.v(86): object \"key_pressed\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378087 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_4 skeleton.v(89) " "Verilog HDL or VHDL warning at skeleton.v(89): object \"clock_4\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378087 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_data_4 skeleton.v(95) " "Verilog HDL or VHDL warning at skeleton.v(95): object \"ps2_data_4\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378087 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(21) " "Output port \"VGA_SYNC\" at skeleton.v(21) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480304378087 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378128 ""}  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304378128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304378173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304378173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter position_counter:pos_count " "Elaborating entity \"position_counter\" for hierarchy \"position_counter:pos_count\"" {  } { { "skeleton.v" "pos_count" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 skeleton.v(158) " "Verilog HDL assignment warning at skeleton.v(158): truncated value with size 6 to match size of target (2)" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378176 "|skeleton|position_counter:pos_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg0 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg0\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg1\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg2\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg3\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg4\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg5 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg5\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg6 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg6\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg7 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg7\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg8 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg8\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg9 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg9\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg10 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg10\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg11 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg11\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg12 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg12\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg13 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg13\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg14 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg14\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg15 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg15\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg16 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg16\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378183 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg17 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg17\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg18 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg18\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg19 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg19\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg20 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg20\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg21 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg21\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg22 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg22\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg23 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg23\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg24 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg24\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg25 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg25\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg26 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg26\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg27 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg27\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg28 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg28\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg29 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg29\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg30 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg30\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg31 processor_as577.v(75) " "Verilog HDL or VHDL warning at processor_as577.v(75): object \"reg31\" assigned a value but never read" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480304378184 "|skeleton|processor:myprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:myprocessor\|register:pc " "Elaborating entity \"register\" for hierarchy \"processor:myprocessor\|register:pc\"" {  } { { "processor_as577.v" "pc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla processor:myprocessor\|cla:add1 " "Elaborating entity \"cla\" for hierarchy \"processor:myprocessor\|cla:add1\"" {  } { { "processor_as577.v" "add1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor_as577.v(854) " "Verilog HDL assignment warning at processor_as577.v(854): truncated value with size 32 to match size of target (1)" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378187 "|skeleton|processor:myprocessor|cla:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:myprocessor\|cla:add1\|cla8:adder0 " "Elaborating entity \"cla8\" for hierarchy \"processor:myprocessor\|cla:add1\|cla8:adder0\"" {  } { { "processor_as577.v" "adder0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovf processor:myprocessor\|cla:add1\|ovf:ovf1 " "Elaborating entity \"ovf\" for hierarchy \"processor:myprocessor\|cla:add1\|ovf:ovf1\"" {  } { { "processor_as577.v" "ovf1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt processor:myprocessor\|cla:add1\|lt:lt1 " "Elaborating entity \"lt\" for hierarchy \"processor:myprocessor\|cla:add1\|lt:lt1\"" {  } { { "processor_as577.v" "lt1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor_as577.v" "myimem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378227 ""}  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304378227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304378272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304378272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378272 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } } { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 36 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 70 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1480304378274 "|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_IF_ID processor:myprocessor\|stage_IF_ID:if_id " "Elaborating entity \"stage_IF_ID\" for hierarchy \"processor:myprocessor\|stage_IF_ID:if_id\"" {  } { { "processor_as577.v" "if_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter processor:myprocessor\|instruction_splitter:split_id " "Elaborating entity \"instruction_splitter\" for hierarchy \"processor:myprocessor\|instruction_splitter:split_id\"" {  } { { "processor_as577.v" "split_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:ctrl_id " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:ctrl_id\"" {  } { { "processor_as577.v" "ctrl_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode processor:myprocessor\|control:ctrl_id\|opcode_decode:dec " "Elaborating entity \"opcode_decode\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|opcode_decode:dec\"" {  } { { "processor_as577.v" "dec" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_ALUop processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc " "Elaborating entity \"encode_ALUop\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\"" {  } { { "processor_as577.v" "enc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_5bit processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx " "Elaborating entity \"mux4_5bit\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx\"" {  } { { "processor_as577.v" "mx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender processor:myprocessor\|sign_extender:sx_id " "Elaborating entity \"sign_extender\" for hierarchy \"processor:myprocessor\|sign_extender:sx_id\"" {  } { { "processor_as577.v" "sx_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_registers processor:myprocessor\|assign_registers:asgn2 " "Elaborating entity \"assign_registers\" for hierarchy \"processor:myprocessor\|assign_registers:asgn2\"" {  } { { "processor_as577.v" "asgn2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_as577 processor:myprocessor\|regfile_as577:rgfile " "Elaborating entity \"regfile_as577\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\"" {  } { { "processor_as577.v" "rgfile" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1 " "Elaborating entity \"decoder\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1\"" {  } { { "processor_as577.v" "dc1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA " "Elaborating entity \"tristate\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA\"" {  } { { "processor_as577.v" "loop1\[0\].tsA" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ID_EX processor:myprocessor\|stage_ID_EX:id_ex " "Elaborating entity \"stage_ID_EX\" for hierarchy \"processor:myprocessor\|stage_ID_EX:id_ex\"" {  } { { "processor_as577.v" "id_ex" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_ex processor:myprocessor\|bypass_ex:bx " "Elaborating entity \"bypass_ex\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\"" {  } { { "processor_as577.v" "bx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equals_4bit processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0 " "Elaborating entity \"equals_4bit\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0\"" {  } { { "processor_as577.v" "eq0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_addresser processor:myprocessor\|jump_addresser:ja " "Elaborating entity \"jump_addresser\" for hierarchy \"processor:myprocessor\|jump_addresser:ja\"" {  } { { "processor_as577.v" "ja" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32bit processor:myprocessor\|mux4_32bit:mx_bypassA " "Elaborating entity \"mux4_32bit\" for hierarchy \"processor:myprocessor\|mux4_32bit:mx_bypassA\"" {  } { { "processor_as577.v" "mx_bypassA" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_alu_operands processor:myprocessor\|assign_alu_operands:asgn0 " "Elaborating entity \"assign_alu_operands\" for hierarchy \"processor:myprocessor\|assign_alu_operands:asgn0\"" {  } { { "processor_as577.v" "asgn0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as577_alu processor:myprocessor\|as577_alu:alu " "Elaborating entity \"as577_alu\" for hierarchy \"processor:myprocessor\|as577_alu:alu\"" {  } { { "processor_as577.v" "alu" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftXbits processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb " "Elaborating entity \"shiftXbits\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\"" {  } { { "processor_as577.v" "sxb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1 " "Elaborating entity \"shift1bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1\"" {  } { { "processor_as577.v" "sh1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2 " "Elaborating entity \"shift2bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2\"" {  } { { "processor_as577.v" "sh2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3 " "Elaborating entity \"shift4bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3\"" {  } { { "processor_as577.v" "sh3" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4 " "Elaborating entity \"shift8bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4\"" {  } { { "processor_as577.v" "sh4" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5 " "Elaborating entity \"shift16bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5\"" {  } { { "processor_as577.v" "sh5" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_as577 processor:myprocessor\|multdiv_as577:multdiv " "Elaborating entity \"multdiv_as577\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\"" {  } { { "processor_as577.v" "multdiv" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter " "Elaborating entity \"up_counter\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter\"" {  } { { "processor_as577.v" "counter" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffeveri processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1 " "Elaborating entity \"dffeveri\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1\"" {  } { { "processor_as577.v" "dffe1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2 " "Elaborating entity \"register32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2\"" {  } { { "processor_as577.v" "rg2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mult processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm " "Elaborating entity \"booth_mult\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\"" {  } { { "processor_as577.v" "bm" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothCycle processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1 " "Elaborating entity \"boothCycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\"" {  } { { "processor_as577.v" "bc1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_mul processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub " "Elaborating entity \"cla_mul\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\"" {  } { { "processor_as577.v" "addSub" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8simple processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0 " "Elaborating entity \"cla8simple\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0\"" {  } { { "processor_as577.v" "adder0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh " "Elaborating entity \"shift1bit65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh\"" {  } { { "processor_as577.v" "sh" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCountZerobit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz " "Elaborating entity \"isCountZerobit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz\"" {  } { { "processor_as577.v" "icz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx " "Elaborating entity \"mux65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx\"" {  } { { "processor_as577.v" "mx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg " "Elaborating entity \"register65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg\"" {  } { { "processor_as577.v" "rg" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCount31bit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31 " "Elaborating entity \"isCount31bit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31\"" {  } { { "processor_as577.v" "ic31" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkMultException processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme " "Elaborating entity \"checkMultException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme\"" {  } { { "processor_as577.v" "cme" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate processor:myprocessor\|multdiv_as577:multdiv\|negate:n1 " "Elaborating entity \"negate\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n1\"" {  } { { "processor_as577.v" "n1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|multdiv_as577:multdiv\|div:d " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\"" {  } { { "processor_as577.v" "d" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1 " "Elaborating entity \"mux32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1\"" {  } { { "processor_as577.v" "mx1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_cycle processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc " "Elaborating entity \"division_cycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc\"" {  } { { "processor_as577.v" "dc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkDivisionException processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde " "Elaborating entity \"checkDivisionException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde\"" {  } { { "processor_as577.v" "cde" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_status processor:myprocessor\|assign_status:asgn_sts " "Elaborating entity \"assign_status\" for hierarchy \"processor:myprocessor\|assign_status:asgn_sts\"" {  } { { "processor_as577.v" "asgn_sts" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register27 processor:myprocessor\|register27:rg_sts " "Elaborating entity \"register27\" for hierarchy \"processor:myprocessor\|register27:rg_sts\"" {  } { { "processor_as577.v" "rg_sts" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_not_zero processor:myprocessor\|is_not_zero:inz " "Elaborating entity \"is_not_zero\" for hierarchy \"processor:myprocessor\|is_not_zero:inz\"" {  } { { "processor_as577.v" "inz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_logic processor:myprocessor\|stall_logic:sl " "Elaborating entity \"stall_logic\" for hierarchy \"processor:myprocessor\|stall_logic:sl\"" {  } { { "processor_as577.v" "sl" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_logic processor:myprocessor\|flush_logic:fl " "Elaborating entity \"flush_logic\" for hierarchy \"processor:myprocessor\|flush_logic:fl\"" {  } { { "processor_as577.v" "fl" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jb_PC processor:myprocessor\|jb_PC:jb " "Elaborating entity \"jb_PC\" for hierarchy \"processor:myprocessor\|jb_PC:jb\"" {  } { { "processor_as577.v" "jb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_zero27bits processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz " "Elaborating entity \"is_zero27bits\" for hierarchy \"processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz\"" {  } { { "processor_as577.v" "iz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_EX_MEM processor:myprocessor\|stage_EX_MEM:ex_mem " "Elaborating entity \"stage_EX_MEM\" for hierarchy \"processor:myprocessor\|stage_EX_MEM:ex_mem\"" {  } { { "processor_as577.v" "ex_mem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_mem processor:myprocessor\|bypass_mem:bm " "Elaborating entity \"bypass_mem\" for hierarchy \"processor:myprocessor\|bypass_mem:bm\"" {  } { { "processor_as577.v" "bm" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor_as577.v" "mydmem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378603 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304378603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304378649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304378649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_MEM_WB processor:myprocessor\|stage_MEM_WB:mem_wb " "Elaborating entity \"stage_MEM_WB\" for hierarchy \"processor:myprocessor\|stage_MEM_WB:mem_wb\"" {  } { { "processor_as577.v" "mem_wb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 processor:myprocessor\|register5:reg_num " "Elaborating entity \"register5\" for hierarchy \"processor:myprocessor\|register5:reg_num\"" {  } { { "processor_as577.v" "reg_num" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_reg_write processor:myprocessor\|assign_reg_write:asgn1 " "Elaborating entity \"assign_reg_write\" for hierarchy \"processor:myprocessor\|assign_reg_write:asgn1\"" {  } { { "processor_as577.v" "asgn1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping mapping:map " "Elaborating entity \"mapping\" for hierarchy \"mapping:map\"" {  } { { "skeleton.v" "map" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterData characterData:cd " "Elaborating entity \"characterData\" for hierarchy \"characterData:cd\"" {  } { { "skeleton.v" "cd" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8bitena characterData:cd\|shift8bitena:s8be " "Elaborating entity \"shift8bitena\" for hierarchy \"characterData:cd\|shift8bitena:s8be\"" {  } { { "skeleton.v" "s8be" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378695 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378706 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304378706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(40) " "Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378709 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378710 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480304378710 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_bars.mif " "Parameter \"init_file\" = \"img_bars.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304378717 ""}  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304378717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6c1 " "Found entity 1: altsyncram_n6c1" {  } { { "db/altsyncram_n6c1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304378798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304378798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6c1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated " "Elaborating entity \"altsyncram_n6c1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304378799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304379485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304379485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_n6c1.tdf" "rden_decode" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304379545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304379545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_n6c1.tdf" "mux2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index.mif " "Parameter \"init_file\" = \"index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480304379564 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480304379564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oob1 " "Found entity 1: altsyncram_oob1" {  } { { "db/altsyncram_oob1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_oob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480304379607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304379607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oob1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated " "Elaborating entity \"altsyncram_oob1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304379608 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480304380962 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1480304380962 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1480304380962 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|xc1 " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|xc1\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1355 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1460 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480304382031 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1480304382031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480304391773 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\] processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\]\" into an OR gate" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1349 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1480304391872 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\] processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9\" into an OR gate" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1368 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1480304391872 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1480304391872 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1480304391929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1480304391930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480304400111 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480304400111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480304400561 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[4\] ps2_clock " "Output pin \"seg8\[4\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480304400835 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[0\] ps2_clock " "Output pin \"seg8\[0\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480304400835 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[5\] ps2_clock " "Output pin \"seg8\[5\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480304400835 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[3\] ps2_clock " "Output pin \"seg8\[3\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480304400835 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480304414875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304415240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480304415947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480304415947 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1480304416150 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1480304416151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11647 " "Implemented 11647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480304416624 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480304416624 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480304416624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11100 " "Implemented 11100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480304416624 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480304416624 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480304416624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480304416624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 278 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480304416696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:40:16 2016 " "Processing ended: Sun Nov 27 22:40:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480304416696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480304416696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480304416696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480304416696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480304419281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480304419282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:40:17 2016 " "Processing started: Sun Nov 27 22:40:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480304419282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480304419282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480304419282 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480304419370 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1480304419371 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1480304419371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480304419557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480304419558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480304419682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480304419738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480304419738 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1494 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1480304419796 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1496 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480304419802 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1494 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480304419802 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480304420201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480304420420 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480304420420 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21074 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480304420446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21076 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480304420446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21078 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480304420446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21080 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480304420446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21082 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480304420446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480304420446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480304420453 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480304421884 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 154 " "No exact pin location assignment(s) for 44 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480304422874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480304424612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480304424613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480304424650 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480304424750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480304424751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480304424754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480304425934 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21065 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480304425934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480304425934 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1494 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480304425934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "trigger  " "Automatically promoted node trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[10\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[10\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2996 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[9\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[9\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2995 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[8\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[8\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2994 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[11\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[11\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2997 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[12\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[12\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2998 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[14\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[14\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 3000 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "characterData:cd\|register:r1\|loop1\[13\].my_dffe " "Destination node characterData:cd\|register:r1\|loop1\[13\].my_dffe" {  } { { "processor_as577.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577.v" 1235 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7\[0\]~output " "Destination node seg7\[0\]~output" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21020 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7\[3\]~output " "Destination node seg7\[3\]~output" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21023 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7\[4\]~output " "Destination node seg7\[4\]~output" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21024 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480304425934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1480304425934 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480304425934 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2964 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480304425934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480304427069 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480304427080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480304427081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480304427094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480304427111 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480304427128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480304427129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480304427138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480304427726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Block RAM " "Packed 56 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1480304427736 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480304427736 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 0 44 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 0 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1480304427820 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1480304427820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1480304427820 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1480304427822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1480304427822 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1480304427822 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 126 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1480304427974 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480304429462 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480304429479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480304432560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480304435171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480304435294 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480304459284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480304459285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480304461115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480304474730 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480304474730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480304490435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480304490435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480304490440 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.68 " "Total time spent on timing analysis during the Fitter is 10.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480304490810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480304490886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480304492122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480304492127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480304493355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480304496116 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 944 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480304498248 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 945 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480304498248 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480304498248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480304499799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2000 " "Peak virtual memory: 2000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480304503072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:41:43 2016 " "Processing ended: Sun Nov 27 22:41:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480304503072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480304503072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480304503072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480304503072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480304505852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480304505853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:41:44 2016 " "Processing started: Sun Nov 27 22:41:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480304505853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480304505853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480304505853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1480304506446 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480304509791 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480304509898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480304510939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:41:50 2016 " "Processing ended: Sun Nov 27 22:41:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480304510939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480304510939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480304510939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480304510939 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480304511701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480304513375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480304513376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:41:52 2016 " "Processing started: Sun Nov 27 22:41:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480304513376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513376 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480304513473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304513950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304514926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304514926 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480304514960 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480304514960 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304514960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304514960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name trigger trigger " "create_clock -period 1.000 -name trigger trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480304514965 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_clock ps2_clock " "create_clock -period 1.000 -name ps2_clock ps2_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480304514965 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304514965 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515033 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480304515036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480304515113 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480304515405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.663 " "Worst-case setup slack is -2.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663             -20.394 ps2_clock  " "   -2.663             -20.394 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845              -1.845 CLOCK_50  " "   -1.845              -1.845 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441             -10.367 trigger  " "   -1.441             -10.367 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.746               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    7.746               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 ps2_clock  " "    0.342               0.000 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 trigger  " "    0.392               0.000 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.488               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.254 " "Worst-case recovery slack is 13.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.254               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.254               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.316 " "Worst-case removal slack is 5.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.316               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.316               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -13.490 ps2_clock  " "   -3.210             -13.490 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 trigger  " "   -1.285             -17.990 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 CLOCK_50  " "    9.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.718               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304515479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480304515743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304515788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480304517845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.240 " "Worst-case setup slack is -2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -17.076 ps2_clock  " "   -2.240             -17.076 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568              -1.568 CLOCK_50  " "   -1.568              -1.568 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215              -8.139 trigger  " "   -1.215              -8.139 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.847               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    8.847               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 ps2_clock  " "    0.140               0.000 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 trigger  " "    0.358               0.000 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.440               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.916 " "Worst-case recovery slack is 13.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.916               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.916               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.723 " "Worst-case removal slack is 4.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.723               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    4.723               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -13.490 ps2_clock  " "   -3.210             -13.490 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 trigger  " "   -1.285             -17.990 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 CLOCK_50  " "    9.661               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.711               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304517926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304517926 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480304518225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480304518580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.073 " "Worst-case setup slack is -1.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073              -1.073 CLOCK_50  " "   -1.073              -1.073 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861              -6.465 ps2_clock  " "   -0.861              -6.465 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -1.458 trigger  " "   -0.240              -1.458 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.777               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.777               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 trigger  " "    0.072               0.000 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 ps2_clock  " "    0.128               0.000 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.225               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.346 " "Worst-case recovery slack is 16.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.346               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   16.346               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.694 " "Worst-case removal slack is 2.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.694               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.694               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.424 ps2_clock  " "   -3.000             -15.424 ps2_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 trigger  " "   -1.000             -14.000 trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.377               0.000 CLOCK_50  " "    9.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.752               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480304518671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304518671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304519595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304519605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480304519819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:41:59 2016 " "Processing ended: Sun Nov 27 22:41:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480304519819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480304519819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480304519819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304519819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480304522265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480304522266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:42:01 2016 " "Processing started: Sun Nov 27 22:42:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480304522266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480304522266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480304522266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1480304522995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304525078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304526592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304528110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304529628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304530625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304531622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304532626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/Student/adityasrinivasan/fpga-logo/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480304533633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480304533856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:42:13 2016 " "Processing ended: Sun Nov 27 22:42:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480304533856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480304533856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480304533856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480304533856 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480304534612 ""}
