# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/fpgas/aes/hdl" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/new/aes256.v" \

sv xil_defaultlib  --include "../../../../d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/fpgas/aes/hdl" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/new/mux2x1.sv" \

verilog xil_defaultlib  --include "../../../../d_pin_skew.srcs/sources_1/imports/fpgas/aes/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/hdl" --include "../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/fpgas/aes/hdl" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/keyexpand.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/shiftrows.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/subbytes.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/addroundkey.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/scan_chain.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/buff_10.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/mixcolumns.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/aes.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/single_cell_scan.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/lfsr_100.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/scan_cell.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/sbox.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/aes_scanchain_if.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/aes_if.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/parallel_to_serial.v" \
"../../../../d_pin_skew.srcs/sim_1/imports/cw305_aes256_dpin_skew/cw305_aes.srcs/sources_1/imports/aes256_rtl/aes_round.v" \
"../../../../d_pin_skew.srcs/sim_1/new/test_interface_tb2.v" \
"../../../../d_pin_skew.srcs/sim_1/new/tb_interface2.v" \
"../../../../d_pin_skew.srcs/sim_1/new/interface.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
