{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 16:33:09 2010 " "Info: Processing started: Wed Jul 21 16:33:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS_multi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS_multi " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS_multi" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "out_2_DDS.v(157) " "Warning (10268): Verilog HDL information at out_2_DDS.v(157): Always Construct contains both blocking and non-blocking assignments" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_2_DDS " "Info: Found entity 1: out_2_DDS" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader_multi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader_multi " "Info: Found entity 1: reader_multi" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorter " "Info: Found entity 1: sorter" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS_multi " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS_multi\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_2_DDS out_2_DDS:outing_DDS " "Info: Elaborating entity \"out_2_DDS\" for hierarchy \"out_2_DDS:outing_DDS\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "outing_DDS" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 out_2_DDS.v(142) " "Warning (10230): Verilog HDL assignment warning at out_2_DDS.v(142): truncated value with size 32 to match size of target (26)" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "out_2_DDS.v(216) " "Warning (10762): Verilog HDL Case Statement warning at out_2_DDS.v(216): can't check case statement for completeness because the case expression has too many possible states" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader_multi reader_multi:reading_multi " "Info: Elaborating entity \"reader_multi\" for hierarchy \"reader_multi:reading_multi\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "reading_multi" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reader_multi.v(66) " "Warning (10230): Verilog HDL assignment warning at reader_multi.v(66): truncated value with size 32 to match size of target (5)" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reader_multi.v(89) " "Warning (10230): Verilog HDL assignment warning at reader_multi.v(89): truncated value with size 32 to match size of target (5)" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorter sorter:sorting " "Info: Elaborating entity \"sorter\" for hierarchy \"sorter:sorting\"" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "sorting" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sorter.v(75) " "Warning (10270): Verilog HDL Case Statement warning at sorter.v(75): incomplete case statement has no default case item" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_11 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_11\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_10 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_10\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_9 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_9\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_8 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_8\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_7 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_7\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_6 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_6\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_5 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_5\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_4 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_4\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_3 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_3\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_2 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_2\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_1 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_1\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_184_bit_2_0 sorter.v(147) " "Warning (10240): Verilog HDL Always Construct warning at sorter.v(147): inferring latch(es) for variable \"full_184_bit_2_0\", which holds its previous value in one or more paths through the always construct" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_0\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_0\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_1\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_1\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_2\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_2\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_3\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_3\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_4\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_4\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_5\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_5\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_6\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_6\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_7\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_7\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_8\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_8\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_9\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_9\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_10\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_10\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[183\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[183\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[182\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[182\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[181\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[181\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[180\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[180\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[179\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[179\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[178\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[178\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[177\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[177\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[176\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[176\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[175\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[175\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[174\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[174\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[173\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[173\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[172\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[172\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[171\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[171\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[170\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[170\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[169\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[169\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[168\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[168\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[167\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[167\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[166\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[166\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[165\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[165\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[164\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[164\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[163\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[163\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[162\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[162\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[161\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[161\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[160\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[160\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[159\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[159\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[158\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[158\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[157\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[157\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[156\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[156\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[155\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[155\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[154\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[154\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[153\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[153\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[152\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[152\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[151\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[151\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[150\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[150\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[149\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[149\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[148\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[148\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[147\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[147\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[146\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[146\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[145\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[145\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[144\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[144\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[143\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[143\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[142\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[142\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[141\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[141\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[140\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[140\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[139\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[139\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[138\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[138\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[137\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[137\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[136\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[136\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[135\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[135\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[134\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[134\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[133\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[133\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[132\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[132\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[131\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[131\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[130\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[130\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[129\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[129\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[128\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[128\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[127\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[127\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[126\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[126\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[125\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[125\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[124\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[124\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[123\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[123\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[122\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[122\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[121\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[121\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[120\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[120\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[119\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[119\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[118\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[118\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[117\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[117\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[116\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[116\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[115\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[115\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[114\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[114\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[113\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[113\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[112\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[112\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[111\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[111\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[110\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[110\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[109\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[109\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[108\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[108\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[107\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[107\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[106\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[106\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[105\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[105\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[104\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[104\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[103\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[103\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[102\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[102\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[101\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[101\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[100\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[100\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[99\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[99\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[98\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[98\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[97\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[97\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[96\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[96\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[95\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[95\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[94\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[94\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[93\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[93\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[92\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[92\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[91\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[91\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[90\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[90\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[89\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[89\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[88\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[88\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[87\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[87\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[86\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[86\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[85\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[85\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[84\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[84\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[83\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[83\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[82\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[82\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[81\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[81\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[80\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[80\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[79\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[79\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[78\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[78\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[77\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[77\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[76\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[76\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[75\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[75\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[74\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[74\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[73\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[73\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[72\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[72\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[71\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[71\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[70\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[70\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[69\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[69\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[68\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[68\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[67\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[67\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[66\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[66\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[65\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[65\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[64\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[64\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[63\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[63\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[62\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[62\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[61\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[61\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[60\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[60\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[59\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[59\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[58\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[58\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[57\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[57\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[56\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[56\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[55\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[55\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[54\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[54\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[53\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[53\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[52\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[52\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[51\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[51\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[50\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[50\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[49\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[49\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[48\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[48\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[47\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[47\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[46\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[46\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[45\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[45\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[44\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[44\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[43\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[43\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[42\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[42\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[41\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[41\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[40\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[40\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[39\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[39\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[38\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[38\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[37\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[37\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[36\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[36\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[35\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[35\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[34\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[34\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[33\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[33\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[32\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[32\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[31\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[31\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[30\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[30\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[29\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[29\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[28\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[28\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[27\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[27\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[26\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[26\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[25\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[25\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[24\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[24\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[23\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[23\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[22\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[22\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[21\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[21\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[20\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[20\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[19\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[19\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[18\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[18\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[17\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[17\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[16\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[16\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[15\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[15\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[14\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[14\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[13\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[13\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[12\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[12\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[11\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[11\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[10\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[10\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[9\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[9\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[8\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[8\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[7\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[7\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[6\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[6\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[5\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[5\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[4\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[4\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[3\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[3\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[2\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[2\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[1\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[1\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_184_bit_2_11\[0\] sorter.v(147) " "Info (10041): Inferred latch for \"full_184_bit_2_11\[0\]\" at sorter.v(147)" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|DR_HOLD_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|DR_HOLD_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 60 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|OSK_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|OSK_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 61 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_DDS\|CSB_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_DDS\|CSB_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 58 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[0\] reader_multi:reading_multi\|M\[0\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[0\]\" merged to single register \"reader_multi:reading_multi\|M\[0\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[1\] reader_multi:reading_multi\|M\[1\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[1\]\" merged to single register \"reader_multi:reading_multi\|M\[1\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[2\] reader_multi:reading_multi\|M\[2\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[2\]\" merged to single register \"reader_multi:reading_multi\|M\[2\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[3\] reader_multi:reading_multi\|M\[3\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[3\]\" merged to single register \"reader_multi:reading_multi\|M\[3\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[4\] reader_multi:reading_multi\|M\[4\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[4\]\" merged to single register \"reader_multi:reading_multi\|M\[4\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[5\] reader_multi:reading_multi\|M\[5\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[5\]\" merged to single register \"reader_multi:reading_multi\|M\[5\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[6\] reader_multi:reading_multi\|M\[6\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[6\]\" merged to single register \"reader_multi:reading_multi\|M\[6\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[7\] reader_multi:reading_multi\|M\[7\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[7\]\" merged to single register \"reader_multi:reading_multi\|M\[7\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[8\] reader_multi:reading_multi\|M\[8\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[8\]\" merged to single register \"reader_multi:reading_multi\|M\[8\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[9\] reader_multi:reading_multi\|M\[9\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[9\]\" merged to single register \"reader_multi:reading_multi\|M\[9\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[10\] reader_multi:reading_multi\|M\[10\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[10\]\" merged to single register \"reader_multi:reading_multi\|M\[10\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[11\] reader_multi:reading_multi\|M\[11\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[11\]\" merged to single register \"reader_multi:reading_multi\|M\[11\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[12\] reader_multi:reading_multi\|M\[12\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[12\]\" merged to single register \"reader_multi:reading_multi\|M\[12\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[13\] reader_multi:reading_multi\|M\[13\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[13\]\" merged to single register \"reader_multi:reading_multi\|M\[13\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[14\] reader_multi:reading_multi\|M\[14\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[14\]\" merged to single register \"reader_multi:reading_multi\|M\[14\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[15\] reader_multi:reading_multi\|M\[15\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[15\]\" merged to single register \"reader_multi:reading_multi\|M\[15\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[16\] reader_multi:reading_multi\|M\[16\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[16\]\" merged to single register \"reader_multi:reading_multi\|M\[16\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[17\] reader_multi:reading_multi\|M\[17\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[17\]\" merged to single register \"reader_multi:reading_multi\|M\[17\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[18\] reader_multi:reading_multi\|M\[18\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[18\]\" merged to single register \"reader_multi:reading_multi\|M\[18\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[19\] reader_multi:reading_multi\|M\[19\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[19\]\" merged to single register \"reader_multi:reading_multi\|M\[19\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[20\] reader_multi:reading_multi\|M\[20\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[20\]\" merged to single register \"reader_multi:reading_multi\|M\[20\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[21\] reader_multi:reading_multi\|M\[21\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[21\]\" merged to single register \"reader_multi:reading_multi\|M\[21\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[22\] reader_multi:reading_multi\|M\[22\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[22\]\" merged to single register \"reader_multi:reading_multi\|M\[22\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[23\] reader_multi:reading_multi\|M\[23\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[23\]\" merged to single register \"reader_multi:reading_multi\|M\[23\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[24\] reader_multi:reading_multi\|M\[24\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[24\]\" merged to single register \"reader_multi:reading_multi\|M\[24\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[25\] reader_multi:reading_multi\|M\[25\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[25\]\" merged to single register \"reader_multi:reading_multi\|M\[25\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[26\] reader_multi:reading_multi\|M\[26\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[26\]\" merged to single register \"reader_multi:reading_multi\|M\[26\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[27\] reader_multi:reading_multi\|M\[27\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[27\]\" merged to single register \"reader_multi:reading_multi\|M\[27\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[28\] reader_multi:reading_multi\|M\[28\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[28\]\" merged to single register \"reader_multi:reading_multi\|M\[28\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[29\] reader_multi:reading_multi\|M\[29\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[29\]\" merged to single register \"reader_multi:reading_multi\|M\[29\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[30\] reader_multi:reading_multi\|M\[30\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[30\]\" merged to single register \"reader_multi:reading_multi\|M\[30\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader_multi:reading_multi\|N\[31\] reader_multi:reading_multi\|M\[31\] " "Info: Duplicate register \"reader_multi:reading_multi\|N\[31\]\" merged to single register \"reader_multi:reading_multi\|M\[31\]\"" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_ROM_FUNCTIONALITY_CHANGE_ALTSYNCRAM" "out_2_DDS:outing_DDS\|WideOr1~513 " "Warning: Created node \"out_2_DDS:outing_DDS\|WideOr1~513\" as a ROM by generating altsyncram megafunction to implement register logic with M512, M-LAB, M4K, or M9K memory block; therefore the power-up state differs from the original design" {  } { { "out_2_DDS.v" "WideOr1~513" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 199 -1 0 } }  } 0 0 "Created node \"%1!s!\" as a ROM by generating altsyncram megafunction to implement register logic with M512, M-LAB, M4K, or M9K memory block; therefore the power-up state differs from the original design" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "out_2_DDS:outing_DDS\|WideOr1~513 " "Info: Inferred altsyncram megafunction from the following design logic: \"out_2_DDS:outing_DDS\|WideOr1~513\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Info: Parameter WIDTH_A set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Rabbit_2_FPGA_2_DDS_multi0.rtl.mif " "Info: Parameter INIT_FILE set to Rabbit_2_FPGA_2_DDS_multi0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "out_2_DDS.v" "WideOr1~513" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 199 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "out_2_DDS:outing_DDS\|altsyncram:WideOr1_rtl_0 " "Info: Elaborated megafunction instantiation \"out_2_DDS:outing_DDS\|altsyncram:WideOr1_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i511.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i511.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i511 " "Info: Found entity 1: altsyncram_i511" {  } { { "db/altsyncram_i511.tdf" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/db/altsyncram_i511.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 17 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 50 " "Info: 50 registers lost all their fanouts during netlist optimizations. The first 50 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[31\] " "Info: Register \"outing_DDS/N\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[30\] " "Info: Register \"outing_DDS/N\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[29\] " "Info: Register \"outing_DDS/N\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[28\] " "Info: Register \"outing_DDS/N\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[27\] " "Info: Register \"outing_DDS/N\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[26\] " "Info: Register \"outing_DDS/N\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[25\] " "Info: Register \"outing_DDS/N\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[24\] " "Info: Register \"outing_DDS/N\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[23\] " "Info: Register \"outing_DDS/N\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[22\] " "Info: Register \"outing_DDS/N\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[21\] " "Info: Register \"outing_DDS/N\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[20\] " "Info: Register \"outing_DDS/N\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[19\] " "Info: Register \"outing_DDS/N\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[18\] " "Info: Register \"outing_DDS/N\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[17\] " "Info: Register \"outing_DDS/N\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[16\] " "Info: Register \"outing_DDS/N\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[15\] " "Info: Register \"outing_DDS/N\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[14\] " "Info: Register \"outing_DDS/N\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[13\] " "Info: Register \"outing_DDS/N\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[12\] " "Info: Register \"outing_DDS/N\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[11\] " "Info: Register \"outing_DDS/N\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[10\] " "Info: Register \"outing_DDS/N\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_DDS/N\[9\] " "Info: Register \"outing_DDS/N\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[5\] " "Info: Register \"reading_multi/L\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[6\] " "Info: Register \"reading_multi/L\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[7\] " "Info: Register \"reading_multi/L\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[8\] " "Info: Register \"reading_multi/L\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[9\] " "Info: Register \"reading_multi/L\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[10\] " "Info: Register \"reading_multi/L\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[11\] " "Info: Register \"reading_multi/L\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[12\] " "Info: Register \"reading_multi/L\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[13\] " "Info: Register \"reading_multi/L\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[14\] " "Info: Register \"reading_multi/L\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[15\] " "Info: Register \"reading_multi/L\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[16\] " "Info: Register \"reading_multi/L\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[17\] " "Info: Register \"reading_multi/L\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[18\] " "Info: Register \"reading_multi/L\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[19\] " "Info: Register \"reading_multi/L\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[20\] " "Info: Register \"reading_multi/L\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[21\] " "Info: Register \"reading_multi/L\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[22\] " "Info: Register \"reading_multi/L\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[23\] " "Info: Register \"reading_multi/L\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[24\] " "Info: Register \"reading_multi/L\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[25\] " "Info: Register \"reading_multi/L\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[26\] " "Info: Register \"reading_multi/L\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[27\] " "Info: Register \"reading_multi/L\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[28\] " "Info: Register \"reading_multi/L\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[29\] " "Info: Register \"reading_multi/L\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[30\] " "Info: Register \"reading_multi/L\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reading_multi/L\[31\] " "Info: Register \"reading_multi/L\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.map.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5241 " "Info: Implemented 5241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "5192 " "Info: Implemented 5192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Info: Implemented 1 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Allocated 157 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 16:33:55 2010 " "Info: Processing ended: Wed Jul 21 16:33:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Info: Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
