;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 10, 0
	SUB @127, 106
	SUB @127, 106
	SUB 0, @0
	SUB @121, 106
	SUB 0, @0
	SUB 610, 0
	MOV -7, <-20
	SUB @127, 106
	CMP -232, <-120
	SUB 1, 0
	SUB @127, 106
	ADD 270, 60
	MOV -7, <-20
	SUB #0, -40
	SUB #0, -40
	SUB @127, 106
	SUB #100, 109
	CMP -232, <-120
	SUB 300, 90
	SUB 300, 90
	SLT <300, 91
	CMP @127, 106
	SUB @127, 106
	SUB 306, 93
	SUB @127, 106
	SUB #0, -40
	SUB @0, @2
	SPL 0, <332
	CMP -232, <-120
	SUB 0, @0
	ADD @127, 106
	CMP -232, <-120
	JMN @306, 93
	CMP -232, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -232, <-120
	MOV #-1, <-60
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	JMN 610, 0
	SUB 10, 0
	CMP -232, <-120
