
// Copyright 2015 The Rust Project Developers. See the COPYRIGHT
// file at the top-level directory of this distribution and at
// http://rust-lang.org/COPYRIGHT.
//
// Licensed under the Apache License, Version 2.0 <LICENSE-APACHE or
// http://www.apache.org/licenses/LICENSE-2.0> or the MIT license
// <LICENSE-MIT or http://opensource.org/licenses/MIT>, at your
// option. This file may not be copied, modified, or distributed
// except according to those terms.

// DO NOT EDIT: autogenerated by etc/platform-intrinsics/generator.py
// ignore-tidy-linelength

#![allow(unused_imports)]

use {{Intrinsic, Type}};
use IntrinsicDef::Named;

// The default inlining settings trigger a pathological behaviour in
// LLVM, which causes makes compilation very slow. See #28273.
#[inline(never)]
pub fn find(name: &str) -> Option<Intrinsic> {{

    if !name.starts_with(""Q6_"") { return None }
    Some(match &name[""Q6_"".len()..] {
        """"R_vextract{1.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.hexagon.V6."extractw{1.width_suffix}"")
        }
        """"R_vextract{1.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.hexagon.V6."extractw{1.width_suffix}"")
        }
        """"R_vextract{1.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.hexagon.V6."extractw{1.width_suffix}"")
        }
        """"R_vextract{1.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.hexagon.V6."extractw{1.width_suffix}"")
        }
        """"R_vextract{1.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.hexagon.V6."extractw{1.width_suffix}"")
        }
        """"V_lo{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x64]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."lo{0.width_suffix}"")
        }
        """"V_lo{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."lo{0.width_suffix}"")
        }
        """"V_lo{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."lo{0.width_suffix}"")
        }
        """"V_lo{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."lo{0.width_suffix}"")
        }
        """"V_lo{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."lo{0.width_suffix}"")
        }
        """"V_hi{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x64]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."hi{0.width_suffix}"")
        }
        """"V_hi{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."hi{0.width_suffix}"")
        }
        """"V_hi{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."hi{0.width_suffix}"")
        }
        """"V_hi{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."hi{0.width_suffix}"")
        }
        """"V_hi{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."hi{0.width_suffix}"")
        }
        """"V_vsplat_R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."lvsplat{1.data_type}{0.width_suffix}"")
        }
        """"V_vsplat_R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."lvsplat{1.data_type}{0.width_suffix}"")
        }
        """"V_vsplat_R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."lvsplat{1.data_type}{0.width_suffix}"")
        }
        """"V_vsplat_R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."lvsplat{1.data_type}{0.width_suffix}"")
        }
        """"V_vsplat_R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."lvsplat{1.data_type}{0.width_suffix}"")
        }
        """"Q_and_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."pred.and{0.width_suffix}"")
        }
        """"Q_and_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."pred.and{0.width_suffix}"")
        }
        """"Q_and_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."pred.and{0.width_suffix}"")
        }
        """"Q_and_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."pred.and{0.width_suffix}"")
        }
        """"Q_and_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."pred.and{0.width_suffix}"")
        }
        """"Q_not_Q{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."pred.not{0.width_suffix}"")
        }
        """"Q_not_Q{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."pred.not{0.width_suffix}"")
        }
        """"Q_not_Q{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."pred.not{0.width_suffix}"")
        }
        """"Q_not_Q{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."pred.not{0.width_suffix}"")
        }
        """"Q_not_Q{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."pred.not{0.width_suffix}"")
        }
        """"Q_or_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."pred.or{0.width_suffix}"")
        }
        """"Q_or_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."pred.or{0.width_suffix}"")
        }
        """"Q_or_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."pred.or{0.width_suffix}"")
        }
        """"Q_or_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."pred.or{0.width_suffix}"")
        }
        """"Q_or_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."pred.or{0.width_suffix}"")
        }
        """"Q_xor_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."pred.xor{0.width_suffix}"")
        }
        """"Q_xor_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."pred.xor{0.width_suffix}"")
        }
        """"Q_xor_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."pred.xor{0.width_suffix}"")
        }
        """"Q_xor_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."pred.xor{0.width_suffix}"")
        }
        """"Q_xor_QQ{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."pred.xor{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabsdiff_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vabsdiff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vabs_V{1.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vabs{1.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vadd_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat{0.width_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x256,&::I8x256]; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::I16x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::I32x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x512,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::I16x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::I32x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U8x256]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x128,&::U16x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vadd_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"V_valign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."valignb{0.width_suffix}"")
        }
        """"V_valign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."valignb{0.width_suffix}"")
        }
        """"V_valign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."valignb{0.width_suffix}"")
        }
        """"V_valign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."valignb{0.width_suffix}"")
        }
        """"V_valign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."valignb{0.width_suffix}"")
        }
        """"V_valign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."valignbi{0.width_suffix}"")
        }
        """"V_valign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."valignbi{0.width_suffix}"")
        }
        """"V_valign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."valignbi{0.width_suffix}"")
        }
        """"V_valign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."valignbi{0.width_suffix}"")
        }
        """"V_valign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."valignbi{0.width_suffix}"")
        }
        """"V_vlalign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vlalignb{0.width_suffix}"")
        }
        """"V_vlalign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vlalignb{0.width_suffix}"")
        }
        """"V_vlalign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vlalignb{0.width_suffix}"")
        }
        """"V_vlalign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vlalignb{0.width_suffix}"")
        }
        """"V_vlalign_VVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vlalignb{0.width_suffix}"")
        }
        """"V_vlalign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vlalignbi{0.width_suffix}"")
        }
        """"V_vlalign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vlalignbi{0.width_suffix}"")
        }
        """"V_vlalign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vlalignbi{0.width_suffix}"")
        }
        """"V_vlalign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vlalignbi{0.width_suffix}"")
        }
        """"V_vlalign_VVI{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vlalignbi{0.width_suffix}"")
        }
        """"V_vand_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vand{0.width_suffix}"")
        }
        """"V_vand_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vand{0.width_suffix}"")
        }
        """"V_vand_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vand{0.width_suffix}"")
        }
        """"V_vand_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vand{0.width_suffix}"")
        }
        """"V_vand_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vand{0.width_suffix}"")
        }
        """"V_vand_QR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vandqrt{0.width_suffix}"")
        }
        """"V_vand_QR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vandqrt{0.width_suffix}"")
        }
        """"V_vand_QR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vandqrt{0.width_suffix}"")
        }
        """"V_vand_QR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vandqrt{0.width_suffix}"")
        }
        """"V_vand_QR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vandqrt{0.width_suffix}"")
        }
        """"V_vandor_VQR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U32x4,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vandqrt.acc{0.width_suffix}"")
        }
        """"V_vandor_VQR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vandqrt.acc{0.width_suffix}"")
        }
        """"V_vandor_VQR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vandqrt.acc{0.width_suffix}"")
        }
        """"V_vandor_VQR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vandqrt.acc{0.width_suffix}"")
        }
        """"V_vandor_VQR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vandqrt.acc{0.width_suffix}"")
        }
        """"Q_vand_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vand_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vand_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vand_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vand_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vandor_QVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U8x128,&::U32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vandor_QVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vandor_QVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vandor_QVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"Q_vandor_QVR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vandvrt{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasl_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vaslacc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vaslacc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vaslacc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vaslacc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vaslacc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasl{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vasracc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasracc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasracc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasracc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasracc_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasr{0.data_type}{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vasr_V{1.data_type}V{2.data_type}R_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vasr{1.data_type}{0.data_type_plain}rndsat{0.width_suffix}"")
        }
        """"V_equals_V{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vassign{0.width_suffix}"")
        }
        """"V_equals_V{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vassign{0.width_suffix}"")
        }
        """"V_equals_V{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vassign{0.width_suffix}"")
        }
        """"V_equals_V{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vassign{0.width_suffix}"")
        }
        """"V_equals_V{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vassign{0.width_suffix}"")
        }
        """"W_equals_W{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x64]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vassignp{0.widthd_suffix}"")
        }
        """"W_equals_W{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vassignp{0.widthd_suffix}"")
        }
        """"W_equals_W{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vassignp{0.widthd_suffix}"")
        }
        """"W_equals_W{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vassignp{0.widthd_suffix}"")
        }
        """"W_equals_W{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vassignp{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vavg_V{1.data_type}V{2.data_type}_rnd{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vavgrnd{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vcl0_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vcl0{0.data_type_plain}{0.width_suffix}"")
        }
        """"W_vcombine_VV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vcombine{0.widthd_suffix}"")
        }
        """"W_vcombine_VV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vcombine{0.widthd_suffix}"")
        }
        """"W_vcombine_VV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vcombine{0.widthd_suffix}"")
        }
        """"W_vcombine_VV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vcombine{0.widthd_suffix}"")
        }
        """"W_vcombine_VV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vcombine{0.widthd_suffix}"")
        }
        """"V_vzero{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vd0{0.width_suffix}"")
        }
        """"V_vzero{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vd0{0.width_suffix}"")
        }
        """"V_vzero{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vd0{0.width_suffix}"")
        }
        """"V_vzero{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vd0{0.width_suffix}"")
        }
        """"V_vzero{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vd0{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeal_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeale_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}4w{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeale_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}4w{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeale_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}4w{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeale_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}4w{0.width_suffix}"")
        }
        """"V{0.data_type}_vdeale_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vdeal{1.data_type}4w{0.width_suffix}"")
        }
        """"W_vdeal_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vdealvdd{0.widthd_suffix}"")
        }
        """"W_vdeal_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vdealvdd{0.widthd_suffix}"")
        }
        """"W_vdeal_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vdealvdd{0.widthd_suffix}"")
        }
        """"W_vdeal_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vdealvdd{0.widthd_suffix}"")
        }
        """"W_vdeal_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vdealvdd{0.widthd_suffix}"")
        }
        """"V_vdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vdelta{0.width_suffix}"")
        }
        """"V_vdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vdelta{0.width_suffix}"")
        }
        """"V_vdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vdelta{0.width_suffix}"")
        }
        """"V_vdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vdelta{0.width_suffix}"")
        }
        """"V_vdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vdelta{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vdmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vdmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vdmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vdmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vdmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::U8x128,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vdmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vdmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vdmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vdmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vdmpybus.acc{0.width_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vdmpybus.dv.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhb{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhb{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhb{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhb{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhb{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.acc{0.width_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhb.dv.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_W{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpy_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhisat_acc{0.width_suffix}"")
        }
        """"W{0.data_type}_vdsad_W{1.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x128,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vdsaduh{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsad_W{1.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vdsaduh{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsad_W{1.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vdsaduh{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsad_W{1.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vdsaduh{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsad_W{1.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vdsaduh{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsadacc_W{1.data_type}W{2.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x64,&::U16x128,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vdsaduh.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsadacc_W{1.data_type}W{2.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vdsaduh.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsadacc_W{1.data_type}W{2.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vdsaduh.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsadacc_W{1.data_type}W{2.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vdsaduh.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vdsadacc_W{1.data_type}W{2.data_type}Ruh{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vdsaduh.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Rh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}W{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsuisat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}Ruh_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhsusat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat_acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vdmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vdmpyhvsat_acc{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eq_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_eqxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."veq{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gt_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{1.data_type}{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtand_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.and{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtor_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.or{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"Q_vcmp_gtxacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x0,
            definition: Named(""llvm.hexagon.V6."vgt{2.data_type}.xor{0.width_suffix}"")
        }
        """"V{0.data_type}_vinsert_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vinsertwr{0.width_suffix}"")
        }
        """"V{0.data_type}_vinsert_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vinsertwr{0.width_suffix}"")
        }
        """"V{0.data_type}_vinsert_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vinsertwr{0.width_suffix}"")
        }
        """"V{0.data_type}_vinsert_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vinsertwr{0.width_suffix}"")
        }
        """"V{0.data_type}_vinsert_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vinsertwr{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U32]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type_plain}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlsr_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vlsr{0.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x128,&::I8x128,&::U32]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32_V{1.data_type}V{2.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}{0.width_suffix}"")
        }
        """"W{0.data_type}_vlut16_V{1.data_type}V{2.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x128,&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16_V{1.data_type}V{2.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16_V{1.data_type}V{2.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16_V{1.data_type}V{2.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16_V{1.data_type}V{2.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vlut32or_V{1.data_type}V{2.data_type}V{3.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [&::I8x128,&::I8x128,&::I8x128,&::U32]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}.oracc{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32or_V{1.data_type}V{2.data_type}V{3.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}.oracc{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32or_V{1.data_type}V{2.data_type}V{3.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}.oracc{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32or_V{1.data_type}V{2.data_type}V{3.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}.oracc{0.width_suffix}"")
        }
        """"V{0.data_type}_vlut32or_V{1.data_type}V{2.data_type}V{3.data_type}R{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vlutvv{0.data_type}.oracc{0.width_suffix}"")
        }
        """"W{0.data_type}_vlut16or_W{1.data_type}V{2.data_type}V{3.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 4] = [&::I16x128,&::I8x128,&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}.oracc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16or_W{1.data_type}V{2.data_type}V{3.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}.oracc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16or_W{1.data_type}V{2.data_type}V{3.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}.oracc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16or_W{1.data_type}V{2.data_type}V{3.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}.oracc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vlut16or_W{1.data_type}V{2.data_type}V{3.data_type}R{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vlutvw{0.data_type}.oracc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmax_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vmax{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmin_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vmin{0.data_type}{0.width_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpabus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpabus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpabus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpabus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpabus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpabus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpabus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpabus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpabus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpabus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::I8x256]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U8x256]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpab{1.kind}{2.kind}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpahb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpahb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpahb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpahb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpa_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpahb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpahb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpahb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpahb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpahb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpaacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpahb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::U8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}us{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::I8x128,&::U8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x64,&::U16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}us.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpybusv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpybusv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpybusv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpybusv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpybusv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::U8x128,&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpybusv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpybusv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpybusv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpybusv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpybusv.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}v{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U16x128,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x64,&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}V{3.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}v.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vmpye_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyewuh{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpye_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyewuh{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpye_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyewuh{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpye_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyewuh{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpye_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyewuh{0.width_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}sat.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}sat.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}sat.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}sat.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}sat.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}srs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}srs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}srs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}srs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}srs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}ss{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}ss{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}ss{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}ss{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}R{1.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}ss{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}vsrs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}vsrs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}vsrs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}vsrs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpy_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}vsrs{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyieo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyieo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyieo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyieo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyieo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyieacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyie{2.data_type}{3.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyie_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyie{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyie_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyie{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyie_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyie{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyie_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyie{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyie_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyie{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x64,&::I16x64,&::U32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}b.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rh{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}h.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyi_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I32x32,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyiacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyi{1.data_type}ub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_rnd_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.rnd.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyo_V{1.data_type}V{2.data_type}_s1_sat_shift{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyo{1.data_type}{2.data_type}.sacc{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyio_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I16x64]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vmpyio{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyio_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vmpyio{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyio_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vmpyio{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyio_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vmpyio{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vmpyio_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vmpyio{1.data_type}{2.data_type}{0.width_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpy_V{1.data_type}R{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U16x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x64,&::U16x64,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vmpyacc_W{1.data_type}V{2.data_type}R{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vmpy{2.data_type}.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vmux_QVV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U32x32,&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vmux{0.width_suffix}"")
        }
        """"V{0.data_type}_vmux_QVV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vmux{0.width_suffix}"")
        }
        """"V{0.data_type}_vmux_QVV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vmux{0.width_suffix}"")
        }
        """"V{0.data_type}_vmux_QVV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vmux{0.width_suffix}"")
        }
        """"V{0.data_type}_vmux_QVV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vmux{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x32,&::U32x32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnavg_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vnavg{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vnormamt_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vnormamt{0.data_type}{0.width_suffix}"")
        }
        """"V_vnot_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vnot{0.width_suffix}"")
        }
        """"V_vnot_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vnot{0.width_suffix}"")
        }
        """"V_vnot_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vnot{0.width_suffix}"")
        }
        """"V_vnot_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vnot{0.width_suffix}"")
        }
        """"V_vnot_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vnot{0.width_suffix}"")
        }
        """"V_vor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vor{0.width_suffix}"")
        }
        """"V_vor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vor{0.width_suffix}"")
        }
        """"V_vor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vor{0.width_suffix}"")
        }
        """"V_vor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vor{0.width_suffix}"")
        }
        """"V_vor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vor{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacke_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}e{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpacko_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}o{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpack_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vpack{1.data_type}{0.data_type}.sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vpopcount_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vpopcount{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vpopcount_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vpopcount{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vpopcount_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vpopcount{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vpopcount_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vpopcount{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vpopcount_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vpopcount{0.data_type}{0.width_suffix}"")
        }
        """"V_vrdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vrdelta{0.width_suffix}"")
        }
        """"V_vrdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vrdelta{0.width_suffix}"")
        }
        """"V_vrdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vrdelta{0.width_suffix}"")
        }
        """"V_vrdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vrdelta{0.width_suffix}"")
        }
        """"V_vrdelta_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vrdelta{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpybus{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::U8x128,&::U32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpybus.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rb{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpybus.acc{0.width_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybusi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vrmpybusi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vrmpybusi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybusi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybusi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::U8x256,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybusi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vrmpybusi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vrmpybusi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybusi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RbI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybusi.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::I8x128]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybusv{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybusv{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybusv{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpybusv{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpybusv{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::U8x128,&::I8x128]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpybusv.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpybusv.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpybusv.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpybusv.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpybusv.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x32,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x32,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vrmpy{1.data_type}v.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpyub{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpyub{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpyub{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vrmpyub{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpy_V{1.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vrmpyub{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x32,&::U8x128,&::U32]; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpyub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpyub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpyub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.hexagon.V6."vrmpyub.acc{0.width_suffix}"")
        }
        """"V{0.data_type}_vrmpyacc_V{1.data_type}V{2.data_type}Rub{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.hexagon.V6."vrmpyub.acc{0.width_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpyubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vrmpyubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vrmpyubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpyubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpy_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpyubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x64,&::U8x256,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrmpyubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vrmpyubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vrmpyubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrmpyubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrmpyacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrmpyubi.acc{0.widthd_suffix}"")
        }
        """"V_vror_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vror{0.width_suffix}"")
        }
        """"V_vror_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vror{0.width_suffix}"")
        }
        """"V_vror_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vror{0.width_suffix}"")
        }
        """"V_vror_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vror{0.width_suffix}"")
        }
        """"V_vror_VR{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vror{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vround_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vround{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"W{0.data_type}_vrsad_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrsadubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsad_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vrsadubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsad_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vrsadubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsad_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrsadubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsad_W{1.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrsadubi{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsadacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x64,&::U8x256,&::U32]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vrsadubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsadacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vrsadubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsadacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vrsadubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsadacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vrsadubi.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vrsadacc_W{1.data_type}W{2.data_type}RubI{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vrsadubi.acc{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsat_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vsat{1.data_type}{0.data_type}{0.width_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vs{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x64]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vzxt_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vz{1.data_type_plain}{0.widthd_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condacc_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vadd{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}q{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_condnac_QnV{2.data_type}V{3.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}nq{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vshufe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vshufe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vshufe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vshufe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vshufe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vshufo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vshufo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vshufo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vshufo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vshufo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuff_V{1.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vshuff{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vshuffe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vshuffe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vshuffe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vshuffe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vshuffe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vshuffo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vshuffo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vshuffo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vshuffo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffo_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vshuffo{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vshuffoe_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vshuffoe{1.data_type}{0.width_suffix}"")
        }
        """"W_vshuff_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x128,&::U8x128,&::U32]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vshufvvd{0.widthd_suffix}"")
        }
        """"W_vshuff_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vshufvvd{0.widthd_suffix}"")
        }
        """"W_vshuff_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vshufvvd{0.widthd_suffix}"")
        }
        """"W_vshuff_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vshufvvd{0.widthd_suffix}"")
        }
        """"W_vshuff_VVR{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vshufvvd{0.widthd_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x128,&::I8x128]; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x64,&::I16x64]; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x32,&::I32x32]; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"V{0.data_type}_vsub_V{1.data_type}V{2.data_type}_sat{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat{0.width_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x256,&::I8x256]; &INPUTS },
            output: &&::I8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::I16x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::I32x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x512,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::I16x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::I32x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U8x256]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x128,&::U16x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vsub_W{1.data_type}W{2.data_type}_sat{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vsub{0.data_type}sat.dv{0.widthd_suffix}"")
        }
        """"W_vswap_QVV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U32x4,&::U8x128,&::U8x128]; &INPUTS },
            output: &&::U8x256,
            definition: Named(""llvm.hexagon.V6."vswap{0.widthd_suffix}"")
        }
        """"W_vswap_QVV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.hexagon.V6."vswap{0.widthd_suffix}"")
        }
        """"W_vswap_QVV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x512,
            definition: Named(""llvm.hexagon.V6."vswap{0.widthd_suffix}"")
        }
        """"W_vswap_QVV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x128,
            definition: Named(""llvm.hexagon.V6."vswap{0.widthd_suffix}"")
        }
        """"W_vswap_QVV{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.hexagon.V6."vswap{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vtmpyb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vtmpyb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vtmpyb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vtmpyb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vtmpyb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::I8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vtmpyb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vtmpyb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vtmpyb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vtmpyb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vtmpyb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vtmpybus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vtmpybus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vtmpybus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vtmpybus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vtmpybus{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I16x128,&::U8x256,&::U32]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vtmpybus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vtmpybus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vtmpybus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vtmpybus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vtmpybus.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vtmpyhb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vtmpyhb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vtmpyhb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vtmpyhb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpy_W{1.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vtmpyhb{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x128]; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x64]; &INPUTS },
            output: &&::U32x64,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x256,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x128,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x32,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpack_V{1.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.hexagon.V6."vunpack{1.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x128,&::I8x128]; &INPUTS },
            output: &&::I16x128,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x64,&::I16x64]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x256,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x64,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vunpackoor_W{1.data_type}V{2.data_type}{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vunpacko{2.data_type}{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I32x64,&::I16x128,&::U32]; &INPUTS },
            output: &&::I32x64,
            definition: Named(""llvm.hexagon.V6."vtmpyhb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.hexagon.V6."vtmpyhb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x128,
            definition: Named(""llvm.hexagon.V6."vtmpyhb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x32,
            definition: Named(""llvm.hexagon.V6."vtmpyhb.acc{0.widthd_suffix}"")
        }
        """"W{0.data_type}_vtmpyacc_W{1.data_type}W{2.data_type}Rb{0.widthd_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.hexagon.V6."vtmpyhb.acc{0.widthd_suffix}"")
        }
        """"V_vxor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x64,&::U16x64]; &INPUTS },
            output: &&::U16x64,
            definition: Named(""llvm.hexagon.V6."vxor{0.width_suffix}"")
        }
        """"V_vxor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.hexagon.V6."vxor{0.width_suffix}"")
        }
        """"V_vxor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x128,
            definition: Named(""llvm.hexagon.V6."vxor{0.width_suffix}"")
        }
        """"V_vxor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.hexagon.V6."vxor{0.width_suffix}"")
        }
        """"V_vxor_VV{0.width_b}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.hexagon.V6."vxor{0.width_suffix}"")
        }

        _ => return None,
    })
}
