--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[8].Ring/c<1>                 SLICE_X17Y81.B    SLICE_X16Y81.A1  !
 ! Ring[9].Ring/c<1>                 SLICE_X19Y82.C    SLICE_X16Y81.B2  !
 ! Ring[10].Ring/c<1>                SLICE_X18Y81.A    SLICE_X16Y81.C1  !
 ! Ring[11].Ring/c<1>                SLICE_X19Y82.D    SLICE_X16Y81.D4  !
 ! Ring[12].Ring/c<1>                SLICE_X17Y83.A    SLICE_X16Y82.A4  !
 ! Ring[13].Ring/c<1>                SLICE_X19Y82.A    SLICE_X16Y82.B6  !
 ! Ring[14].Ring/c<1>                SLICE_X17Y83.B    SLICE_X16Y82.C5  !
 ! Ring[15].Ring/c<1>                SLICE_X16Y84.A    SLICE_X16Y82.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X21Y76.C    SLICE_X20Y76.A3  !
 ! Ring[5].Ring/c<1>                 SLICE_X23Y77.B    SLICE_X20Y76.B5  !
 ! Ring[6].Ring/c<1>                 SLICE_X21Y77.C    SLICE_X20Y76.C6  !
 ! Ring[7].Ring/c<1>                 SLICE_X20Y77.C    SLICE_X20Y76.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X23Y78.B    SLICE_X22Y77.A3  !
 ! Ring[1].Ring/c<1>                 SLICE_X20Y78.C    SLICE_X22Y77.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X23Y77.A    SLICE_X22Y77.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X21Y78.C    SLICE_X22Y77.D6  !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y66.D     SLICE_X0Y66.A5   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y65.A     SLICE_X0Y66.B4   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y65.D     SLICE_X0Y66.C1   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y65.D     SLICE_X0Y66.D6   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y72.A     SLICE_X0Y73.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y72.B     SLICE_X0Y73.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X0Y72.C     SLICE_X0Y73.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y73.C     SLICE_X0Y73.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y74.C     SLICE_X0Y74.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y74.B     SLICE_X0Y74.B5   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y75.B     SLICE_X0Y74.C1   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y75.B     SLICE_X0Y74.D5   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y67.B     SLICE_X1Y68.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y66.B     SLICE_X1Y68.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y67.C     SLICE_X1Y68.C2   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y68.C     SLICE_X1Y68.D1   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y92.D     SLICE_X0Y91.A5   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y91.D     SLICE_X0Y91.B1   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y92.B     SLICE_X0Y91.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y93.A     SLICE_X0Y91.D4   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y93.C     SLICE_X0Y92.A1   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y92.A     SLICE_X0Y92.B3   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y94.A     SLICE_X0Y92.C4   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y93.D     SLICE_X0Y92.D4   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y80.A     SLICE_X2Y81.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y81.B     SLICE_X2Y81.B3   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y81.A     SLICE_X2Y81.C2   !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y81.C     SLICE_X2Y81.D6   !
 ! Ring[4].Ring/c<1>                 SLICE_X2Y82.A     SLICE_X2Y83.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y83.B     SLICE_X2Y83.B3   !
 ! Ring[6].Ring/c<1>                 SLICE_X3Y83.A     SLICE_X2Y83.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y83.A     SLICE_X2Y83.D2   !
 ! Ring[0].Ring/c<1>                 SLICE_X7Y100.B    SLICE_X6Y101.A4  !
 ! Ring[1].Ring/c<1>                 SLICE_X7Y101.D    SLICE_X6Y101.B1  !
 ! Ring[2].Ring/c<1>                 SLICE_X7Y101.A    SLICE_X6Y101.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X7Y104.D    SLICE_X6Y101.D6  !
 ! Ring[4].Ring/c<1>                 SLICE_X6Y104.C    SLICE_X6Y103.A3  !
 ! Ring[5].Ring/c<1>                 SLICE_X6Y104.A    SLICE_X6Y103.B2  !
 ! Ring[6].Ring/c<1>                 SLICE_X7Y103.C    SLICE_X6Y103.C5  !
 ! Ring[7].Ring/c<1>                 SLICE_X7Y104.B    SLICE_X6Y103.D1  !
 ! Ring[8].Ring/c<1>                 SLICE_X7Y114.A    SLICE_X6Y114.A6  !
 ! Ring[9].Ring/c<1>                 SLICE_X6Y115.B    SLICE_X6Y114.B3  !
 ! Ring[10].Ring/c<1>                SLICE_X6Y117.C    SLICE_X6Y114.C4  !
 ! Ring[11].Ring/c<1>                SLICE_X6Y115.A    SLICE_X6Y114.D4  !
 ! Ring[12].Ring/c<1>                SLICE_X6Y115.D    SLICE_X6Y116.A6  !
 ! Ring[13].Ring/c<1>                SLICE_X6Y117.B    SLICE_X6Y116.B3  !
 ! Ring[14].Ring/c<1>                SLICE_X7Y118.A    SLICE_X6Y116.C1  !
 ! Ring[15].Ring/c<1>                SLICE_X7Y116.C    SLICE_X6Y116.D1  !
 ! Ring[0].Ring/c<1>                 SLICE_X9Y79.A     SLICE_X8Y80.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X8Y79.B     SLICE_X8Y80.B3   !
 ! Ring[2].Ring/c<1>                 SLICE_X9Y79.D     SLICE_X8Y80.C1   !
 ! Ring[3].Ring/c<1>                 SLICE_X9Y80.D     SLICE_X8Y80.D6   !
 ! Ring[8].Ring/c<1>                 SLICE_X9Y90.D     SLICE_X8Y90.A5   !
 ! Ring[9].Ring/c<1>                 SLICE_X9Y91.B     SLICE_X8Y90.B6   !
 ! Ring[10].Ring/c<1>                SLICE_X8Y93.A     SLICE_X8Y90.C4   !
 ! Ring[11].Ring/c<1>                SLICE_X9Y91.C     SLICE_X8Y90.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X9Y92.C     SLICE_X8Y91.A1   !
 ! Ring[13].Ring/c<1>                SLICE_X9Y91.D     SLICE_X8Y91.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X9Y92.D     SLICE_X8Y91.C3   !
 ! Ring[15].Ring/c<1>                SLICE_X10Y92.A    SLICE_X8Y91.D1   !
 ! Ring[4].Ring/c<1>                 SLICE_X10Y80.B    SLICE_X10Y81.A3  !
 ! Ring[5].Ring/c<1>                 SLICE_X11Y82.B    SLICE_X10Y81.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X11Y81.A    SLICE_X10Y81.C1  !
 ! Ring[7].Ring/c<1>                 SLICE_X11Y81.D    SLICE_X10Y81.D6  !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y38.C     SLICE_X0Y39.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y38.C     SLICE_X0Y39.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X0Y38.A     SLICE_X0Y39.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y38.D     SLICE_X0Y39.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y39.C     SLICE_X0Y40.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y41.C     SLICE_X0Y40.B3   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y41.A     SLICE_X0Y40.C2   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y41.D     SLICE_X0Y40.D6   !
 ! Ring[0].Ring/c<1>                 SLICE_X5Y42.A     SLICE_X6Y43.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X4Y43.A     SLICE_X6Y43.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X4Y43.C     SLICE_X6Y43.C5   !
 ! Ring[3].Ring/c<1>                 SLICE_X4Y43.B     SLICE_X6Y43.D6   !
 ! Ring[4].Ring/c<1>                 SLICE_X9Y42.A     SLICE_X8Y42.A6   !
 ! Ring[5].Ring/c<1>                 SLICE_X7Y41.D     SLICE_X8Y42.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X7Y42.C     SLICE_X8Y42.C6   !
 ! Ring[7].Ring/c<1>                 SLICE_X8Y43.B     SLICE_X8Y42.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X11Y72.D    SLICE_X11Y71.A5  !
 ! Ring[13].Ring/c<1>                SLICE_X10Y71.B    SLICE_X11Y71.B5  !
 ! Ring[14].Ring/c<1>                SLICE_X11Y72.B    SLICE_X11Y71.C5  !
 ! Ring[15].Ring/c<1>                SLICE_X11Y72.C    SLICE_X11Y71.D6  !
 ! Ring[8].Ring/c<1>                 SLICE_X13Y70.B    SLICE_X13Y71.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X12Y70.A    SLICE_X13Y71.B4  !
 ! Ring[10].Ring/c<1>                SLICE_X12Y70.C    SLICE_X13Y71.C5  !
 ! Ring[11].Ring/c<1>                SLICE_X11Y70.A    SLICE_X13Y71.D2  !
 ! Ring[4].Ring/c<1>                 SLICE_X21Y71.B    SLICE_X18Y71.A4  !
 ! Ring[5].Ring/c<1>                 SLICE_X21Y74.A    SLICE_X18Y71.B5  !
 ! Ring[6].Ring/c<1>                 SLICE_X20Y73.D    SLICE_X18Y71.C4  !
 ! Ring[7].Ring/c<1>                 SLICE_X22Y72.A    SLICE_X18Y71.D4  !
 ! Ring[0].Ring/c<1>                 SLICE_X21Y73.A    SLICE_X20Y71.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X20Y73.B    SLICE_X20Y71.B5  !
 ! Ring[2].Ring/c<1>                 SLICE_X20Y72.D    SLICE_X20Y71.C4  !
 ! Ring[3].Ring/c<1>                 SLICE_X21Y72.D    SLICE_X20Y71.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X1Y56.B     SLICE_X1Y57.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X3Y57.A     SLICE_X1Y57.B6   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y57.B     SLICE_X1Y57.C6   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y57.D     SLICE_X1Y57.D6   !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y56.C     SLICE_X1Y58.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y57.C     SLICE_X1Y58.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y57.C     SLICE_X1Y58.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y58.C     SLICE_X1Y58.D1   !
 ! Ring[0].Ring/c<1>                 SLICE_X9Y59.A     SLICE_X8Y60.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X9Y60.C     SLICE_X8Y60.B6   !
 ! Ring[2].Ring/c<1>                 SLICE_X9Y58.A     SLICE_X8Y60.C5   !
 ! Ring[3].Ring/c<1>                 SLICE_X9Y60.D     SLICE_X8Y60.D6   !
 ! Ring[4].Ring/c<1>                 SLICE_X8Y62.B     SLICE_X8Y61.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X9Y63.A     SLICE_X8Y61.B6   !
 ! Ring[6].Ring/c<1>                 SLICE_X9Y63.B     SLICE_X8Y61.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X9Y61.D     SLICE_X8Y61.D6   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 122650 paths analyzed, 3865 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.872ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_21 (SLICE_X107Y63.D3), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.770ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (1.377 - 1.397)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6
    SLICE_X84Y62.C2      net (fanout=27)       1.374   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<6>
    SLICE_X84Y62.C       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X95Y69.A1      net (fanout=16)       1.698   E2M/EC/rx_state_cmp_gt0003
    SLICE_X95Y69.A       Tilo                  0.094   E2M/EC/rx_state_mux0000<2>318
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X99Y67.A6      net (fanout=10)       0.475   E2M/EC/N186
    SLICE_X99Y67.A       Tilo                  0.094   N1014
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X100Y65.A4     net (fanout=1)        0.948   N1014
    SLICE_X100Y65.A      Tilo                  0.094   N648
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X106Y68.B2     net (fanout=97)       1.526   E2M/EC/N1621
    SLICE_X106Y68.B      Tilo                  0.094   N720
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X107Y63.D3     net (fanout=1)        0.780   N720
    SLICE_X107Y63.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (0.969ns logic, 6.801ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (1.377 - 1.397)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7
    SLICE_X84Y62.C4      net (fanout=26)       1.143   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
    SLICE_X84Y62.C       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X95Y69.A1      net (fanout=16)       1.698   E2M/EC/rx_state_cmp_gt0003
    SLICE_X95Y69.A       Tilo                  0.094   E2M/EC/rx_state_mux0000<2>318
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X99Y67.A6      net (fanout=10)       0.475   E2M/EC/N186
    SLICE_X99Y67.A       Tilo                  0.094   N1014
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X100Y65.A4     net (fanout=1)        0.948   N1014
    SLICE_X100Y65.A      Tilo                  0.094   N648
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X106Y68.B2     net (fanout=97)       1.526   E2M/EC/N1621
    SLICE_X106Y68.B      Tilo                  0.094   N720
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X107Y63.D3     net (fanout=1)        0.780   N720
    SLICE_X107Y63.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (0.969ns logic, 6.570ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_17 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_21 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.504ns (Levels of Logic = 6)
  Clock Path Skew:      -0.037ns (1.377 - 1.414)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_17 to E2M/EC/tx_header_buffer_dest_add_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y59.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<18>
                                                       E2M/EC/rx_mem_length_17
    SLICE_X74Y53.C3      net (fanout=9)        1.736   E2M/EC/rx_mem_length<17>
    SLICE_X74Y53.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0032163
                                                       E2M/EC/rx_state_cmp_eq0032163
    SLICE_X79Y61.A6      net (fanout=1)        0.762   E2M/EC/rx_state_cmp_eq0032163
    SLICE_X79Y61.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq003270
                                                       E2M/EC/rx_state_cmp_eq0032261
    SLICE_X97Y65.D6      net (fanout=21)       1.003   E2M/EC/rx_state_cmp_eq0032
    SLICE_X97Y65.D       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X100Y65.A6     net (fanout=5)        0.749   E2M/EC/N137
    SLICE_X100Y65.A      Tilo                  0.094   N648
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X106Y68.B2     net (fanout=97)       1.526   E2M/EC/N1621
    SLICE_X106Y68.B      Tilo                  0.094   N720
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>30_SW1
    SLICE_X107Y63.D3     net (fanout=1)        0.780   N720
    SLICE_X107Y63.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<21>35
                                                       E2M/EC/tx_header_buffer_dest_add_21
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (0.948ns logic, 6.556ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X87Y72.D3), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_14 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.662ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (1.248 - 1.356)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_14 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y44.AQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_14
    SLICE_X72Y44.B1      net (fanout=4)        1.177   E2M/EC/tx_read_len<14>
    SLICE_X72Y44.B       Tilo                  0.094   N1051
                                                       E2M/EC/tx_read_len_cmp_eq0000135
    SLICE_X75Y51.C5      net (fanout=4)        0.833   E2M/EC/tx_read_len_cmp_eq0000135
    SLICE_X75Y51.C       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_read_len_cmp_eq0000190
    SLICE_X89Y63.B5      net (fanout=35)       1.927   E2M/EC/tx_state_and0001
    SLICE_X89Y63.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X90Y79.A1      net (fanout=3)        1.886   E2M/EC/tx_header_buffer_dest_add_mux0000<0>137
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (0.854ns logic, 6.808ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_29 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.399ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (1.248 - 1.371)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_29 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y54.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<30>
                                                       E2M/EC/tx_curr_bytes_left_29
    SLICE_X71Y53.A1      net (fanout=4)        1.023   E2M/EC/tx_curr_bytes_left<29>
    SLICE_X71Y53.A       Tilo                  0.094   E2M/EC/N52
                                                       E2M/EC/tx_state_cmp_eq0027239
    SLICE_X79Y53.C1      net (fanout=1)        1.139   E2M/EC/tx_state_cmp_eq0027239
    SLICE_X79Y53.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027261
    SLICE_X89Y63.B1      net (fanout=26)       1.512   E2M/EC/tx_state_cmp_eq0027
    SLICE_X89Y63.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X90Y79.A1      net (fanout=3)        1.886   E2M/EC/tx_header_buffer_dest_add_mux0000<0>137
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (0.854ns logic, 6.545ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_18 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.396ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.248 - 1.357)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_18 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<17>
                                                       E2M/EC/tx_curr_bytes_left_18
    SLICE_X73Y52.A1      net (fanout=4)        1.322   E2M/EC/tx_curr_bytes_left<18>
    SLICE_X73Y52.A       Tilo                  0.094   E2M/EC/userRunClearToggleControllerSide<1>
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X79Y53.C4      net (fanout=1)        0.837   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X79Y53.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027261
    SLICE_X89Y63.B1      net (fanout=26)       1.512   E2M/EC/tx_state_cmp_eq0027
    SLICE_X89Y63.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X90Y79.A1      net (fanout=3)        1.886   E2M/EC/tx_header_buffer_dest_add_mux0000<0>137
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (0.854ns logic, 6.542ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_36 (SLICE_X106Y77.B1), 281 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.748ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (1.405 - 1.397)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6
    SLICE_X84Y62.C2      net (fanout=27)       1.374   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<6>
    SLICE_X84Y62.C       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X95Y69.A1      net (fanout=16)       1.698   E2M/EC/rx_state_cmp_gt0003
    SLICE_X95Y69.A       Tilo                  0.094   E2M/EC/rx_state_mux0000<2>318
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X99Y67.A6      net (fanout=10)       0.475   E2M/EC/N186
    SLICE_X99Y67.A       Tilo                  0.094   N1014
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X100Y65.A4     net (fanout=1)        0.948   N1014
    SLICE_X100Y65.A      Tilo                  0.094   N648
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X106Y73.D4     net (fanout=97)       1.102   E2M/EC/N1621
    SLICE_X106Y73.D      Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X106Y77.B1     net (fanout=25)       1.183   E2M/EC/N01
    SLICE_X106Y77.CLK    Tas                   0.027   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (0.968ns logic, 6.780ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.684ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (1.405 - 1.397)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4
    SLICE_X96Y67.B1      net (fanout=43)       2.362   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<4>
    SLICE_X96Y67.B       Tilo                  0.094   E2M/EC/rx_state_mux0000<2>53
                                                       E2M/EC/tx_header_counter_mux0000<4>164
    SLICE_X96Y67.A5      net (fanout=18)       0.287   E2M/EC/tx_header_counter_mux0000<4>164
    SLICE_X96Y67.A       Tilo                  0.094   E2M/EC/rx_state_mux0000<2>53
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X99Y69.D2      net (fanout=2)        0.914   N615
    SLICE_X99Y69.D       Tilo                  0.094   N1010
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>117_SW1
    SLICE_X99Y69.C1      net (fanout=1)        1.001   N1010
    SLICE_X99Y69.C       Tilo                  0.094   N1010
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>117
    SLICE_X106Y73.D6     net (fanout=1)        0.969   E2M/EC/tx_header_buffer_dest_add_mux0000<0>117
    SLICE_X106Y73.D      Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X106Y77.B1     net (fanout=25)       1.183   E2M/EC/N01
    SLICE_X106Y77.CLK    Tas                   0.027   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (0.968ns logic, 6.716ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_14 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.639ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (1.405 - 1.356)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_14 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y44.AQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_14
    SLICE_X72Y44.B1      net (fanout=4)        1.177   E2M/EC/tx_read_len<14>
    SLICE_X72Y44.B       Tilo                  0.094   N1051
                                                       E2M/EC/tx_read_len_cmp_eq0000135
    SLICE_X75Y51.C5      net (fanout=4)        0.833   E2M/EC/tx_read_len_cmp_eq0000135
    SLICE_X75Y51.C       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_read_len_cmp_eq0000190
    SLICE_X89Y63.B5      net (fanout=35)       1.927   E2M/EC/tx_state_and0001
    SLICE_X89Y63.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X106Y73.D5     net (fanout=3)        1.666   E2M/EC/tx_header_buffer_dest_add_mux0000<0>137
    SLICE_X106Y73.D      Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X106Y77.B1     net (fanout=25)       1.183   E2M/EC/N01
    SLICE_X106Y77.CLK    Tas                   0.027   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (0.853ns logic, 6.786ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y15.ADDRAU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_address_7 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.232ns (1.407 - 1.175)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_address_7 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y81.AQ         Tcko                  0.414   E2M/EC/rx_reg_address<7>
                                                          E2M/EC/rx_reg_address_7
    RAMB36_X2Y15.ADDRAU12   net (fanout=5)        0.463   E2M/EC/rx_reg_address<7>
    RAMB36_X2Y15.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.583ns (0.120ns logic, 0.463ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_0 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.775 - 0.616)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_0 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y81.AQ         Tcko                  0.414   E2M/EC/ethToFifoData<3>
                                                          E2M/EC/ethToFifoData_0
    RAMB36_X3Y16.DIADIL0    net (fanout=3)        0.385   E2M/EC/ethToFifoData<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.513ns (0.128ns logic, 0.385ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y15.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_address_7 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (1.403 - 1.175)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_address_7 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y81.AQ         Tcko                  0.414   E2M/EC/rx_reg_address<7>
                                                          E2M/EC/rx_reg_address_7
    RAMB36_X2Y15.ADDRAL12   net (fanout=5)        0.463   E2M/EC/rx_reg_address<7>
    RAMB36_X2Y15.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.583ns (0.120ns logic, 0.463ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_GTX_CLK_0_OBUF/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X59Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X59Y63.BX      net (fanout=1)        0.307   E2M/delayCtrl0Reset<0>
    SLICE_X59Y63.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.439ns logic, 0.307ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X59Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X59Y63.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<0>
    SLICE_X59Y63.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 841 paths analyzed, 130 endpoints analyzed, 25 failing endpoints
 25 timing errors detected. (25 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.730ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_1 (SLICE_X67Y37.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_2 (FF)
  Destination:          E2M/EC/tx_max_output_address_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      -3.702ns (1.658 - 5.360)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_2 to E2M/EC/tx_max_output_address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y36.DQ      Tcko                  0.450   sh/outputMemoryWriteAdd<2>
                                                       sh/outputMemoryWriteAdd_2
    SLICE_X68Y36.B5      net (fanout=9)        0.577   sh/outputMemoryWriteAdd<2>
    SLICE_X68Y36.COUT    Topcyb                0.483   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<1>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_1
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.614ns logic, 1.179ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_4 (FF)
  Destination:          E2M/EC/tx_max_output_address_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_4 to E2M/EC/tx_max_output_address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y35.AQ      Tcko                  0.471   sh/outputMemoryWriteAdd<7>
                                                       sh/outputMemoryWriteAdd_4
    SLICE_X68Y36.C3      net (fanout=9)        0.633   sh/outputMemoryWriteAdd<4>
    SLICE_X68Y36.COUT    Topcyc                0.409   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<2>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_1
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.561ns logic, 1.235ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_0 (FF)
  Destination:          E2M/EC/tx_max_output_address_1 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.792ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_0 to E2M/EC/tx_max_output_address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y35.BQ      Tcko                  0.450   sh/outputMemoryWriteAdd<0>
                                                       sh/outputMemoryWriteAdd_0
    SLICE_X68Y36.A4      net (fanout=9)        0.560   sh/outputMemoryWriteAdd<0>
    SLICE_X68Y36.COUT    Topcya                0.499   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<0>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_1
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.630ns logic, 1.162ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_2 (SLICE_X67Y37.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_2 (FF)
  Destination:          E2M/EC/tx_max_output_address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      -3.702ns (1.658 - 5.360)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_2 to E2M/EC/tx_max_output_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y36.DQ      Tcko                  0.450   sh/outputMemoryWriteAdd<2>
                                                       sh/outputMemoryWriteAdd_2
    SLICE_X68Y36.B5      net (fanout=9)        0.577   sh/outputMemoryWriteAdd<2>
    SLICE_X68Y36.COUT    Topcyb                0.483   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<1>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.614ns logic, 1.179ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_4 (FF)
  Destination:          E2M/EC/tx_max_output_address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_4 to E2M/EC/tx_max_output_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y35.AQ      Tcko                  0.471   sh/outputMemoryWriteAdd<7>
                                                       sh/outputMemoryWriteAdd_4
    SLICE_X68Y36.C3      net (fanout=9)        0.633   sh/outputMemoryWriteAdd<4>
    SLICE_X68Y36.COUT    Topcyc                0.409   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<2>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.561ns logic, 1.235ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_0 (FF)
  Destination:          E2M/EC/tx_max_output_address_2 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.792ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_0 to E2M/EC/tx_max_output_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y35.BQ      Tcko                  0.450   sh/outputMemoryWriteAdd<0>
                                                       sh/outputMemoryWriteAdd_0
    SLICE_X68Y36.A4      net (fanout=9)        0.560   sh/outputMemoryWriteAdd<0>
    SLICE_X68Y36.COUT    Topcya                0.499   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<0>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.630ns logic, 1.162ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_3 (SLICE_X67Y37.CE), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_2 (FF)
  Destination:          E2M/EC/tx_max_output_address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      -3.702ns (1.658 - 5.360)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_2 to E2M/EC/tx_max_output_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y36.DQ      Tcko                  0.450   sh/outputMemoryWriteAdd<2>
                                                       sh/outputMemoryWriteAdd_2
    SLICE_X68Y36.B5      net (fanout=9)        0.577   sh/outputMemoryWriteAdd<2>
    SLICE_X68Y36.COUT    Topcyb                0.483   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<1>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_3
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.614ns logic, 1.179ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_4 (FF)
  Destination:          E2M/EC/tx_max_output_address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_4 to E2M/EC/tx_max_output_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y35.AQ      Tcko                  0.471   sh/outputMemoryWriteAdd<7>
                                                       sh/outputMemoryWriteAdd_4
    SLICE_X68Y36.C3      net (fanout=9)        0.633   sh/outputMemoryWriteAdd<4>
    SLICE_X68Y36.COUT    Topcyc                0.409   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<2>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_3
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.561ns logic, 1.235ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/outputMemoryWriteAdd_0 (FF)
  Destination:          E2M/EC/tx_max_output_address_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.792ns (Levels of Logic = 3)
  Clock Path Skew:      -3.699ns (1.658 - 5.357)
  Source Clock:         sh/clk_sh rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/outputMemoryWriteAdd_0 to E2M/EC/tx_max_output_address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y35.BQ      Tcko                  0.450   sh/outputMemoryWriteAdd<0>
                                                       sh/outputMemoryWriteAdd_0
    SLICE_X68Y36.A4      net (fanout=9)        0.560   sh/outputMemoryWriteAdd<0>
    SLICE_X68Y36.COUT    Topcya                0.499   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_lut<0>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<3>
    SLICE_X68Y37.CMUX    Tcinc                 0.358   sh/outputMemoryWriteAdd<12>
                                                       E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B6      net (fanout=1)        0.281   E2M/EC/Mcompar_tx_max_output_address_cmp_gt0000_cy<6>
    SLICE_X67Y37.B       Tilo                  0.094   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_and00001
    SLICE_X67Y37.CE      net (fanout=4)        0.321   E2M/EC/tx_max_output_address_and0000
    SLICE_X67Y37.CLK     Tceck                 0.229   E2M/EC/tx_max_output_address<4>
                                                       E2M/EC/tx_max_output_address_3
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.630ns logic, 1.162ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/softResetToggleUserSide_1 (SLICE_X64Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/softResetToggleUserSide_0 (FF)
  Destination:          E2M/EC/softResetToggleUserSide_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/softResetToggleUserSide_0 to E2M/EC/softResetToggleUserSide_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y49.CQ      Tcko                  0.433   E2M/EC/softResetToggleUserSide<1>
                                                       E2M/EC/softResetToggleUserSide_0
    SLICE_X64Y49.DX      net (fanout=3)        0.291   E2M/EC/softResetToggleUserSide<0>
    SLICE_X64Y49.CLK     Tckdi       (-Th)     0.230   E2M/EC/softResetToggleUserSide<1>
                                                       E2M/EC/softResetToggleUserSide_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.203ns logic, 0.291ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterSetToggleUserSide_1 (SLICE_X62Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterSetToggleUserSide_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterSetToggleUserSide_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y48.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X62Y48.BX      net (fanout=3)        0.326   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X62Y48.CLK     Tckdi       (-Th)     0.231   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.183ns logic, 0.326ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunClearToggle (SLICE_X62Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunClearToggle (FF)
  Destination:          E2M/EC/userRunClearToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunClearToggle to E2M/EC/userRunClearToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y44.AQ      Tcko                  0.414   E2M/EC/userRunClearToggle
                                                       E2M/EC/userRunClearToggle
    SLICE_X62Y44.A4      net (fanout=2)        0.349   E2M/EC/userRunClearToggle
    SLICE_X62Y44.CLK     Tah         (-Th)     0.197   E2M/EC/userRunClearToggle
                                                       E2M/EC/userRunClearToggle_not00011_INV_0
                                                       E2M/EC/userRunClearToggle
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.709 - 0.646)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X99Y90.CQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.ENBWRENL   net (fanout=2)        0.914   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.842ns (0.928ns logic, 0.914ns route)
                                                          (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.707 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y83.AQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL       net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.554ns (0.928ns logic, 0.626ns route)
                                                              (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.554ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.722 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y83.AQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL   net (fanout=2)        0.626   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.554ns (0.928ns logic, 0.626ns route)
                                                          (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.709 - 0.657)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y85.CQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y17.DIBDIL5    net (fanout=3)        0.580   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.372ns (0.792ns logic, 0.580ns route)
                                                          (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.762 - 0.608)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y86.AQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y17.DIBDIL0    net (fanout=3)        0.384   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.512ns (0.128ns logic, 0.384ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.762 - 0.608)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y86.BQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y17.DIBDIL1    net (fanout=3)        0.387   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.515ns (0.128ns logic, 0.387ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.762 - 0.608)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y86.DQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y17.DIBDIL3    net (fanout=3)        0.387   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.515ns (0.128ns logic, 0.387ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X88Y82.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.681ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.759ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.681ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.297   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (2.384ns logic, 1.297ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.384ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.193   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (2.191ns logic, 1.193ns route)
                                                       (64.7% logic, 35.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.877ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.563ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.877ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y90.DQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.474   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (2.403ns logic, 1.474ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.563ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.563ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y90.DQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.356   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (2.207ns logic, 1.356ns route)
                                                       (61.9% logic, 38.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.703ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.457ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y17.DIADIL10   net (fanout=1)        1.449   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.703ns (1.254ns logic, 1.449ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.527ns (requirement - data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    K6.I                    Tiopi                 0.901   sysACE_MPDATA<11>
                                                          sysACE_MPDATA<11>
                                                          E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB36_X3Y17.DIADIL11   net (fanout=1)        1.390   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.633ns (1.243ns logic, 1.390ns route)
                                                          (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.553ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y17.DIADIL9    net (fanout=1)        1.360   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.607ns (1.247ns logic, 1.360ns route)
                                                          (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.543ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y17.DIADIL0    net (fanout=1)        0.994   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.543ns (0.549ns logic, 0.994ns route)
                                                          (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL1), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.574ns (data path)
  Source:               sysACE_MPDATA<1> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<1> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T8.I                    Tiopi                 0.832   sysACE_MPDATA<1>
                                                          sysACE_MPDATA<1>
                                                          E2M/EC/sysACEIO/IOBUF_B1/IBUF
    RAMB36_X3Y17.DIADIL1    net (fanout=1)        1.028   E2M/EC/sysACE_MPDATA_Out<1>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.574ns (0.546ns logic, 1.028ns route)
                                                          (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X99Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X99Y90.C5      net (fanout=2)        0.830   E2M/EC/fromSysACEFifoFull
    SLICE_X99Y90.CLK     Tah         (-Th)     0.195   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.753ns logic, 0.830ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.621ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.901   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.668ns (0.767ns logic, 6.901ns route)
                                                           (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y193.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    TEMAC_X0Y0.PHYEMAC0RXD5  net (fanout=1)        6.307   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.074ns (0.767ns logic, 6.307ns route)
                                                           (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X2Y11.DIPADIPL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (1.502 - 1.202)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y64.AQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    RAMB36_X2Y11.DIPADIPL0  net (fanout=4)        0.574   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X2Y11.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.702ns (0.128ns logic, 0.574ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X2Y11.ADDRAL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.326ns (1.502 - 1.176)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y64.BQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1
    RAMB36_X2Y11.ADDRAL5    net (fanout=5)        0.625   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<1>
    RAMB36_X2Y11.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.745ns (0.120ns logic, 0.625ns route)
                                                          (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X2Y11.ADDRAL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.330ns (1.502 - 1.172)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y65.CQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6
    RAMB36_X2Y11.ADDRAL10   net (fanout=5)        0.633   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<6>
    RAMB36_X2Y11.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.753ns (0.120ns logic, 0.633ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X2Y11.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.224ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X98Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y43.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y37.AX      net (fanout=2)        0.782   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y37.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.442ns logic, 0.782ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X92Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y26.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y26.BX      net (fanout=2)        0.552   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y26.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.432ns logic, 0.552ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X94Y26.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y26.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X94Y26.C4      net (fanout=2)        0.384   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X94Y26.CLK     Tas                   0.029   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.479ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X100Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y36.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X100Y36.DX     net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X100Y36.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X100Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y26.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X100Y26.AX     net (fanout=2)        0.290   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X100Y26.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.178ns logic, 0.290ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X101Y26.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y26.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X101Y26.A4     net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X101Y26.CLK    Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.227ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X86Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y39.A4      net (fanout=3)        1.154   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y39.AMUX    Tilo                  0.374   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X86Y47.SR      net (fanout=1)        0.702   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X86Y47.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.371ns logic, 1.856ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X91Y38.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y38.C2      net (fanout=3)        1.244   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y38.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X91Y38.B3      net (fanout=1)        0.432   N16
    SLICE_X91Y38.CLK     Tas                   0.027   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.571ns logic, 1.676ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X95Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X95Y37.DX      net (fanout=3)        0.830   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X95Y37.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.452ns logic, 0.830ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X95Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X95Y37.DX      net (fanout=3)        0.764   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X95Y37.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.195ns logic, 0.764ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X91Y38.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y38.C2      net (fanout=3)        1.145   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X91Y38.C       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X91Y38.B3      net (fanout=1)        0.397   N16
    SLICE_X91Y38.CLK     Tah         (-Th)     0.196   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.305ns logic, 1.542ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X86Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y29.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y39.A4      net (fanout=3)        1.061   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y39.AMUX    Tilo                  0.344   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X86Y47.SR      net (fanout=1)        0.646   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X86Y47.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.966ns logic, 1.707ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.174ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X106Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B4     net (fanout=2)        0.387   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y27.A4     net (fanout=2)        1.074   N0
    SLICE_X105Y27.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X106Y35.A6     net (fanout=13)       0.718   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X106Y35.A      Tilo                  0.094   N119
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CE     net (fanout=4)        1.013   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.982ns logic, 3.192ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X106Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B4     net (fanout=2)        0.387   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y27.A4     net (fanout=2)        1.074   N0
    SLICE_X105Y27.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X106Y35.A6     net (fanout=13)       0.718   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X106Y35.A      Tilo                  0.094   N119
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CE     net (fanout=4)        1.013   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.982ns logic, 3.192ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X106Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y37.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B4     net (fanout=2)        0.387   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X104Y37.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y27.A4     net (fanout=2)        1.074   N0
    SLICE_X105Y27.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X106Y35.A6     net (fanout=13)       0.718   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X106Y35.A      Tilo                  0.094   N119
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CE     net (fanout=4)        1.013   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X106Y27.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.982ns logic, 3.192ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (SLICE_X105Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y23.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    SLICE_X105Y21.A6     net (fanout=2)        0.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<8>
    SLICE_X105Y21.CLK    Tah         (-Th)     0.071   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<8>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.362ns logic, 0.271ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X102Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.669ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y26.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X102Y25.CX     net (fanout=1)        0.454   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X102Y25.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.215ns logic, 0.454ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (SLICE_X105Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y22.CQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    SLICE_X105Y20.CX     net (fanout=2)        0.297   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<6>
    SLICE_X105Y20.CLK    Tckdi       (-Th)     0.045   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.388ns logic, 0.297ns route)
                                                       (56.6% logic, 43.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.268ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X104Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.153 - 0.141)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y27.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X104Y22.BX     net (fanout=1)        0.745   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X104Y22.CLK    Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.453ns logic, 0.745ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X104Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.153 - 0.141)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y27.CQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X104Y22.CX     net (fanout=1)        0.724   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X104Y22.CLK    Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.466ns logic, 0.724ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X105Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y24.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X105Y22.AX     net (fanout=1)        0.608   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X105Y22.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.463ns logic, 0.608ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X104Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.160 - 0.142)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y25.CQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X104Y23.CX     net (fanout=1)        0.287   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X104Y23.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.203ns logic, 0.287ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X105Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.017ns (0.163 - 0.146)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y24.CQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X105Y22.CX     net (fanout=1)        0.287   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X105Y22.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.215ns logic, 0.287ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X104Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.160 - 0.142)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y25.DQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X104Y23.DX     net (fanout=1)        0.395   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X104Y23.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.203ns logic, 0.395ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.931ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X79Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X79Y68.AX      net (fanout=2)        0.489   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X79Y68.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.442ns logic, 0.489ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X79Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X79Y68.AX      net (fanout=2)        0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X79Y68.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.185ns logic, 0.450ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.204ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X71Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (1.172 - 1.257)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y78.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X71Y80.DX      net (fanout=1)        0.632   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X71Y80.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.452ns logic, 0.632ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X69Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.482 - 0.518)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y74.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X69Y79.DX      net (fanout=1)        0.677   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X69Y79.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.452ns logic, 0.677ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X69Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.482 - 0.518)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y74.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X69Y79.BX      net (fanout=1)        0.674   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X69Y79.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.439ns logic, 0.674ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X80Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.050ns (0.573 - 0.523)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y68.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X80Y68.AX      net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X80Y68.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X70Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.180 - 0.166)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y76.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X70Y77.BX      net (fanout=1)        0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X70Y77.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.183ns logic, 0.294ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X70Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.180 - 0.166)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y76.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X70Y77.DX      net (fanout=1)        0.298   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X70Y77.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.195ns logic, 0.298ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 45836 paths analyzed, 600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.999ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_43 (SLICE_X90Y81.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_packet_payload_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_packet_payload_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.AQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_0
    SLICE_X98Y64.A5      net (fanout=40)       3.305   E2M/EC/tx_read_len<0>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X91Y81.C6      net (fanout=89)       2.011   E2M/EC/N305
    SLICE_X91Y81.C       Tilo                  0.094   E2M/EC/tx_packet_payload_43_mux000013
                                                       E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.C1      net (fanout=1)        1.044   E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_43_mux000067
                                                       E2M/EC/tx_packet_payload_43
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (0.761ns logic, 7.238ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_12 to E2M/EC/tx_packet_payload_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y47.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_12
    SLICE_X75Y48.A2      net (fanout=6)        1.486   E2M/EC/tx_curr_bytes_left<12>
    SLICE_X75Y48.A       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C2      net (fanout=1)        0.952   E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027261
    SLICE_X99Y64.A3      net (fanout=26)       1.510   E2M/EC/tx_state_cmp_eq0027
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X91Y81.C6      net (fanout=89)       2.011   E2M/EC/N305
    SLICE_X91Y81.C       Tilo                  0.094   E2M/EC/tx_packet_payload_43_mux000013
                                                       E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.C1      net (fanout=1)        1.044   E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_43_mux000067
                                                       E2M/EC/tx_packet_payload_43
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (0.855ns logic, 7.003ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_packet_payload_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X98Y64.A2      net (fanout=40)       3.052   E2M/EC/tx_read_len<1>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X91Y81.C6      net (fanout=89)       2.011   E2M/EC/N305
    SLICE_X91Y81.C       Tilo                  0.094   E2M/EC/tx_packet_payload_43_mux000013
                                                       E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.C1      net (fanout=1)        1.044   E2M/EC/tx_packet_payload_43_mux000013
    SLICE_X90Y81.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<44>
                                                       E2M/EC/tx_packet_payload_43_mux000067
                                                       E2M/EC/tx_packet_payload_43
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (0.761ns logic, 6.985ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_49 (SLICE_X91Y80.A6), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.970ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.AQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_0
    SLICE_X98Y64.A5      net (fanout=40)       3.305   E2M/EC/tx_read_len<0>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X90Y82.B1      net (fanout=89)       2.739   E2M/EC/N305
    SLICE_X90Y82.B       Tilo                  0.094   E2M/EC/tx_packet_payload_50_mux000013
                                                       E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.A6      net (fanout=1)        0.290   E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000067
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.970ns (0.758ns logic, 7.212ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_12 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y47.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_12
    SLICE_X75Y48.A2      net (fanout=6)        1.486   E2M/EC/tx_curr_bytes_left<12>
    SLICE_X75Y48.A       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C2      net (fanout=1)        0.952   E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027261
    SLICE_X99Y64.A3      net (fanout=26)       1.510   E2M/EC/tx_state_cmp_eq0027
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X90Y82.B1      net (fanout=89)       2.739   E2M/EC/N305
    SLICE_X90Y82.B       Tilo                  0.094   E2M/EC/tx_packet_payload_50_mux000013
                                                       E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.A6      net (fanout=1)        0.290   E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000067
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (0.852ns logic, 6.977ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X98Y64.A2      net (fanout=40)       3.052   E2M/EC/tx_read_len<1>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X90Y82.B1      net (fanout=89)       2.739   E2M/EC/N305
    SLICE_X90Y82.B       Tilo                  0.094   E2M/EC/tx_packet_payload_50_mux000013
                                                       E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.A6      net (fanout=1)        0.290   E2M/EC/tx_packet_payload_49_mux000013
    SLICE_X91Y80.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000067
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (0.758ns logic, 6.959ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_46 (SLICE_X89Y80.B3), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.964ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.AQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_0
    SLICE_X98Y64.A5      net (fanout=40)       3.305   E2M/EC/tx_read_len<0>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X88Y80.A1      net (fanout=89)       2.454   E2M/EC/N305
    SLICE_X88Y80.A       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000013
                                                       E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.B3      net (fanout=1)        0.568   E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000067
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.964ns (0.759ns logic, 7.205ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_12 to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y47.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_12
    SLICE_X75Y48.A2      net (fanout=6)        1.486   E2M/EC/tx_curr_bytes_left<12>
    SLICE_X75Y48.A       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C2      net (fanout=1)        0.952   E2M/EC/tx_state_cmp_eq002770
    SLICE_X79Y53.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027261
    SLICE_X99Y64.A3      net (fanout=26)       1.510   E2M/EC/tx_state_cmp_eq0027
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X88Y80.A1      net (fanout=89)       2.454   E2M/EC/N305
    SLICE_X88Y80.A       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000013
                                                       E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.B3      net (fanout=1)        0.568   E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000067
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (0.853ns logic, 6.970ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_packet_payload_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y46.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X98Y64.A2      net (fanout=40)       3.052   E2M/EC/tx_read_len<1>
    SLICE_X98Y64.A       Tilo                  0.094   N346
                                                       E2M/EC/N305_SW0
    SLICE_X99Y64.A2      net (fanout=1)        0.878   N346
    SLICE_X99Y64.A       Tilo                  0.094   E2M/EC/N225
                                                       E2M/EC/N305
    SLICE_X88Y80.A1      net (fanout=89)       2.454   E2M/EC/N305
    SLICE_X88Y80.A       Tilo                  0.094   E2M/EC/tx_packet_payload_46_mux000013
                                                       E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.B3      net (fanout=1)        0.568   E2M/EC/tx_packet_payload_46_mux000013
    SLICE_X89Y80.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<48>
                                                       E2M/EC/tx_packet_payload_46_mux000067
                                                       E2M/EC/tx_packet_payload_46
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (0.759ns logic, 6.952ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X80Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y55.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X80Y55.A6      net (fanout=2)        0.272   E2M/EC/tx_header_buffer_len<3>
    SLICE_X80Y55.CLK     Tah         (-Th)     0.219   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_11 (SLICE_X65Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_11 to E2M/EC/tx_packet_payload_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.DQ      Tcko                  0.414   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_11
    SLICE_X65Y51.D6      net (fanout=2)        0.260   E2M/EC/tx_packet_payload<11>
    SLICE_X65Y51.CLK     Tah         (-Th)     0.195   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_11_mux0000
                                                       E2M/EC/tx_packet_payload_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.219ns logic, 0.260ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X81Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y55.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X81Y56.A6      net (fanout=2)        0.266   E2M/EC/tx_header_buffer_len<7>
    SLICE_X81Y56.CLK     Tah         (-Th)     0.197   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.217ns logic, 0.266ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.721ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X63Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y48.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X63Y46.A4      net (fanout=3)        0.662   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X63Y46.A       Tilo                  0.094   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X63Y46.CE      net (fanout=1)        0.286   E2M/EC/userLogicReset_not0001
    SLICE_X63Y46.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.773ns logic, 0.948ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X63Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y48.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X65Y46.A6      net (fanout=3)        0.462   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X65Y46.A       Tilo                  0.094   E2M/EC/userLogicReset_or0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X63Y45.CE      net (fanout=1)        0.428   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X63Y45.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.773ns logic, 0.890ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X63Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y48.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X65Y46.A6      net (fanout=3)        0.425   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X65Y46.A       Tilo                  0.087   E2M/EC/userLogicReset_or0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X63Y45.CE      net (fanout=1)        0.394   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X63Y45.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.547ns logic, 0.819ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X63Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y48.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X63Y46.A4      net (fanout=3)        0.609   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X63Y46.A       Tilo                  0.087   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X63Y46.CE      net (fanout=1)        0.263   E2M/EC/userLogicReset_not0001
    SLICE_X63Y46.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.547ns logic, 0.872ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11720 paths analyzed, 3294 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.628ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_43 (SLICE_X107Y73.A1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.D2      net (fanout=58)       2.332   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Topdc                 0.389   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X107Y73.A1     net (fanout=24)       0.961   E2M/EC/N13
    SLICE_X107Y73.CLK    Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (1.053ns logic, 6.575ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.C2      net (fanout=58)       2.328   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Tilo                  0.392   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X107Y73.A1     net (fanout=24)       0.961   E2M/EC/N13
    SLICE_X107Y73.CLK    Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.056ns logic, 6.571ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B2      net (fanout=45)       1.566   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.D2      net (fanout=58)       2.332   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Topdc                 0.389   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X107Y73.A1     net (fanout=24)       0.961   E2M/EC/N13
    SLICE_X107Y73.CLK    Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (1.053ns logic, 6.010ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_13 (SLICE_X105Y75.C2), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.D2      net (fanout=58)       2.332   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Topdc                 0.389   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X105Y75.C2     net (fanout=24)       0.864   E2M/EC/N13
    SLICE_X105Y75.CLK    Tas                   0.029   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_src_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (1.056ns logic, 6.478ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.C2      net (fanout=58)       2.328   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Tilo                  0.392   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X105Y75.C2     net (fanout=24)       0.864   E2M/EC/N13
    SLICE_X105Y75.CLK    Tas                   0.029   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_src_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (1.059ns logic, 6.474ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_src_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B2      net (fanout=45)       1.566   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X95Y71.D2      net (fanout=58)       2.332   E2M/tx_ll_dst_rdy_in
    SLICE_X95Y71.CMUX    Topdc                 0.389   E2M/EC/mux0000_cmp_eq0000
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>527_SW0
    SLICE_X104Y74.A4     net (fanout=1)        1.151   N1022
    SLICE_X104Y74.A      Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>535
    SLICE_X105Y75.C2     net (fanout=24)       0.864   E2M/EC/N13
    SLICE_X105Y75.CLK    Tas                   0.029   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_src_add_13
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.056ns logic, 5.913ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X87Y72.D3), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X88Y74.A1      net (fanout=58)       2.487   E2M/tx_ll_dst_rdy_in
    SLICE_X88Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux00002113
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW1
    SLICE_X90Y79.A2      net (fanout=1)        1.135   N978
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (0.760ns logic, 6.738ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.213ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B1      net (fanout=26)       2.131   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X89Y63.B4      net (fanout=58)       1.451   E2M/tx_ll_dst_rdy_in
    SLICE_X89Y63.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/tx_packet_payload_56_mux00002162
    SLICE_X90Y79.A1      net (fanout=3)        1.886   E2M/EC/tx_header_buffer_dest_add_mux0000<0>137
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.213ns (0.760ns logic, 6.453ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B2      net (fanout=45)       1.566   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X89Y53.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X88Y74.A1      net (fanout=58)       2.487   E2M/tx_ll_dst_rdy_in
    SLICE_X88Y74.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux00002113
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW1
    SLICE_X90Y79.A2      net (fanout=1)        1.135   N978
    SLICE_X90Y79.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X87Y72.D3      net (fanout=16)       0.985   E2M/EC/N43
    SLICE_X87Y72.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000067
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (0.760ns logic, 6.173ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_reset_0_i (SLICE_X68Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/rx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_5 to E2M/emac_ll/rx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.BQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    SLICE_X68Y73.AX      net (fanout=1)        0.282   E2M/emac_ll/rx_pre_reset_0_i<5>
    SLICE_X68Y73.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/rx_reset_0_i
                                                       E2M/emac_ll/rx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X67Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_4 to E2M/emac_ll/rx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y73.AQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_4
    SLICE_X67Y73.BX      net (fanout=1)        0.282   E2M/emac_ll/rx_pre_reset_0_i<4>
    SLICE_X67Y73.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_3 (SLICE_X59Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_2 (FF)
  Destination:          E2M/delayCtrl0Reset_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_2 to E2M/delayCtrl0Reset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y63.CQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_2
    SLICE_X59Y63.DX      net (fanout=1)        0.284   E2M/delayCtrl0Reset<2>
    SLICE_X59Y63.CLK     Tckdi       (-Th)     0.219   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1532 paths analyzed, 990 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.063ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_60 (SLICE_X18Y58.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/C_60 (FF)
  Destination:          sh/testPUF/challenge_60 (FF)
  Requirement:          7.851ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (3.532 - 3.660)
  Source Clock:         sh/clk_RNG rising at 54.954ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/challenge_gen/C_60 to sh/testPUF/challenge_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y68.DQ      Tcko                  0.450   sh/testPUF/challenge_gen/C<60>
                                                       sh/testPUF/challenge_gen/C_60
    SLICE_X18Y58.A1      net (fanout=2)        1.426   sh/testPUF/challenge_gen/C<60>
    SLICE_X18Y58.CLK     Tas                   0.026   sh/testPUF/challenge<63>
                                                       sh/testPUF/challenge_mux0000<60>1
                                                       sh/testPUF/challenge_60
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.476ns logic, 1.426ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_5 (SLICE_X46Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/C_5 (FF)
  Destination:          sh/testPUF/challenge_5 (FF)
  Requirement:          7.851ns
  Data Path Delay:      1.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (3.322 - 3.532)
  Source Clock:         sh/clk_RNG rising at 54.954ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/challenge_gen/C_5 to sh/testPUF/challenge_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.AQ      Tcko                  0.450   sh/testPUF/challenge_gen/C<8>
                                                       sh/testPUF/challenge_gen/C_5
    SLICE_X46Y78.A6      net (fanout=1)        1.251   sh/testPUF/challenge_gen/C<5>
    SLICE_X46Y78.CLK     Tas                   0.026   sh/testPUF/challenge<8>
                                                       sh/testPUF/challenge_mux0000<5>1
                                                       sh/testPUF/challenge_5
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.476ns logic, 1.251ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_42 (SLICE_X36Y56.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/C_42 (FF)
  Destination:          sh/testPUF/challenge_42 (FF)
  Requirement:          7.851ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (3.402 - 3.708)
  Source Clock:         sh/clk_RNG rising at 54.954ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/challenge_gen/C_42 to sh/testPUF/challenge_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.BQ      Tcko                  0.450   sh/testPUF/challenge_gen/C<44>
                                                       sh/testPUF/challenge_gen/C_42
    SLICE_X36Y56.C2      net (fanout=2)        1.167   sh/testPUF/challenge_gen/C<42>
    SLICE_X36Y56.CLK     Tas                   0.009   sh/testPUF/challenge<43>
                                                       sh/testPUF/challenge_mux0000<42>1
                                                       sh/testPUF/challenge_42
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.459ns logic, 1.167ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_63 (SLICE_X18Y58.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_63 (FF)
  Destination:          sh/testPUF/challenge_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.288ns (3.797 - 3.509)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_63 to sh/testPUF/challenge_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<63>
                                                       sh/testPUF/challenge_gen/C_63
    SLICE_X18Y58.D6      net (fanout=2)        0.283   sh/testPUF/challenge_gen/C<63>
    SLICE_X18Y58.CLK     Tah         (-Th)     0.195   sh/testPUF/challenge<63>
                                                       sh/testPUF/challenge_mux0000<63>1
                                                       sh/testPUF/challenge_63
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.238ns logic, 0.283ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_39 (SLICE_X37Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_39 (FF)
  Destination:          sh/testPUF/challenge_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (3.655 - 3.396)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_39 to sh/testPUF/challenge_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<40>
                                                       sh/testPUF/challenge_gen/C_39
    SLICE_X37Y55.D6      net (fanout=2)        0.260   sh/testPUF/challenge_gen/C<39>
    SLICE_X37Y55.CLK     Tah         (-Th)     0.195   sh/testPUF/challenge<39>
                                                       sh/testPUF/challenge_mux0000<39>1
                                                       sh/testPUF/challenge_39
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.238ns logic, 0.260ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_51 (SLICE_X27Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_51 (FF)
  Destination:          sh/testPUF/challenge_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (3.748 - 3.489)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_51 to sh/testPUF/challenge_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.CQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<52>
                                                       sh/testPUF/challenge_gen/C_51
    SLICE_X27Y57.D6      net (fanout=2)        0.263   sh/testPUF/challenge_gen/C<51>
    SLICE_X27Y57.CLK     Tah         (-Th)     0.195   sh/testPUF/challenge<51>
                                                       sh/testPUF/challenge_mux0000<51>1
                                                       sh/testPUF/challenge_51
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.238ns logic, 0.263ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49739 paths analyzed, 1894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.110ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X28Y139.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.912ns (Levels of Logic = 2)
  Clock Path Skew:      1.100ns (2.762 - 1.662)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.BQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X29Y136.B4     net (fanout=36)       3.998   sh/testPUF/test_data
    SLICE_X29Y136.B      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X29Y136.A5     net (fanout=2)        0.236   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.182ns logic, 4.730ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_6 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.145 - 0.147)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_6 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y135.CQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_6
    SLICE_X29Y136.C1     net (fanout=5)        0.933   sh/testPUF/NIST/test4/count_bits0<6>
    SLICE_X29Y136.C      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X29Y136.A6     net (fanout=1)        0.273   N117
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (1.203ns logic, 1.702ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.812ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.145 - 0.147)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y135.AQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X29Y136.C2     net (fanout=5)        0.840   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X29Y136.C      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X29Y136.A6     net (fanout=1)        0.273   N117
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.203ns logic, 1.609ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X28Y139.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.909ns (Levels of Logic = 2)
  Clock Path Skew:      1.100ns (2.762 - 1.662)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.BQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X29Y136.B4     net (fanout=36)       3.998   sh/testPUF/test_data
    SLICE_X29Y136.B      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X29Y136.A5     net (fanout=2)        0.236   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (1.179ns logic, 4.730ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_6 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.145 - 0.147)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_6 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y135.CQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_6
    SLICE_X29Y136.C1     net (fanout=5)        0.933   sh/testPUF/NIST/test4/count_bits0<6>
    SLICE_X29Y136.C      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X29Y136.A6     net (fanout=1)        0.273   N117
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.200ns logic, 1.702ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.145 - 0.147)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y135.AQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X29Y136.C2     net (fanout=5)        0.840   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X29Y136.C      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X29Y136.A6     net (fanout=1)        0.273   N117
    SLICE_X29Y136.A      Tilo                  0.094   N117
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.SR     net (fanout=1)        0.496   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X28Y139.CLK    Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.200ns logic, 1.609ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X28Y136.DX), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.781ns (Levels of Logic = 2)
  Clock Path Skew:      1.095ns (2.757 - 1.662)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.BQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X31Y136.A6     net (fanout=36)       3.922   sh/testPUF/test_data
    SLICE_X31Y136.A      Tilo                  0.094   sh/testPUF/NIST/test4/count_run_cst
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X31Y136.B6     net (fanout=1)        0.135   N115
    SLICE_X31Y136.B      Tilo                  0.094   sh/testPUF/NIST/test4/count_run_cst
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.DX     net (fanout=1)        0.511   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.CLK    Tsrck                 0.575   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.213ns logic, 4.568ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.140 - 0.147)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y135.BQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X31Y136.A2     net (fanout=5)        1.079   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X31Y136.A      Tilo                  0.094   sh/testPUF/NIST/test4/count_run_cst
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X31Y136.B6     net (fanout=1)        0.135   N115
    SLICE_X31Y136.B      Tilo                  0.094   sh/testPUF/NIST/test4/count_run_cst
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.DX     net (fanout=1)        0.511   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.CLK    Tsrck                 0.575   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (1.234ns logic, 1.725ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_1 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.140 - 0.144)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_1 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y134.BQ     Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<3>
                                                       sh/testPUF/NIST/test4/count_bits0_1
    SLICE_X31Y136.B2     net (fanout=5)        1.142   sh/testPUF/NIST/test4/count_bits0<1>
    SLICE_X31Y136.B      Tilo                  0.094   sh/testPUF/NIST/test4/count_run_cst
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.DX     net (fanout=1)        0.511   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X28Y136.CLK    Tsrck                 0.575   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.140ns logic, 1.653ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/pass (SLICE_X69Y112.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test13/max_abs_cum_sum_4 (FF)
  Destination:          sh/testPUF/NIST/test13/pass (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.505 - 0.466)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test13/max_abs_cum_sum_4 to sh/testPUF/NIST/test13/pass
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y111.DQ     Tcko                  0.414   sh/testPUF/NIST/test13/max_abs_cum_sum<4>
                                                       sh/testPUF/NIST/test13/max_abs_cum_sum_4
    SLICE_X69Y112.A6     net (fanout=2)        0.267   sh/testPUF/NIST/test13/max_abs_cum_sum<4>
    SLICE_X69Y112.CLK    Tah         (-Th)     0.197   sh/testPUF/NIST/test13/pass
                                                       sh/testPUF/NIST/test13/pass_cmp_le0000296
                                                       sh/testPUF/NIST/test13/pass
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.217ns logic, 0.267ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/v0_4 (SLICE_X31Y141.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test4/v0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/v0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test4/v0_4 to sh/testPUF/NIST/test4/v0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y141.CQ     Tcko                  0.414   sh/testPUF/NIST/test4/v0<4>
                                                       sh/testPUF/NIST/test4/v0_4
    SLICE_X31Y141.CX     net (fanout=1)        0.146   sh/testPUF/NIST/test4/v0<4>
    SLICE_X31Y141.CLK    Tckdi       (-Th)     0.106   sh/testPUF/NIST/test4/v0<4>
                                                       sh/testPUF/NIST/test4/v0_mux0000<4>1_f7
                                                       sh/testPUF/NIST/test4/v0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.308ns logic, 0.146ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_max_1 (SLICE_X30Y139.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test4/count_run_1 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.611 - 0.573)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test4/count_run_1 to sh/testPUF/NIST/test4/count_run_max_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.AQ     Tcko                  0.433   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    SLICE_X30Y139.BX     net (fanout=4)        0.311   sh/testPUF/NIST/test4/count_run<1>
    SLICE_X30Y139.CLK    Tckdi       (-Th)     0.242   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_1
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.191ns logic, 0.311ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.893ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X9Y60.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.220ns (1.338 - 1.558)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.CQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample
    SLICE_X0Y58.B1       net (fanout=1)        0.889   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<14>
    SLICE_X0Y58.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y58.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y58.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X9Y60.A4       net (fanout=1)        0.798   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X9Y60.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.664ns logic, 1.931ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.220ns (1.338 - 1.558)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample
    SLICE_X0Y58.B3       net (fanout=1)        0.603   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<12>
    SLICE_X0Y58.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y58.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y58.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X9Y60.A4       net (fanout=1)        0.798   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X9Y60.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.664ns logic, 1.645ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.220ns (1.338 - 1.558)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y58.B4       net (fanout=1)        0.567   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<13>
    SLICE_X0Y58.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y58.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y58.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[10].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X9Y60.A4       net (fanout=1)        0.798   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X9Y60.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.664ns logic, 1.609ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X3Y82.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.670 - 0.704)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample
    SLICE_X1Y91.B1       net (fanout=1)        0.886   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
    SLICE_X1Y91.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y91.A5       net (fanout=1)        0.224   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X3Y82.A4       net (fanout=1)        0.937   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X3Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.685ns logic, 2.047ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.670 - 0.704)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample
    SLICE_X1Y91.B2       net (fanout=1)        0.737   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<14>
    SLICE_X1Y91.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y91.A5       net (fanout=1)        0.224   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X3Y82.A4       net (fanout=1)        0.937   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X3Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.685ns logic, 1.898ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.670 - 0.704)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample
    SLICE_X1Y91.B4       net (fanout=1)        0.545   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<13>
    SLICE_X1Y91.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y91.A5       net (fanout=1)        0.224   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[9].Ring/c<1>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X3Y82.A4       net (fanout=1)        0.937   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X3Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.685ns logic, 1.706ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (SLICE_X19Y71.C2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.603 - 0.666)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.DQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample
    SLICE_X12Y71.B1      net (fanout=1)        0.889   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
    SLICE_X12Y71.B       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[9].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X12Y71.A5      net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X12Y71.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[9].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X19Y71.C2      net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X19Y71.CLK     Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.667ns logic, 2.028ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.415ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.603 - 0.666)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.AQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/Sample
    SLICE_X12Y71.B3      net (fanout=1)        0.609   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<12>
    SLICE_X12Y71.B       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[9].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X12Y71.A5      net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<2><3>
    SLICE_X12Y71.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[9].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X19Y71.C2      net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X19Y71.CLK     Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (0.667ns logic, 1.748ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[8].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.603 - 0.661)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[8].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y71.AQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[8].Ring/Sample
    SLICE_X12Y71.A1      net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<8>
    SLICE_X12Y71.A       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[9].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X19Y71.C2      net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X<1><1>
    SLICE_X19Y71.CLK     Tas                   0.029   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.573ns logic, 1.790ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X21Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.663 - 0.635)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y77.BQ      Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample
    SLICE_X21Y76.A6      net (fanout=1)        0.258   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<1>
    SLICE_X21Y76.CLK     Tah         (-Th)     0.197   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.217ns logic, 0.258ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X6Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[2].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.180 - 0.169)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[2].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.CQ      Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[2].Ring/Sample
    SLICE_X6Y102.A6      net (fanout=1)        0.271   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<2>
    SLICE_X6Y102.CLK     Tah         (-Th)     0.197   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.217ns logic, 0.271ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_2 (SLICE_X47Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_10 (FF)
  Destination:          sh/testPUF/challenge_gen/C_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.129 - 0.140)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_10 to sh/testPUF/challenge_gen/C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.BQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<12>
                                                       sh/testPUF/challenge_gen/C_10
    SLICE_X47Y71.BX      net (fanout=2)        0.284   sh/testPUF/challenge_gen/C<10>
    SLICE_X47Y71.CLK     Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<4>
                                                       sh/testPUF/challenge_gen/C_2
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.184ns (period - min period limit)
  Period: 7.850ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Logical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sh/CLOCK_TRNG1/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample/CK
  Location pin: SLICE_X16Y81.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample/CK
  Location pin: SLICE_X16Y81.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT3_BUF"         TS_CLK_USER_INTERFACE HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10421 paths analyzed, 641 endpoints analyzed, 34 failing endpoints
 34 timing errors detected. (34 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.896ns.
--------------------------------------------------------------------------------

Paths for end point sh/MEMCLK (BUFGCTRL_X0Y24.S0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/MEMCLK (OTHER)
  Requirement:          0.982ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.985ns (2.549 - 3.534)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/clk_sh falling at 126.592ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/mem_we to sh/MEMCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.471   sh/testPUF/mem_waddr<12>
                                                       sh/testPUF/mem_we
    BUFGCTRL_X0Y24.S0    net (fanout=32)       0.829   sh/testPUF/mem_we
    BUFGCTRL_X0Y24.I0    Tbccck_S              0.305   sh/MEMCLK
                                                       sh/MEMCLK
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.776ns logic, 0.829ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/MEMCLK (BUFGCTRL_X0Y24.S1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/MEMCLK (OTHER)
  Requirement:          0.982ns
  Data Path Delay:      1.605ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.852ns (0.777 - 1.629)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/clk_1 falling at 126.592ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_we to sh/MEMCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y79.AQ      Tcko                  0.471   sh/testPUF/mem_waddr<12>
                                                       sh/testPUF/mem_we
    BUFGCTRL_X0Y24.S1    net (fanout=32)       0.829   sh/testPUF/mem_we
    BUFGCTRL_X0Y24.I1    Tbccck_S              0.305   sh/MEMCLK
                                                       sh/MEMCLK
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.776ns logic, 0.829ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X49Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.671ns (Levels of Logic = 0)
  Clock Path Skew:      -1.413ns (1.532 - 2.945)
  Source Clock:         sh/mem_clk rising at 0.000ns
  Destination Clock:    sh/clk_sh rising at 5.888ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOU0 Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X49Y40.BX      net (fanout=1)        2.502   sh/douta<5>
    SLICE_X49Y40.CLK     Tdick                -0.011   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (2.169ns logic, 2.502ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT3_BUF"
        TS_CLK_USER_INTERFACE HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/lastPendingReads_0 (SLICE_X55Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          sh/lastPendingReads_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.917ns (Levels of Logic = 1)
  Clock Path Skew:      3.672ns (5.238 - 1.566)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    sh/clk_sh rising at 5.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: E2M/EC/userRunRegisterUserSide to sh/lastPendingReads_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y45.DQ      Tcko                  0.414   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X55Y42.C5      net (fanout=40)       3.698   E2M/EC/userRunRegisterUserSide
    SLICE_X55Y42.CLK     Tah         (-Th)     0.195   sh/lastPendingReads<1>
                                                       sh/currPendingReads<0>1
                                                       sh/lastPendingReads_0
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (0.219ns logic, 3.698ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y13.ADDRAL11), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Clock Path Skew:      1.437ns (2.955 - 1.518)
  Source Clock:         sh/clk_sh rising at 5.888ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/raddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y63.BQ         Tcko                  0.414   sh/raddr<11>
                                                          sh/raddr_9
    SLICE_X28Y66.A4         net (fanout=3)        0.945   sh/raddr<9>
    SLICE_X28Y66.A          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<9>1
    RAMB36_X1Y13.ADDRAL11   net (fanout=4)        0.526   sh/addra<9>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.678ns (0.207ns logic, 1.471ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      3.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_9 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Clock Path Skew:      1.381ns (2.955 - 1.574)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_waddr_9 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y72.BQ         Tcko                  0.414   sh/testPUF/mem_waddr<11>
                                                          sh/testPUF/mem_waddr_9
    SLICE_X28Y66.A5         net (fanout=3)        0.548   sh/testPUF/mem_waddr<9>
    SLICE_X28Y66.A          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<9>1
    RAMB36_X1Y13.ADDRAL11   net (fanout=4)        0.526   sh/addra<9>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.281ns (0.207ns logic, 1.074ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Clock Path Skew:      1.440ns (2.955 - 1.515)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y79.AQ         Tcko                  0.433   sh/testPUF/mem_waddr<12>
                                                          sh/testPUF/mem_we
    SLICE_X28Y66.A6         net (fanout=32)       1.074   sh/testPUF/mem_we
    SLICE_X28Y66.A          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<9>1
    RAMB36_X1Y13.ADDRAL11   net (fanout=4)        0.526   sh/addra<9>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.826ns (0.226ns logic, 1.600ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y13.ADDRAL7), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_5 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Clock Path Skew:      1.434ns (2.955 - 1.521)
  Source Clock:         sh/clk_sh rising at 5.888ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/raddr_5 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y62.BQ         Tcko                  0.414   sh/raddr<7>
                                                          sh/raddr_5
    SLICE_X28Y66.D5         net (fanout=3)        0.933   sh/raddr<5>
    SLICE_X28Y66.D          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<5>1
    RAMB36_X1Y13.ADDRAL7    net (fanout=4)        0.536   sh/addra<5>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.676ns (0.207ns logic, 1.469ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      3.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_5 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      1.385ns (2.955 - 1.570)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_waddr_5 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y71.BQ         Tcko                  0.433   sh/testPUF/mem_waddr<7>
                                                          sh/testPUF/mem_waddr_5
    SLICE_X28Y66.D4         net (fanout=3)        0.688   sh/testPUF/mem_waddr<5>
    SLICE_X28Y66.D          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<5>1
    RAMB36_X1Y13.ADDRAL7    net (fanout=4)        0.536   sh/addra<5>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.450ns (0.226ns logic, 1.224ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Clock Path Skew:      1.440ns (2.955 - 1.515)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y79.AQ         Tcko                  0.433   sh/testPUF/mem_waddr<12>
                                                          sh/testPUF/mem_we
    SLICE_X28Y66.D6         net (fanout=32)       1.089   sh/testPUF/mem_we
    SLICE_X28Y66.D          Tilo                  0.087   sh/addra<5>
                                                          sh/addra<5>1
    RAMB36_X1Y13.ADDRAL7    net (fanout=4)        0.536   sh/addra<5>
    RAMB36_X1Y13.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.851ns (0.226ns logic, 1.625ns route)
                                                          (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT3_BUF"
        TS_CLK_USER_INTERFACE HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|      6.730ns|     16.896ns|           25|           34|          841|        61883|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|     18.063ns|          N/A|            0|            0|         1532|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.110ns|          N/A|            0|            0|        49739|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      2.893ns|          N/A|            0|            0|          191|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT3_BUF |      5.888ns|     16.896ns|          N/A|           34|            0|        10421|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.193(R)|    3.940(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.157(R)|    3.909(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.053(R)|    3.816(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.099(R)|    3.858(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.977(R)|    3.742(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.901(R)|    3.674(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.960(R)|    3.726(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.882(R)|    3.655(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.113(R)|    3.867(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.874(R)|    3.650(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.778(R)|    3.562(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.848(R)|    3.626(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.050(R)|    3.814(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.881(R)|    3.656(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.896(R)|    3.670(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.055(R)|    3.818(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.271(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.059(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    8.464|         |    4.521|         |
GMII_RX_CLK_0  |    0.931|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.235|         |         |         |
GMII_RX_CLK_0  |    7.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.279|         |         |         |
sysACE_CLK     |    4.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 59  Score: 18015  (Setup/Max: 18015, Hold: 0)

Constraints cover 245041 paths, 0 nets, and 17387 connections

Design statistics:
   Minimum period:  18.063ns{1}   (Maximum frequency:  55.362MHz)
   Maximum path delay from/to any node:   7.999ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 13 22:52:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 528 MB



