int\r\nF_1 ( T_1 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nconst T_2 V_7 = ( V_8 * 0x800 ) ;\r\nunion {\r\nstruct V_9 V_10 ;\r\n} * args = V_11 ;\r\nT_2 V_12 ;\r\nint V_13 = - V_14 ;\r\nF_2 ( V_15 , L_1 , V_16 ) ;\r\nif ( ! ( V_13 = F_3 ( V_13 , & V_11 , & V_16 , args -> V_10 , 0 , 0 , false ) ) ) {\r\nF_2 ( V_15 , L_2\r\nL_3 ,\r\nargs -> V_10 . V_17 , args -> V_10 . V_18 ,\r\nargs -> V_10 . V_19 , args -> V_10 . V_20 ) ;\r\nif ( args -> V_10 . V_19 > 0x1f || args -> V_10 . V_20 > 0x7f )\r\nreturn - V_21 ;\r\nV_12 = 0x40000000 * ! ! args -> V_10 . V_18 ;\r\nV_12 |= args -> V_10 . V_19 << 16 ;\r\nV_12 |= args -> V_10 . V_20 ;\r\nV_12 |= 0x1f000000 ;\r\n} else\r\nreturn V_13 ;\r\nif ( ! ( V_12 & 0x40000000 ) ) {\r\nF_4 ( V_2 , 0x6165a4 + V_7 , 0x40000000 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x616520 + V_7 , 0x00000001 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x616500 + V_7 , 0x00000001 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}\r\nF_4 ( V_2 , 0x616520 + V_7 , 0x00000001 , 0x00000000 ) ;\r\nF_5 ( V_2 , 0x616528 + V_7 , 0x000d0282 ) ;\r\nF_5 ( V_2 , 0x61652c + V_7 , 0x0000006f ) ;\r\nF_5 ( V_2 , 0x616530 + V_7 , 0x00000000 ) ;\r\nF_5 ( V_2 , 0x616534 + V_7 , 0x00000000 ) ;\r\nF_5 ( V_2 , 0x616538 + V_7 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x616520 + V_7 , 0x00000001 , 0x00000001 ) ;\r\nF_4 ( V_2 , 0x616500 + V_7 , 0x00000001 , 0x00000000 ) ;\r\nF_5 ( V_2 , 0x616508 + V_7 , 0x000a0184 ) ;\r\nF_5 ( V_2 , 0x61650c + V_7 , 0x00000071 ) ;\r\nF_5 ( V_2 , 0x616510 + V_7 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x616500 + V_7 , 0x00000001 , 0x00000001 ) ;\r\nF_4 ( V_2 , 0x6165d0 + V_7 , 0x00070001 , 0x00010001 ) ;\r\nF_4 ( V_2 , 0x616568 + V_7 , 0x00010101 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x616578 + V_7 , 0x80000000 , 0x80000000 ) ;\r\nF_4 ( V_2 , 0x61733c , 0x00100000 , 0x00100000 ) ;\r\nF_4 ( V_2 , 0x61733c , 0x10000000 , 0x10000000 ) ;\r\nF_4 ( V_2 , 0x61733c , 0x00100000 , 0x00000000 ) ;\r\nF_4 ( V_2 , 0x6165a4 + V_7 , 0x5f1f007f , V_12 ) ;\r\nreturn 0 ;\r\n}
