{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583526374662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583526374669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 21:26:14 2020 " "Processing started: Fri Mar 06 21:26:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583526374669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583526374669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetVhDL -c ProjetVhDL " "Command: quartus_sta ProjetVhDL -c ProjetVhDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583526374669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583526374857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583526375430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583526375431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375473 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1583526375712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetVhDL.sdc " "Synopsys Design Constraints File file not found: 'ProjetVhDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1583526375739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375739 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dc:Div\|TwoHzclk dc:Div\|TwoHzclk " "create_clock -period 1.000 -name dc:Div\|TwoHzclk dc:Div\|TwoHzclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583526375740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583526375740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw9 sw9 " "create_clock -period 1.000 -name sw9 sw9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583526375740 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583526375740 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B1\|process_0~0  from: datac  to: combout " "Cell: B1\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B2\|process_0~0  from: dataa  to: combout " "Cell: B2\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B3\|process_0~0  from: datab  to: combout " "Cell: B3\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B4\|process_0~0  from: dataa  to: combout " "Cell: B4\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B5\|process_0~0  from: datab  to: combout " "Cell: B5\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B6\|process_0~0  from: datac  to: combout " "Cell: B6\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526375741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583526375741 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583526375742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583526375742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583526375743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583526375755 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1583526375763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583526375765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.350 " "Worst-case setup slack is -4.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.350             -95.699 clk  " "   -4.350             -95.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.323             -32.770 dc:Div\|TwoHzclk  " "   -2.323             -32.770 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -1.917 sw9  " "   -0.549              -1.917 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.658 " "Worst-case hold slack is -0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -3.116 sw9  " "   -0.658              -3.116 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 dc:Div\|TwoHzclk  " "    0.343               0.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk  " "    0.507               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.603 " "Worst-case recovery slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603            -102.250 dc:Div\|TwoHzclk  " "   -3.603            -102.250 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.033 " "Worst-case removal slack is 2.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.033               0.000 dc:Div\|TwoHzclk  " "    2.033               0.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 clk  " "   -3.000             -38.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw9  " "   -3.000              -3.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -51.911 dc:Div\|TwoHzclk  " "   -1.403             -51.911 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526375852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526375852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583526375865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583526375888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583526376524 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B1\|process_0~0  from: datac  to: combout " "Cell: B1\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B2\|process_0~0  from: dataa  to: combout " "Cell: B2\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B3\|process_0~0  from: datab  to: combout " "Cell: B3\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B4\|process_0~0  from: dataa  to: combout " "Cell: B4\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B5\|process_0~0  from: datab  to: combout " "Cell: B5\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B6\|process_0~0  from: datac  to: combout " "Cell: B6\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376624 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583526376624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583526376625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583526376634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.922 " "Worst-case setup slack is -3.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.922             -86.228 clk  " "   -3.922             -86.228 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041             -27.154 dc:Div\|TwoHzclk  " "   -2.041             -27.154 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568              -1.960 sw9  " "   -0.568              -1.960 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.598 " "Worst-case hold slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -2.859 sw9  " "   -0.598              -2.859 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 dc:Div\|TwoHzclk  " "    0.310               0.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.351 " "Worst-case recovery slack is -3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351             -95.470 dc:Div\|TwoHzclk  " "   -3.351             -95.470 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.896 " "Worst-case removal slack is 1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.896               0.000 dc:Div\|TwoHzclk  " "    1.896               0.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 clk  " "   -3.000             -38.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw9  " "   -3.000              -3.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -51.911 dc:Div\|TwoHzclk  " "   -1.403             -51.911 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376661 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583526376674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B1\|process_0~0  from: datac  to: combout " "Cell: B1\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B2\|process_0~0  from: dataa  to: combout " "Cell: B2\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B3\|process_0~0  from: datab  to: combout " "Cell: B3\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B4\|process_0~0  from: dataa  to: combout " "Cell: B4\|process_0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B5\|process_0~0  from: datab  to: combout " "Cell: B5\|process_0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B6\|process_0~0  from: datac  to: combout " "Cell: B6\|process_0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583526376840 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583526376840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583526376840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583526376843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.213 " "Worst-case setup slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213             -24.514 clk  " "   -1.213             -24.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558              -2.816 dc:Div\|TwoHzclk  " "   -0.558              -2.816 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 sw9  " "    0.396               0.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.259 " "Worst-case hold slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -1.128 sw9  " "   -0.259              -1.128 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.195 dc:Div\|TwoHzclk  " "   -0.039              -0.195 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk  " "    0.184               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.444 " "Worst-case recovery slack is -1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444             -40.360 dc:Div\|TwoHzclk  " "   -1.444             -40.360 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 dc:Div\|TwoHzclk  " "    0.578               0.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.088 clk  " "   -3.000             -29.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw9  " "   -3.000              -3.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 dc:Div\|TwoHzclk  " "   -1.000             -37.000 dc:Div\|TwoHzclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583526376894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583526376894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583526377800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583526377802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583526377878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 21:26:17 2020 " "Processing ended: Fri Mar 06 21:26:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583526377878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583526377878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583526377878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583526377878 ""}
