Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May  4 17:27:49 2018
| Host         : emuslu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFOTop_control_sets_placed.rpt
| Design       : FIFOTop
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              93 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------+------------------+------------------+----------------+
|          Clock Signal          |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------+------------------+------------------+----------------+
|  clk_out_control_top_OBUF_BUFG | MEMO1/Pout[3]_i_1_n_0 | reset_top_IBUF   |                2 |              4 |
|  clk_top_IBUF_BUFG             |                       | reset_top_IBUF   |               14 |             33 |
|  clk_out_control_top_OBUF_BUFG |                       | reset_top_IBUF   |               13 |             60 |
|  clk_out_control_top_OBUF_BUFG | MEMO1/MEM[63]_i_1_n_0 | reset_top_IBUF   |               12 |             64 |
+--------------------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


