
---------- Begin Simulation Statistics ----------
final_tick                               126143976000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712092                       # Number of bytes of host memory used
host_op_rate                                   380050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.08                       # Real time elapsed on the host
host_tick_rate                              474088919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.126144                       # Number of seconds simulated
sim_ticks                                126143976000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.827297                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817309                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345756                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5102093                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572461                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6509937                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35006                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.261440                       # CPI: cycles per instruction
system.cpu.discardedOps                        959936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48888957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40552815                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9565340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.792745                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126143976                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       116578636                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3044                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       362490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       725492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          124                       # Transaction distribution
system.membus.trans_dist::CleanEvict              848                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3686                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3686                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       419328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  419328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6428                       # Request fanout histogram
system.membus.respLayer1.occupancy           34248750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             7896000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            249457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       334456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20278                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113545                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       228923                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        61346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1027148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1088494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2611968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43315200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45927168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1138                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008997                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094626                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 360871     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3262      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1434712000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1027643760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          61605996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                19041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               337522                       # number of demand (read+write) hits
system.l2.demand_hits::total                   356563                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               19041                       # number of overall hits
system.l2.overall_hits::.cpu.data              337522                       # number of overall hits
system.l2.overall_hits::total                  356563                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4946                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6439                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1493                       # number of overall misses
system.l2.overall_misses::.cpu.data              4946                       # number of overall misses
system.l2.overall_misses::total                  6439                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    484833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        632194000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    484833000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       632194000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            20534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           342468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               363002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           20534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          342468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              363002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.072709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.014442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017738                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.072709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.014442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017738                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98701.272605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98025.272948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98182.015841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98701.272605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98025.272948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98182.015841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 124                       # number of writebacks
system.l2.writebacks::total                       124                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6428                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    117378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    385182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    502560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    117378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    385182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    502560000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.072611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.014416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.072611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.014416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017708                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78724.346076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78019.445007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78182.949596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78724.346076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78019.445007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78182.949596                       # average overall mshr miss latency
system.l2.replacements                           1138                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       334332                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           334332                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       334332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       334332                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18860                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18860                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            109859                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3686                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    368581000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     368581000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        113545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            113545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.032463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99994.845361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99994.845361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    294861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    294861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.032463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79994.845361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79994.845361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          19041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        20534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.072709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.072709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98701.272605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98701.272605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    117378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    117378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.072611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.072611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78724.346076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78724.346076                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        227663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            227663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    116252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    116252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       228923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        228923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92263.492063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92263.492063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     90321000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     90321000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72199.040767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72199.040767                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5195.632058                       # Cycle average of tags in use
system.l2.tags.total_refs                      722378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6539                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    110.472243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.935490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1068.806525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4098.890043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.130470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.634232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5381                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.659302                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1451435                       # Number of tag accesses
system.l2.tags.data_accesses                  1451435                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         315968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             411392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            756469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2504820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3261289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       756469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           756469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          62912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                62912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          62912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           756469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2504820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3324202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028119262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               44721                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 51                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        124                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    42                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     61375000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               175787500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10058.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28808.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      46                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6428                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.013141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.298597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.882213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1408     59.69%     59.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          578     24.50%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          131      5.55%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      2.12%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.40%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.02%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.72%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.59%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1930.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1468.087063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1804.154742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 390528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  411392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125565011000                       # Total gap between requests
system.mem_ctrls.avgGap                   19164378.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        95424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       295104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 756468.941489524674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2339422.058489737101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27397.265486542143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40842250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    134945250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300991920500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27392.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27333.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2427354197.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9024960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4796880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            22041180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              78300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9957168000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3323264160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45640748640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58957122120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.379609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118622623000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4212000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3309353000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7818300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4155525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21527100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9957168000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3309873150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45652025280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58952770935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.345115                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118653177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4212000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3278799000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17124256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17124256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17124256                       # number of overall hits
system.cpu.icache.overall_hits::total        17124256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20534                       # number of overall misses
system.cpu.icache.overall_misses::total         20534                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    655280000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    655280000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    655280000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    655280000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17144790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17144790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17144790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17144790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31911.950911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31911.950911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31911.950911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31911.950911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20278                       # number of writebacks
system.cpu.icache.writebacks::total             20278                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20534                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    614212000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    614212000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    614212000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    614212000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29911.950911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29911.950911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29911.950911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29911.950911                       # average overall mshr miss latency
system.cpu.icache.replacements                  20278                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17124256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17124256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20534                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    655280000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    655280000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17144790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17144790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31911.950911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31911.950911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    614212000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    614212000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29911.950911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29911.950911                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.930012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17144790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            834.946430                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.930012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17165324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17165324                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43470583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43470583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43479032                       # number of overall hits
system.cpu.dcache.overall_hits::total        43479032                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       365028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         365028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       365273                       # number of overall misses
system.cpu.dcache.overall_misses::total        365273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12123985999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12123985999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12123985999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12123985999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43835611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43835611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43844305                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43844305                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008331                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33213.852085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33213.852085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33191.574518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33191.574518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       334332                       # number of writebacks
system.cpu.dcache.writebacks::total            334332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22789                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       342239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       342239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       342467                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       342467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10644064999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10644064999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10656689999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10656689999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31101.262565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31101.262565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31117.421530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31117.421530                       # average overall mshr miss latency
system.cpu.dcache.replacements                 342212                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37269424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37269424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       241293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        241293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8055037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8055037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37510717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37510717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33382.804308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33382.804308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       228763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       228763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7196854000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7196854000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31459.868947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31459.868947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6201159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6201159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       123735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4068948999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4068948999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32884.381937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32884.381937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10259                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       113476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       113476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3447210999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3447210999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30378.326686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30378.326686                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8449                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8449                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          245                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          245                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028180                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028180                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          228                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          228                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12625000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12625000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55372.807018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55372.807018                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.624103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43821831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            342468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.958907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.624103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44187105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44187105                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126143976000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
