============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Sun Oct  1 20:02:47 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 76 feed throughs used by 65 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db" in  18.562502s wall, 18.265625s user + 0.265625s system = 18.531250s CPU (99.8%)

RUN-1004 : used memory is 695 MB, reserved memory is 673 MB, peak memory is 702 MB
RUN-1002 : start command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 12 -bit CortexM0_SOC_Runs/phy_1/CortexM0_SOC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 9 -p" in  7.210523s wall, 0.109375s user + 0.156250s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 724 MB, reserved memory is 700 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  7.565641s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (5.8%)

RUN-1004 : used memory is 724 MB, reserved memory is 700 MB, peak memory is 742 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'HSEL_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(710)
HDL-1007 : undeclared symbol 'HADDR_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(711)
HDL-1007 : undeclared symbol 'HBURST_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(712)
HDL-1007 : undeclared symbol 'HMASTLOCK_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(713)
HDL-1007 : undeclared symbol 'HPROT_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(714)
HDL-1007 : undeclared symbol 'HSIZE_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(715)
HDL-1007 : undeclared symbol 'HTRANS_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(716)
HDL-1007 : undeclared symbol 'HWDATA_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(717)
HDL-1007 : undeclared symbol 'HWRITE_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(718)
HDL-1007 : undeclared symbol 'HREADY_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(719)
HDL-1007 : undeclared symbol 'HREADYOUT_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(720)
HDL-1007 : undeclared symbol 'HRDATA_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(721)
HDL-1007 : undeclared symbol 'HRESP_P12', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(722)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1008)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1041)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1
GUI-6001 WARNING: File F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 12 -bit CortexM0_SOC_Runs/phy_1/CortexM0_SOC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 9 -p" in  7.315267s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 720 MB, reserved memory is 723 MB, peak memory is 742 MB
RUN-1003 : finish command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  7.664004s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (5.3%)

RUN-1004 : used memory is 720 MB, reserved memory is 723 MB, peak memory is 742 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1022)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1055)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 76 feed throughs used by 63 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/jichuangsai/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db" in  10.001625s wall, 9.750000s user + 0.343750s system = 10.093750s CPU (100.9%)

RUN-1004 : used memory is 737 MB, reserved memory is 756 MB, peak memory is 742 MB
RUN-1002 : start command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 12 -bit CortexM0_SOC_Runs/phy_1/CortexM0_SOC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 9 -p" in  7.244461s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 759 MB, reserved memory is 762 MB, peak memory is 778 MB
RUN-1003 : finish command "download -bit CortexM0_SOC_Runs\phy_1\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  7.589690s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (4.3%)

RUN-1004 : used memory is 759 MB, reserved memory is 762 MB, peak memory is 778 MB
GUI-1001 : Downloading succeeded!
