/*******************************************************************************
Copyright (C) 2019, Marvell International Ltd. and its affiliates
If you received this File from Marvell and you have entered into a commercial
license agreement (a "Commercial License") with Marvell, the File is licensed
to you under the terms of the applicable Commercial License.
*******************************************************************************/

/********************************************************************
This file contains functions global definitions specific to Marvell
 CE Serdes IP: COMPHY_112G_X4
********************************************************************/
#ifndef MCESD_C112GX4_DEFS_H
#define MCESD_C112GX4_DEFS_H

#ifdef C112GX4

#if C_LINKAGE
#if defined __cplusplus
    extern "C" {
#endif
#endif

/* MCU Firmware constants */
#define C112GX4_FW_MAX_SIZE            32768       /* Firmware max size in DWORDS */
#define C112GX4_FW_BASE_ADDR           0x20000     /* Firmware base address */
#define C112GX4_XDATA_MAX_SIZE         1024        /* XDATA max size in DWORDS */
#define C112GX4_XDATA_CMN_BASE_ADDR    0xE000      /* Common XDATA base address */
#define C112GX4_XDATA_LANE_BASE_ADDR   0x6000      /* Lane XDATA base address */

/* Squelch Detector Threshold Range constants */
#define C112GX4_SQ_THRESH_MAX          0x1F

/* Temperature Sensor constants */
#define C112GX4_TSENE_GAIN             394
#define C112GX4_TSENE_OFFSET           128900

/* EOM constants */
#define C112GX4_EYE_DEFAULT_VOLT_STEPS  40
#define C112GX4_EYE_DEFAULT_PHASE_LEVEL 90
#define C112GX4_EYE_MAX_VOLT_STEPS      64
#define C112GX4_EYE_MAX_PHASE_LEVEL     128
#define C112GX4_EYE_VOLT_OFFSET         4
#define C112GX4_EYE_LOW_ERROR_THRESH    10

/* Miscellaneous */
#define C112GX4_TOTAL_LANES             4

/* PMD log */
#define C112GX4_TRAINING_LOG_PADDING    4
#define C112GX4_STRING_CHAR_DASH        "-"
#define C112GX4_STRING_PRESET1          "PRESET1"
#define C112GX4_STRING_PRESET2          "PRESET2"
#define C112GX4_STRING_PRESET3          "PRESET3"
#define C112GX4_STRING_PRE_CODE         "PRE_CODE"
#define C112GX4_STRING_GRAY_CODE        "GRAY_CODE"
#define C112GX4_STRING_MAIN             "MAIN"
#define C112GX4_STRING_POST             "POST"
#define C112GX4_STRING_PRE1             "PRE1"
#define C112GX4_STRING_PRE2             "PRE2"
#define C112GX4_STRING_HOLD             "HOLD"
#define C112GX4_STRING_INC              "INC"
#define C112GX4_STRING_DEC              "DEC"
#define C112GX4_STRING_UPDATED          "UPDATED"
#define C112GX4_STRING_HIT_LIMIT        "HIT_LIMIT"
#define C112GX4_STRING_NOT_SUPPORTED    "NOT_SUPPORTED"
#define C112GX4_STRING_MIN              "MIN"
#define C112GX4_STRING_MAX              "MAX"

/* PHY Mode */
typedef enum
{
    C112GX4_PHYMODE_SERDES = 4,
} E_C112GX4_PHYMODE;

/* SERDES Speeds */
typedef enum
{
    C112GX4_SERDES_1P25G = 0,      /* 1.25 Gbps*/
    C112GX4_SERDES_2P5G = 12,      /* 2.5 Gbps */
    C112GX4_SERDES_3P125G = 1,     /* 3.125 Gbps */
    C112GX4_SERDES_5G = 21,        /* 5 Gbps */
    C112GX4_SERDES_5P15625G = 2,   /* 5.15625 Gbps */
    C112GX4_SERDES_6P25G = 3,      /* 6.25 Gbps */
    C112GX4_SERDES_10G = 22,       /* 10 Gbps */
    C112GX4_SERDES_10P3125G = 4,   /* 10.3125 Gbps */
    C112GX4_SERDES_20P625G = 13,   /* 20.625 Gbps */
    C112GX4_SERDES_25P78125G = 7,  /* 25.78125 Gbps */
    C112GX4_SERDES_26P5625G = 16,  /* 26.5625  Gbps */
    C112GX4_SERDES_28P125G = 9,    /* 28.125 Gbps */
    C112GX4_SERDES_53P125G = 10,   /* 53.125 Gbps */
    C112GX4_SERDES_56P25G = 11,    /* 56.25 Gbps */
    C112GX4_SERDES_106GP25G = 14,  /* 106.25 Gbps */
    C112GX4_SERDES_112G = 15,      /* 112 Gbps */
} E_C112GX4_SERDES_SPEED;

/* Reference Frequency Clock */
typedef enum
{
    C112GX4_REFFREQ_25MHZ = 0,    /* 25 MHz */
    C112GX4_REFFREQ_30MHZ = 1,    /* 30 MHz */
    C112GX4_REFFREQ_40MHZ = 2,    /* 40 MHz */
    C112GX4_REFFREQ_50MHZ = 3,    /* 50 MHz */
    C112GX4_REFFREQ_62P25MHZ = 4, /* 62.25 MHz */
    C112GX4_REFFREQ_100MHZ = 5,   /* 100 MHz */
    C112GX4_REFFREQ_125MHZ = 6,   /* 125 MHz */
    C112GX4_REFFREQ_156P25MHZ = 7 /* 156.25 MHz */
} E_C112GX4_REFFREQ;

/* Reference Clock selection Group */
typedef enum
{
    C112GX4_REFCLK_SEL_GROUP1 = 0,
    C112GX4_REFCLK_SEL_GROUP2 = 1
} E_C112GX4_REFCLK_SEL;

/* TX and RX Data Bus Width */
typedef enum
{
    C112GX4_DATABUS_32BIT = 0,
    C112GX4_DATABUS_40BIT = 1,
    C112GX4_DATABUS_64BIT = 2,
    C112GX4_DATABUS_80BIT = 3,
    C112GX4_DATABUS_128BIT = 4,
    C112GX4_DATABUS_160BIT = 5,
    C112GX4_DATABUS_UNSUPPORTED = 6
} E_C112GX4_DATABUS_WIDTH;

/* TX and RX Polarity */
typedef enum
{
    C112GX4_POLARITY_NORMAL = 0,
    C112GX4_POLARITY_INVERTED = 1
} E_C112GX4_POLARITY;

/* Data Path */
typedef enum
{
    C112GX4_PATH_LOCAL_ANALOG_LB    = 0,
    C112GX4_PATH_EXTERNAL = 1,
    C112GX4_PATH_FAR_END_LB = 2,
    C112GX4_PATH_UNKNOWN = 3
} E_C112GX4_DATAPATH;

/* Training Type */
typedef enum
{
    C112GX4_TRAINING_TRX = 0,
    C112GX4_TRAINING_RX = 1
} E_C112GX4_TRAINING;

/* Training Timeout */
typedef struct
{
    MCESD_BOOL enable;
    MCESD_U16 timeout; /* milliseconds */
} S_C112GX4_TRAINING_TIMEOUT;

/* Hardware Pins */
typedef enum
{
    C112GX4_PIN_RESET,
    C112GX4_PIN_ISOLATION_ENB,
    C112GX4_PIN_BG_RDY,
    C112GX4_PIN_SIF_SEL,
    C112GX4_PIN_MCU_CLK,
    C112GX4_PIN_DIRECT_ACCESS_EN,
    C112GX4_PIN_PRAM_FORCE_RESET,
    C112GX4_PIN_PRAM_RESET,
    C112GX4_PIN_PRAM_SOC_EN,
    C112GX4_PIN_PRAM_SIF_SEL,
    C112GX4_PIN_PHY_MODE,
    C112GX4_PIN_REFCLK_SEL,
    C112GX4_PIN_REF_FREF_SEL,
    C112GX4_PIN_PHY_GEN_TX0,
    C112GX4_PIN_PHY_GEN_TX1,
    C112GX4_PIN_PHY_GEN_TX2,
    C112GX4_PIN_PHY_GEN_TX3,
    C112GX4_PIN_PHY_GEN_RX0,
    C112GX4_PIN_PHY_GEN_RX1,
    C112GX4_PIN_PHY_GEN_RX2,
    C112GX4_PIN_PHY_GEN_RX3,
    C112GX4_PIN_DFE_EN0,
    C112GX4_PIN_DFE_EN1,
    C112GX4_PIN_DFE_EN2,
    C112GX4_PIN_DFE_EN3,
    C112GX4_PIN_DFE_UPDATE_DIS0,
    C112GX4_PIN_DFE_UPDATE_DIS1,
    C112GX4_PIN_DFE_UPDATE_DIS2,
    C112GX4_PIN_DFE_UPDATE_DIS3,
    C112GX4_PIN_PU_PLL0,
    C112GX4_PIN_PU_PLL1,
    C112GX4_PIN_PU_PLL2,
    C112GX4_PIN_PU_PLL3,
    C112GX4_PIN_PU_RX0,
    C112GX4_PIN_PU_RX1,
    C112GX4_PIN_PU_RX2,
    C112GX4_PIN_PU_RX3,
    C112GX4_PIN_PU_TX0,
    C112GX4_PIN_PU_TX1,
    C112GX4_PIN_PU_TX2,
    C112GX4_PIN_PU_TX3,
    C112GX4_PIN_TX_IDLE0,
    C112GX4_PIN_TX_IDLE1,
    C112GX4_PIN_TX_IDLE2,
    C112GX4_PIN_TX_IDLE3,
    C112GX4_PIN_PU_IVREF,
    C112GX4_PIN_RX_TRAIN_ENABLE0,
    C112GX4_PIN_RX_TRAIN_ENABLE1,
    C112GX4_PIN_RX_TRAIN_ENABLE2,
    C112GX4_PIN_RX_TRAIN_ENABLE3,
    C112GX4_PIN_RX_TRAIN_COMPLETE0,
    C112GX4_PIN_RX_TRAIN_COMPLETE1,
    C112GX4_PIN_RX_TRAIN_COMPLETE2,
    C112GX4_PIN_RX_TRAIN_COMPLETE3,
    C112GX4_PIN_RX_TRAIN_FAILED0,
    C112GX4_PIN_RX_TRAIN_FAILED1,
    C112GX4_PIN_RX_TRAIN_FAILED2,
    C112GX4_PIN_RX_TRAIN_FAILED3,
    C112GX4_PIN_TX_TRAIN_ENABLE0,
    C112GX4_PIN_TX_TRAIN_ENABLE1,
    C112GX4_PIN_TX_TRAIN_ENABLE2,
    C112GX4_PIN_TX_TRAIN_ENABLE3,
    C112GX4_PIN_TX_TRAIN_COMPLETE0,
    C112GX4_PIN_TX_TRAIN_COMPLETE1,
    C112GX4_PIN_TX_TRAIN_COMPLETE2,
    C112GX4_PIN_TX_TRAIN_COMPLETE3,
    C112GX4_PIN_TX_TRAIN_FAILED0,
    C112GX4_PIN_TX_TRAIN_FAILED1,
    C112GX4_PIN_TX_TRAIN_FAILED2,
    C112GX4_PIN_TX_TRAIN_FAILED3,
    C112GX4_PIN_SQ_DETECTED_LPF0,
    C112GX4_PIN_SQ_DETECTED_LPF1,
    C112GX4_PIN_SQ_DETECTED_LPF2,
    C112GX4_PIN_SQ_DETECTED_LPF3,
    C112GX4_PIN_RX_INIT0,
    C112GX4_PIN_RX_INIT1,
    C112GX4_PIN_RX_INIT2,
    C112GX4_PIN_RX_INIT3,
    C112GX4_PIN_RX_INIT_DONE0,
    C112GX4_PIN_RX_INIT_DONE1,
    C112GX4_PIN_RX_INIT_DONE2,
    C112GX4_PIN_RX_INIT_DONE3,
    C112GX4_PIN_DFE_PAT_DIS0,
    C112GX4_PIN_DFE_PAT_DIS1,
    C112GX4_PIN_DFE_PAT_DIS2,
    C112GX4_PIN_DFE_PAT_DIS3
} E_C112GX4_PIN;

/* TX Equalization Parameters */
typedef enum
{
    C112GX4_TXEQ_EM_PRE3_CTRL,  /* Exists Only in R1.2 */
    C112GX4_TXEQ_EM_PRE2_CTRL,
    C112GX4_TXEQ_EM_PRE_CTRL,
    C112GX4_TXEQ_EM_MAIN_CTRL,
    C112GX4_TXEQ_EM_POST_CTRL,
    C112GX4_TXEQ_EM_NA,         /* Exists Only in R1.2 */
    C112GX4_TXEQ_FIR_C_CTRL1,
    C112GX4_TXEQ_FIR_C_CTRL2,
    C112GX4_TXEQ_FIR_C_CTRL3
} E_C112GX4_TXEQ_PARAM;

/* CTLE Parameters */
typedef enum
{
    C112GX4_CTLE_CURRENT1_SEL,
    C112GX4_CTLE_RL1_SEL,
    C112GX4_CTLE_RL1_EXTRA,
    C112GX4_CTLE_RES1_SEL,
    C112GX4_CTLE_CAP1_SEL,
    C112GX4_CTLE_CL1_CTRL,
    C112GX4_CTLE_EN_MID_FREQ,
    C112GX4_CTLE_CS1_MID,
    C112GX4_CTLE_RS1_MID,
    C112GX4_CTLE_RF_CTRL,
    C112GX4_CTLE_RL1_TIA_SEL,
    C112GX4_CTLE_RL1_TIA_EXTRA,
    C112GX4_CTLE_HPF_RSEL_1ST,
    C112GX4_CTLE_CURRENT1_TIA_SEL,
    C112GX4_CTLE_RL2_SEL,
    C112GX4_CTLE_RL2_TUNE,
    C112GX4_CTLE_RS2_SEL,
    C112GX4_CTLE_CURRENT2_SEL,
    C112GX4_CTLE_CAP2_SEL,
    C112GX4_CTLE_HPF_RSEL_2ND
} E_C112GX4_CTLE_PARAM;

/* CDR Parameters */
typedef enum
{
    C112GX4_CDR_SELMUFI = 0,
    C112GX4_CDR_SELMUFF = 1,
    C112GX4_CDR_SELMUPI = 2,
    C112GX4_CDR_SELMUPF = 3
} E_C112GX4_CDR_PARAM;

/* Pattern selection */
typedef enum
{
    C112GX4_PAT_USER               = 0,
    C112GX4_PAT_JITTER_K28P5       = 0x8,
    C112GX4_PAT_JITTER_1T          = 0x9,
    C112GX4_PAT_JITTER_2T          = 0xA,
    C112GX4_PAT_JITTER_4T          = 0xB,
    C112GX4_PAT_JITTER_5T          = 0xC,
    C112GX4_PAT_JITTER_8T          = 0xD,
    C112GX4_PAT_JITTER_10T         = 0xE,
    C112GX4_PAT_PRBS7              = 0x10,
    C112GX4_PAT_PRBS9              = 0x11,
    C112GX4_PAT_PRBS11             = 0x12,
    C112GX4_PAT_PRBS11_0           = 0x13,
    C112GX4_PAT_PRBS11_1           = 0x14,
    C112GX4_PAT_PRBS11_2           = 0x15,
    C112GX4_PAT_PRBS11_3           = 0x16,
    C112GX4_PAT_PRBS15             = 0x17,
    C112GX4_PAT_PRBS16             = 0x18,
    C112GX4_PAT_PRBS23             = 0x19,
    C112GX4_PAT_PRBS31             = 0x1A,
    C112GX4_PAT_PRBS32             = 0x1B,
    C112GX4_PAT_PRBS13_0           = 0x1C,
    C112GX4_PAT_PRBS13_1           = 0x1D,
    C112GX4_PAT_PRBS13_2           = 0x1E,
    C112GX4_PAT_PRBS13_3           = 0x1F
} E_C112GX4_PATTERN;

/* Pattern: SWAP_MSB_LSB */
typedef enum
{
    C112GX4_SWAP_DISABLE = 0,
    C112GX4_SWAP_PRECODER = 1,
    C112GX4_SWAP_POSTCODER = 2,
    C112GX4_SWAP_NOT_USED = 3
} E_C112GX4_SWAP_MSB_LSB;

/* Pattern: GRAYCODE */
typedef enum
{
    C112GX4_GRAY_CODE_DISABLE = 0,
    C112GX4_GRAY_CODE_ENABLE = 1,
    C112GX4_GRAY_CODE_NOT_USED = 2
} E_C112GX4_GRAY_CODE;

/* Pattern Comparator Statistics */
typedef struct
{
    MCESD_BOOL lock;
    MCESD_BOOL pass;
    MCESD_U64 totalBits;
    MCESD_U64 totalErrorBits;
} S_C112GX4_PATTERN_STATISTICS;

/* Trained Eye Height */
typedef struct
{
    MCESD_U8 f0a;
    MCESD_U8 f0aMax;
    MCESD_U8 f0b;
    MCESD_U8 f0d;
    MCESD_U8 f0x;
} S_C112GX4_TRAINED_EYE_HEIGHT;

/* Eye Measurement Data @ X,Y and X,-Y */
typedef struct
{
    MCESD_32 phase;
    MCESD_U8 voltage;
    MCESD_U64 upperBitCount;
    MCESD_U32 upperBitErrorCount;
    MCESD_U64 lowerBitCount;
    MCESD_U32 lowerBitErrorCount;
} S_C112GX4_EOM_DATA;

/* Eye: Middle, Top or Bottom */
typedef enum
{
    C112GX4_EYE_MID,
    C112GX4_EYE_TOP,
    C112GX4_EYE_BOT
} E_C112GX4_EYE_TMB;

/* Eye Raw Data */
typedef struct
{
    MCESD_32 eyeRawData[(C112GX4_EYE_MAX_PHASE_LEVEL * 2) + 1][(C112GX4_EYE_MAX_VOLT_STEPS * 2) + 1];
} S_C112GX4_EYE_RAW, *S_C112GX4_EYE_RAW_PTR;

/* Data Acquisition Rate */
typedef enum
{
    C112GX4_RATE_QUARTER,
    C112GX4_RATE_HALF,
    C112GX4_RATE_FULL,
    C112GX4_RATE_UNKNOWN
} E_C112GX4_DATA_ACQ_RATE;

/* DFE Taps */
typedef enum
{
    C112GX4_DFE_DC = 0,
    C112GX4_DFE_VREF = 1,
    C112GX4_DFE_F0 = 2,
    C112GX4_DFE_F1 = 3,
    C112GX4_DFE_F2 = 4,
    C112GX4_DFE_F3 = 5,
    C112GX4_DFE_F4 = 6,
    C112GX4_DFE_F5 = 7,
    C112GX4_DFE_F6 = 8,
    C112GX4_DFE_F7 = 9,
    C112GX4_DFE_F8 = 10,
    C112GX4_DFE_F9 = 11,
    C112GX4_DFE_F10 = 12,
    C112GX4_DFE_F11 = 13,
    C112GX4_DFE_F12 = 14,
    C112GX4_DFE_F13 = 15,
    C112GX4_DFE_F14 = 16,
    C112GX4_DFE_F15 = 17,
    C112GX4_DFE_F16 = 18,
    C112GX4_DFE_F17 = 19,
    C112GX4_DFE_F18 = 20,
    C112GX4_DFE_F19 = 21,
    C112GX4_DFE_F20 = 22,
    C112GX4_DFE_F21 = 23,
    C112GX4_DFE_F22 = 24,
    C112GX4_DFE_F23 = 25,
    C112GX4_DFE_F24 = 26,
    C112GX4_DFE_F25 = 27,
    C112GX4_DFE_F26 = 28,
    C112GX4_DFE_F27 = 29,
    C112GX4_DFE_F28 = 30,
    C112GX4_DFE_F29 = 31,
    C112GX4_DFE_F30 = 32,
    C112GX4_DFE_FF0 = 33,
    C112GX4_DFE_FF1 = 34,
    C112GX4_DFE_FF2 = 35,
    C112GX4_DFE_FF3 = 36,
    C112GX4_DFE_FF4 = 37,
    C112GX4_DFE_FF5 = 38,
    C112GX4_DFE_FF6 = 39,
    C112GX4_DFE_FF7 = 40
} E_C112GX4_DFE_TAP;

typedef struct
{
    MCESD_U16 powerLaneMask;
    MCESD_BOOL initTx;
    MCESD_BOOL initRx;
    MCESD_BOOL txOutputEn;
    MCESD_BOOL downloadFw;
    E_C112GX4_DATAPATH dataPath;
    E_C112GX4_REFCLK_SEL refClkSel;
    E_C112GX4_DATABUS_WIDTH dataBusWidth;
    E_C112GX4_SERDES_SPEED speed;
    E_C112GX4_REFFREQ refFreq;
    MCESD_U32 *fwCodePtr;
    MCESD_U32 fwCodeSizeDW;
    MCESD_U32* cmnXDataPtr;
    MCESD_U32 cmnXDataSizeDW;
    MCESD_U32* laneXDataPtr;
    MCESD_U32 laneXDataSizeDW;
} S_C112GX4_PowerOn;

/* Training Log */
typedef enum
{
    C112GX4_TRX_LOG_PAM2_PAT0       = 0,
    C112GX4_TRX_LOG_PAM2_PAT1       = 1,
} E_C112GX4_TRX_LOG_PAM2_PAT;

typedef enum
{
    C112GX4_TRX_LOG_TX_PRESET1      = 1,
    C112GX4_TRX_LOG_TX_PRESET2      = 2,
    C112GX4_TRX_LOG_TX_PRESET3      = 3,    /* Not Supported for PAM2 */
    C112GX4_TRX_LOG_TX_PRESET_NA    = 0,    /* Unknown Setting */
} E_C112GX4_TRX_LOG_TX_PRESET;

typedef enum
{
    C112GX4_TRX_LOG_PAT_PRE_CODE    = 3,
    C112GX4_TRX_LOG_PAT_GRAY_CODE   = 2,
    C112GX4_TRX_LOG_PAT_NA          = 0,    /* Unknown Pattern */
} E_C112GX4_TRX_LOG_LOCAL_PAT;

typedef enum
{
    C112GX4_TRX_LOG_SEL_MAIN        = 0,
    C112GX4_TRX_LOG_SEL_POST        = 1,
    C112GX4_TRX_LOG_SEL_PRE1        = 7,
    C112GX4_TRX_LOG_SEL_PRE2        = 6,
    C112GX4_TRX_LOG_SEL_NA          = 3,    /* Unknown Select */
} E_C112GX4_TRX_LOG_LOCAL_SEL;

typedef enum
{
    C112GX4_TRX_LOG_REQ_HOLD        = 0,
    C112GX4_TRX_LOG_REQ_INC         = 1,
    C112GX4_TRX_LOG_REQ_DEC         = 2,
    C112GX4_TRX_LOG_REQ_NA          = 3,    /* Unknown Request */
} E_C112GX4_TRX_LOG_LOCAL_REQ;

typedef enum
{
    C112GX4_TRX_LOG_ACK_HOLD        = 0,
    C112GX4_TRX_LOG_ACK_UPDATED     = 1,
} E_C112GX4_TRX_LOG_REMOTE_ACK;

typedef enum
{
    C112GX4_TRX_LOG_PAM2_HOLD       = 0,
    C112GX4_TRX_LOG_PAM2_UPDATED    = 1,
    C112GX4_TRX_LOG_PAM2_MIN        = 2,
    C112GX4_TRX_LOG_PAM2_MAX        = 3,
} E_C112GX4_TRX_LOG_PAM2_REMOTE;

typedef enum
{
    C112GX4_TRX_LOG_PAM4_HOLD       = 0,
    C112GX4_TRX_LOG_PAM4_UPDATED    = 1,
    C112GX4_TRX_LOG_PAM4_HIT_LIMIT  = 2,
    C112GX4_TRX_LOG_PAM4_NOTSUPPORT = 3,    /* Not Supported */
    C112GX4_TRX_LOG_PAM4_NA         = 4,    /* Unknown Status */
} E_C112GX4_TRX_LOG_PAM4_REMOTE;

typedef struct
{
    E_C112GX4_TRX_LOG_PAM2_PAT patternType;
    E_C112GX4_TRX_LOG_TX_PRESET txPresetIndex;
    E_C112GX4_TRX_LOG_LOCAL_REQ localCtrlG1;
    E_C112GX4_TRX_LOG_LOCAL_REQ localCtrlG0;
    E_C112GX4_TRX_LOG_LOCAL_REQ localCtrlGN1;
    E_C112GX4_TRX_LOG_PAM2_REMOTE remoteStatusG1;   /* Valid when PATTERN_TYPE = 0 */
    E_C112GX4_TRX_LOG_PAM2_REMOTE remoteStatusG0;   /* Valid when PATTERN_TYPE = 0 */
    E_C112GX4_TRX_LOG_PAM2_REMOTE remoteStatusGN1;  /* Valid when PATTERN_TYPE = 0 */
    MCESD_U8 errorCode;                             /* Valid when PATTERN_TYPE = 1 */
} S_C112GX4_TRX_TRAINING_LOG_PAM2;

typedef struct
{
    E_C112GX4_TRX_LOG_TX_PRESET txPresetIndex;
    E_C112GX4_TRX_LOG_LOCAL_PAT localCtrlPat;
    E_C112GX4_TRX_LOG_LOCAL_SEL localCtrlSel;
    E_C112GX4_TRX_LOG_LOCAL_REQ localCtrlG;
    E_C112GX4_TRX_LOG_REMOTE_ACK remoteStatusAck;
    E_C112GX4_TRX_LOG_PAM4_REMOTE remoteStatusG;
} S_C112GX4_TRX_TRAINING_LOG_PAM4;

typedef struct
{
    MCESD_BOOL isPAM2;
    S_C112GX4_TRX_TRAINING_LOG_PAM2 pam2;
    S_C112GX4_TRX_TRAINING_LOG_PAM4 pam4;
} S_C112GX4_TRX_TRAINING_LOGENTRY;

/* DRO Data */
typedef struct
{
    MCESD_U16 dro[10];
} S_C112GX4_DRO_DATA;

#define F_C112GX4R1P0_MAJOR_REV         FIELD_DEFINE(0xA3F8, 23, 20)
#define F_C112GX4R1P0_MINOR_REV         FIELD_DEFINE(0xA3F8, 19, 16)
#define F_C112GX4R1P0_MCU_EN_LANE0      FIELD_DEFINE(0xA200, 0, 0)
#define F_C112GX4R1P0_MCU_EN_LANE1      FIELD_DEFINE(0xA200, 1, 1)
#define F_C112GX4R1P0_MCU_EN_LANE2      FIELD_DEFINE(0xA200, 2, 2)
#define F_C112GX4R1P0_MCU_EN_LANE3      FIELD_DEFINE(0xA200, 3, 3)
#define F_C112GX4R1P0_MCU_EN_CMN        FIELD_DEFINE(0xA200, 4, 4)
#define F_C112GX4R1P0_EN_LANE0          FIELD_DEFINE(0xA334, 0, 0)
#define F_C112GX4R1P0_EN_LANE1          FIELD_DEFINE(0xA334, 1, 1)
#define F_C112GX4R1P0_EN_LANE2          FIELD_DEFINE(0xA334, 2, 2)
#define F_C112GX4R1P0_EN_LANE3          FIELD_DEFINE(0xA334, 3, 3)
#define F_C112GX4R1P0_EN_CMN            FIELD_DEFINE(0xA334, 4, 4)
#define F_C112GX4R1P0_BROADCAST         FIELD_DEFINE(0xA314, 27, 27)
#define F_C112GX4R1P0_LANE_SEL          FIELD_DEFINE(0xA314, 31, 29)
#define F_C112GX4R1P0_ANA_PLL_LOCK_RD   FIELD_DEFINE(0x206C, 14, 14)
#define F_C112GX4R1P0_PLL_READY_TX      FIELD_DEFINE(0x2000, 20, 20)
#define F_C112GX4R1P0_PLL_READY_RX      FIELD_DEFINE(0x2100, 24, 24)
#define F_C112GX4R1P0_SQ_CAL_RESULT_RD  FIELD_DEFINE(0x07B8, 6, 1)
#define F_C112GX4R1P0_SQ_CAL_RESULT_EXT FIELD_DEFINE(0x07B4, 7, 2)
#define F_C112GX4R1P0_SQ_CAL_INDV_EXT   FIELD_DEFINE(0x07B8, 0, 0)
#define F_C112GX4R1P1_SQ_CAL_INDV_EXT   FIELD_DEFINE(0x07AC, 0, 0)
#define F_C112GX4R1P0_PATH_DISABLE_P1   FIELD_DEFINE(0x0104, 1, 1)
#define F_C112GX4R1P0_RXSPEED_DIV       FIELD_DEFINE(0x00E8, 2, 0)
#define F_C112GX4R1P0_PHY_GEN_MAX       FIELD_DEFINE(0xE62C, 4, 0)
#define F_C112GX4R1P0_TX_SEL_BITS       FIELD_DEFINE(0x2034, 31, 31)
#define F_C112GX4R1P0_RX_SEL_BITS       FIELD_DEFINE(0x2104, 31, 31)
#define F_C112GX4R1P0_RX_HALFRATE_EN    FIELD_DEFINE(0x2104, 30, 30)
#define F_C112GX4R1P0_TX_SEL_BITS       FIELD_DEFINE(0x2034, 31, 31)
#define F_C112GX4R1P0_TX_PAM2_EN        FIELD_DEFINE(0x2034, 29, 29)
#define F_C112GX4R1P0_TX_HALFRATE_EN    FIELD_DEFINE(0x2034, 30, 30)
#define F_C112GX4R1P0_RX_SEL_BITS       FIELD_DEFINE(0x2104, 31, 31)
#define F_C112GX4R1P0_RX_PAM2_EN        FIELD_DEFINE(0x2104, 29, 29)
#define F_C112GX4R1P0_RX_HALFRATE_EN    FIELD_DEFINE(0x2104, 30, 30)
#define F_C112GX4R1P0_RX_TRAIN_TIMER    FIELD_DEFINE(0x2C18, 12, 0)
#define F_C112GX4R1P0_TRX_TRAIN_TIMER   FIELD_DEFINE(0x2C18, 28, 16)
#define F_C112GX4R1P0_TX_TRAIN_TIMER_EN FIELD_DEFINE(0x6030, 29, 29)
#define F_C112GX4R1P0_RX_TRAIN_TIMER_EN FIELD_DEFINE(0x6030, 30, 30)

/* MCU Firmware Version */
#define F_C112GX4R1P0_FW_MAJOR_VER      FIELD_DEFINE(0xE600, 31, 24)
#define F_C112GX4R1P0_FW_MINOR_VER      FIELD_DEFINE(0xE600, 23, 16)
#define F_C112GX4R1P0_FW_PATCH_VER      FIELD_DEFINE(0xE600, 15, 8)
#define F_C112GX4R1P0_FW_BUILD_VER      FIELD_DEFINE(0xE600, 7, 0)
#define F_C112GX4R1P0_MCU_STATUS0       FIELD_DEFINE(0x2230, 31, 0)
#define F_C112GX4R1P0_PLL_TEMP_CAL_CONT FIELD_DEFINE(0xE60C, 14, 14)    /* PLL_TEMP_CAL_CONT_EN */

/* TX Equalization Parameters */
#define F_C112GX4R1P0_TX_EM_PRE2        FIELD_DEFINE(0x2050, 26, 22)
#define F_C112GX4R1P1_TX_EM_PRE2        FIELD_DEFINE(0x2050, 28, 24)
#define F_C112GX4R1P0_TX_EM_PRE2_FORCE  FIELD_DEFINE(0x2050, 21, 21)
#define F_C112GX4R1P0_TX_EM_POST        FIELD_DEFINE(0x2050, 20, 16)
#define F_C112GX4R1P0_TX_EM_POST_FORCE  FIELD_DEFINE(0x2050, 15, 15)
#define F_C112GX4R1P0_TX_EM_MAIN_FORCE  FIELD_DEFINE(0x2050, 13, 13)
#define F_C112GX4R1P0_TX_EM_PRE         FIELD_DEFINE(0x2050, 12, 8)
#define F_C112GX4R1P0_TX_EM_PRE_FORCE   FIELD_DEFINE(0x2050, 7, 7)
#define F_C112GX4R1P0_TX_EM_MAIN        FIELD_DEFINE(0x2050, 6, 0)
#define F_C112GX4R1P0_TX_FIR_C_CTRL3    FIELD_DEFINE(0x2054, 29, 24)
#define F_C112GX4R1P0_TX_FIR_C_CTRL2    FIELD_DEFINE(0x2054, 21, 16)
#define F_C112GX4R1P0_TX_FIR_C_CTRL1    FIELD_DEFINE(0x2054, 15, 10)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C0  FIELD_DEFINE(0x2058, 29, 24)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C1  FIELD_DEFINE(0x2058, 21, 16)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C2  FIELD_DEFINE(0x2058, 13, 8)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C3  FIELD_DEFINE(0x2058, 5, 0)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C4  FIELD_DEFINE(0x2098, 29, 24)
#define F_C112GX4R1P0_TO_ANA_TX_FIR_C5  FIELD_DEFINE(0x2098, 21, 16)
#define F_C112GX4R1P0_TO_ANA_TX_UPDATE  FIELD_DEFINE(0x2098, 0, 0)
#define F_C112GX4R1P0_TX_FIR_UPDATE     FIELD_DEFINE(0x2054, 8, 8)

/* R1P2 TX Equalization Parameters */
#define F_C112GX4R1P2_TX_FIR_C0         FIELD_DEFINE(0x2050, 22, 17)
#define F_C112GX4R1P2_TX_FIR_C0_FORCE   FIELD_DEFINE(0x2050, 16, 16)
#define F_C112GX4R1P2_TX_FIR_C1         FIELD_DEFINE(0x2050, 14, 9)
#define F_C112GX4R1P2_TX_FIR_C1_FORCE   FIELD_DEFINE(0x2050, 8, 8)
#define F_C112GX4R1P2_TX_FIR_C2         FIELD_DEFINE(0x2050, 5, 0)
#define F_C112GX4R1P2_TX_FIR_C2_FORCE   FIELD_DEFINE(0x2050, 6, 6)
#define F_C112GX4R1P2_TX_FIR_C3         FIELD_DEFINE(0x2054, 29, 24)
#define F_C112GX4R1P2_TX_FIR_C3_FORCE   FIELD_DEFINE(0x2054, 31, 31)
#define F_C112GX4R1P2_TX_FIR_C4         FIELD_DEFINE(0x2054, 21, 16)
#define F_C112GX4R1P2_TX_FIR_C4_FORCE   FIELD_DEFINE(0x2054, 30, 30)
#define F_C112GX4R1P2_TX_FIR_C5         FIELD_DEFINE(0x2054, 15, 10)
#define F_C112GX4R1P2_TX_FIR_C5_FORCE   FIELD_DEFINE(0x2054, 9, 9)

/* CTLE Parameters */
#define F_C112GX4R1P0_CURRENT1_SEL      FIELD_DEFINE(0x0050, 3, 0)
#define F_C112GX4R1P0_RL1_SEL           FIELD_DEFINE(0x0060, 3, 0)
#define F_C112GX4R1P0_RL1_EXTRA         FIELD_DEFINE(0x0044, 6, 4)
#define F_C112GX4R1P0_RES1_SEL          FIELD_DEFINE(0x0058, 3, 0)
#define F_C112GX4R1P0_CAP1_SEL          FIELD_DEFINE(0x0048, 5, 0)
#define F_C112GX4R1P0_CL1_CTRL          FIELD_DEFINE(0x0014, 2, 0)
#define F_C112GX4R1P0_EN_MID_FREQ       FIELD_DEFINE(0x0194, 4, 4)
#define F_C112GX4R1P0_CS1_MID           FIELD_DEFINE(0x0194, 3, 2)
#define F_C112GX4R1P0_RS1_MID           FIELD_DEFINE(0x0194, 1, 0)
#define F_C112GX4R1P0_RF_CTRL           FIELD_DEFINE(0x007C, 3, 0)
#define F_C112GX4R1P0_RL1_TIA_SEL       FIELD_DEFINE(0x0198, 3, 0)
#define F_C112GX4R1P0_RL1_TIA_EXTRA     FIELD_DEFINE(0x0198, 6, 4)
#define F_C112GX4R1P0_HPF_RSEL_1ST      FIELD_DEFINE(0x0168, 3, 2)
#define F_C112GX4R1P0_CURRENT1_TIA_SEL  FIELD_DEFINE(0x019C, 3, 0)
#define F_C112GX4R1P0_RL2_TUNE_P1       FIELD_DEFINE(0x02C4, 2, 0)
#define F_C112GX4R1P0_RL2_TUNE_P2       FIELD_DEFINE(0x02C8, 2, 0)
#define F_C112GX4R1P0_RL2_TUNE_P3       FIELD_DEFINE(0x02CC, 2, 0)
#define F_C112GX4R1P0_RL2_TUNE_P4       FIELD_DEFINE(0x02D0, 2, 0)
#define F_C112GX4R1P0_RL2_SEL_G_P1      FIELD_DEFINE(0x02B4, 3, 0)
#define F_C112GX4R1P0_RL2_SEL_G_P2      FIELD_DEFINE(0x02B8, 3, 0)
#define F_C112GX4R1P0_RL2_SEL_G_P3      FIELD_DEFINE(0x02BC, 3, 0)
#define F_C112GX4R1P0_RL2_SEL_G_P4      FIELD_DEFINE(0x02C0, 3, 0)
#define F_C112GX4R1P0_RS2_SEL_G_P1      FIELD_DEFINE(0x02D4, 3, 0)
#define F_C112GX4R1P0_RS2_SEL_G_P2      FIELD_DEFINE(0x02D8, 3, 0)
#define F_C112GX4R1P0_RS2_SEL_G_P3      FIELD_DEFINE(0x02DC, 3, 0)
#define F_C112GX4R1P0_RS2_SEL_G_P4      FIELD_DEFINE(0x02E0, 3, 0)
#define F_C112GX4R1P0_CURRENT2_SEL_G_P1 FIELD_DEFINE(0x01A0, 3, 0)
#define F_C112GX4R1P0_CURRENT2_SEL_G_P2 FIELD_DEFINE(0x01A4, 3, 0)
#define F_C112GX4R1P0_CURRENT2_SEL_G_P3 FIELD_DEFINE(0x01E8, 3, 0)
#define F_C112GX4R1P0_CURRENT2_SEL_G_P4 FIELD_DEFINE(0x01EC, 3, 0)
#define F_C112GX4R1P0_CAP2_SEL          FIELD_DEFINE(0x004C, 4, 0)
#define F_C112GX4R1P0_HPF_RSEL_2ND      FIELD_DEFINE(0x0168, 5, 4)

/* DFE */
#define F_C112GX4R1P0_DFE_DC_D_TOP_P1   FIELD_DEFINE(0x25F0, 21, 16)
#define F_C112GX4R1P0_DFE_DC_D_MID_P1   FIELD_DEFINE(0x25F0, 13, 8)
#define F_C112GX4R1P0_DFE_DC_D_BOT_P1   FIELD_DEFINE(0x25F0, 5, 0)
#define F_C112GX4R1P0_DFE_DC_D_TOP_P2   FIELD_DEFINE(0x2640, 21, 16)
#define F_C112GX4R1P0_DFE_DC_D_MID_P2   FIELD_DEFINE(0x2640, 13, 8)
#define F_C112GX4R1P0_DFE_DC_D_BOT_P2   FIELD_DEFINE(0x2640, 5, 0)
#define F_C112GX4R1P0_DFE_VREF_TOP_P1   FIELD_DEFINE(0x25F8, 14, 8)
#define F_C112GX4R1P0_DFE_VREF_MID_P1   FIELD_DEFINE(0x25F8, 6, 0)
#define F_C112GX4R1P0_DFE_VREF_BOT_P1   FIELD_DEFINE(0x25F4, 30, 24)
#define F_C112GX4R1P0_DFE_VREF_TOP_P2   FIELD_DEFINE(0x2648, 14, 8)
#define F_C112GX4R1P0_DFE_VREF_MID_P2   FIELD_DEFINE(0x2648, 6, 0)
#define F_C112GX4R1P0_DFE_VREF_BOT_P2   FIELD_DEFINE(0x2644, 30, 24)
#define F_C112GX4R1P0_DFE_F0_D_TOP_P1   FIELD_DEFINE(0x25FC, 5, 0)
#define F_C112GX4R1P0_DFE_F0_D_MID_P1   FIELD_DEFINE(0x25F8, 29, 24)
#define F_C112GX4R1P0_DFE_F0_D_BOT_P1   FIELD_DEFINE(0x25F8, 21, 16)
#define F_C112GX4R1P0_DFE_F0_D_TOP_P2   FIELD_DEFINE(0x264C, 5, 0)
#define F_C112GX4R1P0_DFE_F0_D_MID_P2   FIELD_DEFINE(0x2648, 29, 24)
#define F_C112GX4R1P0_DFE_F0_D_BOT_P2   FIELD_DEFINE(0x2648, 21, 16)
#define F_C112GX4R1P0_DFE_F2_D_TOP_P1   FIELD_DEFINE(0x2600, 22, 16)
#define F_C112GX4R1P0_DFE_F2_D_MID_P1   FIELD_DEFINE(0x2600, 14, 8)
#define F_C112GX4R1P0_DFE_F2_D_BOT_P1   FIELD_DEFINE(0x2600, 6, 0)
#define F_C112GX4R1P0_DFE_F2_D_TOP_P2   FIELD_DEFINE(0x2650, 22, 16)
#define F_C112GX4R1P0_DFE_F2_D_MID_P2   FIELD_DEFINE(0x2650, 14, 8)
#define F_C112GX4R1P0_DFE_F2_D_BOT_P2   FIELD_DEFINE(0x2650, 6, 0)
#define F_C112GX4R1P0_DFE_F3_D_TOP_P1   FIELD_DEFINE(0x260C, 5, 0)
#define F_C112GX4R1P0_DFE_F3_D_MID_P1   FIELD_DEFINE(0x2608, 29, 24)
#define F_C112GX4R1P0_DFE_F3_D_BOT_P1   FIELD_DEFINE(0x2608, 21, 16)
#define F_C112GX4R1P0_DFE_F3_D_TOP_P2   FIELD_DEFINE(0x265C, 5, 0)
#define F_C112GX4R1P0_DFE_F3_D_MID_P2   FIELD_DEFINE(0x2658, 29, 24)
#define F_C112GX4R1P0_DFE_F3_D_BOT_P2   FIELD_DEFINE(0x2658, 21, 16)
#define F_C112GX4R1P0_DFE_F4_D_TOP_P1   FIELD_DEFINE(0x2610, 21, 16)
#define F_C112GX4R1P0_DFE_F4_D_MID_P1   FIELD_DEFINE(0x2610, 13, 8)
#define F_C112GX4R1P0_DFE_F4_D_BOT_P1   FIELD_DEFINE(0x2610, 5, 0)
#define F_C112GX4R1P0_DFE_F4_D_TOP_P2   FIELD_DEFINE(0x2660, 21, 16)
#define F_C112GX4R1P0_DFE_F4_D_MID_P2   FIELD_DEFINE(0x2660, 13, 8)
#define F_C112GX4R1P0_DFE_F4_D_BOT_P2   FIELD_DEFINE(0x2660, 5, 0)
#define F_C112GX4R1P0_DFE_F5_TOP_P1     FIELD_DEFINE(0x2618, 6, 0)
#define F_C112GX4R1P0_DFE_F5_MID_P1     FIELD_DEFINE(0x2614, 30, 24)
#define F_C112GX4R1P0_DFE_F5_BOT_P1     FIELD_DEFINE(0x2614, 22, 16)
#define F_C112GX4R1P0_DFE_F5_TOP_P2     FIELD_DEFINE(0x2668, 6, 0)
#define F_C112GX4R1P0_DFE_F5_MID_P2     FIELD_DEFINE(0x2664, 30, 24)
#define F_C112GX4R1P0_DFE_F5_BOT_P2     FIELD_DEFINE(0x2664, 22, 16)
#define F_C112GX4R1P0_DFE_F6_TOP_P1     FIELD_DEFINE(0x2618, 30, 24)
#define F_C112GX4R1P0_DFE_F6_MID_P1     FIELD_DEFINE(0x2618, 22, 16)
#define F_C112GX4R1P0_DFE_F6_BOT_P1     FIELD_DEFINE(0x2618, 14, 8)
#define F_C112GX4R1P0_DFE_F6_TOP_P2     FIELD_DEFINE(0x2668, 30, 24)
#define F_C112GX4R1P0_DFE_F6_MID_P2     FIELD_DEFINE(0x2668, 22, 16)
#define F_C112GX4R1P0_DFE_F6_BOT_P2     FIELD_DEFINE(0x2668, 14, 8)
#define F_C112GX4R1P0_DFE_F7_TOP_P1     FIELD_DEFINE(0x261C, 22, 16)
#define F_C112GX4R1P0_DFE_F7_MID_P1     FIELD_DEFINE(0x261C, 14, 8)
#define F_C112GX4R1P0_DFE_F7_BOT_P1     FIELD_DEFINE(0x261C, 6, 0)
#define F_C112GX4R1P0_DFE_F7_TOP_P2     FIELD_DEFINE(0x266C, 22, 16)
#define F_C112GX4R1P0_DFE_F7_MID_P2     FIELD_DEFINE(0x266C, 14, 8)
#define F_C112GX4R1P0_DFE_F7_BOT_P2     FIELD_DEFINE(0x266C, 6, 0)
#define F_C112GX4R1P0_DFE_F8_TOP_P1     FIELD_DEFINE(0x2620, 14, 8)
#define F_C112GX4R1P0_DFE_F8_MID_P1     FIELD_DEFINE(0x2620, 6, 0)
#define F_C112GX4R1P0_DFE_F8_BOT_P1     FIELD_DEFINE(0x261C, 30, 24)
#define F_C112GX4R1P0_DFE_F8_TOP_P2     FIELD_DEFINE(0x2670, 14, 8)
#define F_C112GX4R1P0_DFE_F8_MID_P2     FIELD_DEFINE(0x2670, 6, 0)
#define F_C112GX4R1P0_DFE_F8_BOT_P2     FIELD_DEFINE(0x266C, 30, 24)
#define F_C112GX4R1P0_DFE_F9_MSB_P1     FIELD_DEFINE(0x2620, 29, 24)
#define F_C112GX4R1P0_DFE_F9_LSB_P1     FIELD_DEFINE(0x2620, 21, 16)
#define F_C112GX4R1P0_DFE_F9_MSB_P2     FIELD_DEFINE(0x2670, 29, 24)
#define F_C112GX4R1P0_DFE_F9_LSB_P2     FIELD_DEFINE(0x2670, 21, 16)
#define F_C112GX4R1P0_DFE_F10_MSB_P1    FIELD_DEFINE(0x2624, 13, 8)
#define F_C112GX4R1P0_DFE_F10_LSB_P1    FIELD_DEFINE(0x2624, 5, 0)
#define F_C112GX4R1P0_DFE_F10_MSB_P2    FIELD_DEFINE(0x2674, 13, 8)
#define F_C112GX4R1P0_DFE_F10_LSB_P2    FIELD_DEFINE(0x2674, 5, 0)
#define F_C112GX4R1P0_DFE_F11_P1        FIELD_DEFINE(0x2624, 21, 16)
#define F_C112GX4R1P0_DFE_F11_P2        FIELD_DEFINE(0x2674, 21, 16)
#define F_C112GX4R1P0_DFE_F12_MSB_P1    FIELD_DEFINE(0x2628, 5, 0)
#define F_C112GX4R1P0_DFE_F12_LSB_P1    FIELD_DEFINE(0x2624, 29, 24)
#define F_C112GX4R1P0_DFE_F12_MSB_P2    FIELD_DEFINE(0x2678, 5, 0)
#define F_C112GX4R1P0_DFE_F12_LSB_P2    FIELD_DEFINE(0x2674, 29, 24)
#define F_C112GX4R1P0_DFE_F13_P1        FIELD_DEFINE(0x2628, 13, 8)
#define F_C112GX4R1P0_DFE_F13_P2        FIELD_DEFINE(0x2678, 13, 8)
#define F_C112GX4R1P0_DFE_F14_MSB_P1    FIELD_DEFINE(0x2628, 29, 24)
#define F_C112GX4R1P0_DFE_F14_LSB_P1    FIELD_DEFINE(0x2628, 21, 16)
#define F_C112GX4R1P0_DFE_F14_MSB_P2    FIELD_DEFINE(0x2678, 29, 24)
#define F_C112GX4R1P0_DFE_F14_LSB_P2    FIELD_DEFINE(0x2678, 21, 16)
#define F_C112GX4R1P0_DFE_F15_P1        FIELD_DEFINE(0x262C, 5, 0)
#define F_C112GX4R1P0_DFE_F15_P2        FIELD_DEFINE(0x267C, 5, 0)
#define F_C112GX4R1P0_DFE_F16_MSB_P1    FIELD_DEFINE(0x262C, 21, 16)
#define F_C112GX4R1P0_DFE_F16_LSB_P1    FIELD_DEFINE(0x262C, 13, 8)
#define F_C112GX4R1P0_DFE_F16_MSB_P2    FIELD_DEFINE(0x267C, 21, 16)
#define F_C112GX4R1P0_DFE_F16_LSB_P2    FIELD_DEFINE(0x267C, 13, 8)
#define F_C112GX4R1P0_DFE_F17_P1        FIELD_DEFINE(0x262C, 29, 24)
#define F_C112GX4R1P0_DFE_F17_P2        FIELD_DEFINE(0x267C, 29, 24)
#define F_C112GX4R1P0_DFE_F18_MSB_P1    FIELD_DEFINE(0x2630, 13, 8)
#define F_C112GX4R1P0_DFE_F18_LSB_P1    FIELD_DEFINE(0x2630, 5, 0)
#define F_C112GX4R1P0_DFE_F18_MSB_P2    FIELD_DEFINE(0x2680, 13, 8)
#define F_C112GX4R1P0_DFE_F18_LSB_P2    FIELD_DEFINE(0x2680, 5, 0)
#define F_C112GX4R1P0_DFE_F19_P1        FIELD_DEFINE(0x2630, 21, 16)
#define F_C112GX4R1P0_DFE_F19_P2        FIELD_DEFINE(0x2680, 21, 16)
#define F_C112GX4R1P0_DFE_F20_MSB_P1    FIELD_DEFINE(0x2634, 5, 0)
#define F_C112GX4R1P0_DFE_F20_LSB_P1    FIELD_DEFINE(0x2630, 29, 24)
#define F_C112GX4R1P0_DFE_F20_MSB_P2    FIELD_DEFINE(0x2684, 5, 0)
#define F_C112GX4R1P0_DFE_F20_LSB_P2    FIELD_DEFINE(0x2680, 29, 24)
#define F_C112GX4R1P0_DFE_F21_P1        FIELD_DEFINE(0x2634, 13, 8)
#define F_C112GX4R1P0_DFE_F21_P2        FIELD_DEFINE(0x2684, 13, 8)
#define F_C112GX4R1P0_DFE_F22_P1        FIELD_DEFINE(0x2634, 21, 16)
#define F_C112GX4R1P0_DFE_F22_P2        FIELD_DEFINE(0x2684, 21, 16)
#define F_C112GX4R1P0_DFE_F23_P1        FIELD_DEFINE(0x2634, 28, 24)
#define F_C112GX4R1P0_DFE_F23_P2        FIELD_DEFINE(0x2684, 28, 24)
#define F_C112GX4R1P0_DFE_F24_P1        FIELD_DEFINE(0x2638, 4, 0)
#define F_C112GX4R1P0_DFE_F24_P2        FIELD_DEFINE(0x2688, 4, 0)
#define F_C112GX4R1P0_DFE_F25_P1        FIELD_DEFINE(0x2638, 12, 8)
#define F_C112GX4R1P0_DFE_F25_P2        FIELD_DEFINE(0x2688, 12, 8)
#define F_C112GX4R1P0_DFE_F26_P1        FIELD_DEFINE(0x2638, 20, 16)
#define F_C112GX4R1P0_DFE_F26_P2        FIELD_DEFINE(0x2688, 20, 16)
#define F_C112GX4R1P0_DFE_F27_P1        FIELD_DEFINE(0x2638, 28, 24)
#define F_C112GX4R1P0_DFE_F27_P2        FIELD_DEFINE(0x2688, 28, 24)
#define F_C112GX4R1P0_DFE_F28_P1        FIELD_DEFINE(0x263C, 4, 0)
#define F_C112GX4R1P0_DFE_F28_P2        FIELD_DEFINE(0x268C, 4, 0)
#define F_C112GX4R1P0_DFE_F29_P1        FIELD_DEFINE(0x263C, 12, 8)
#define F_C112GX4R1P0_DFE_F29_P2        FIELD_DEFINE(0x268C, 12, 8)
#define F_C112GX4R1P0_DFE_F30_P1        FIELD_DEFINE(0x263C, 20, 16)
#define F_C112GX4R1P0_DFE_F30_P2        FIELD_DEFINE(0x268C, 20, 16)
#define F_C112GX4R1P0_DFE_RES_F0        FIELD_DEFINE(0x006C, 5, 4)
#define F_C112GX4R1P0_DFE_F0_RES_DOUBLE FIELD_DEFINE(0x0068, 4, 4)

/* PHY Test */
#define F_C112GX4R1P0_TXDATA_SWAP       FIELD_DEFINE(0x2024, 15, 15)
#define F_C112GX4R1P0_TX_GRAY_CODE_EN   FIELD_DEFINE(0x2024, 17, 17)
#define F_C112GX4R1P0_TXD_SWAP          FIELD_DEFINE(0x2024, 18, 18)
#define F_C112GX4R1P0_RXDATA_SWAP       FIELD_DEFINE(0x2148, 25, 25)
#define F_C112GX4R1P0_RX_GRAY_CODE_EN   FIELD_DEFINE(0x2148, 27, 27)
#define F_C112GX4R1P0_RXD_SWAP          FIELD_DEFINE(0x2148, 28, 28)
#define F_C112GX4R1P0_TXDATA_PRE_CODE   FIELD_DEFINE(0x2024, 16, 16)
#define F_C112GX4R1P0_RXDATA_PRE_CODE   FIELD_DEFINE(0x2148, 26, 26)
#define F_C112GX4R1P0_PT_RST            FIELD_DEFINE(0x2300, 0, 0)
#define F_C112GX4R1P0_PT_CNT_RST        FIELD_DEFINE(0x2300, 7, 7)
#define F_C112GX4R1P0_PT_RX_PATTERN_SEL FIELD_DEFINE(0x2300, 21, 16)
#define F_C112GX4R1P0_PT_TX_PATTERN_SEL FIELD_DEFINE(0x2300, 27, 22)
#define F_C112GX4R1P1_PT_TX_PATTERN_SEL FIELD_DEFINE(0x2300, 29, 24)
#define F_C112GX4R1P0_PT_PHYREADY_FORCE FIELD_DEFINE(0x2300, 28, 28)
#define F_C112GX4R1P1_PT_PHYREADY_FORCE FIELD_DEFINE(0x2300, 30, 30)
#define F_C112GX4R1P0_PT_EN_MODE        FIELD_DEFINE(0x2300, 30, 29)
#define F_C112GX4R1P1_PT_EN_MODE        FIELD_DEFINE(0x2300, 23, 22)
#define F_C112GX4R1P0_PT_EN             FIELD_DEFINE(0x2300, 31, 31)
#define F_C112GX4R1P0_PT_PRBS_LOAD      FIELD_DEFINE(0x2304, 25, 25)
#define F_C112GX4R1P0_PT_LOCK           FIELD_DEFINE(0x2310, 0, 0)
#define F_C112GX4R1P0_PT_PASS           FIELD_DEFINE(0x2310, 1, 1)
#define F_C112GX4R1P0_PT_CNT_47_32      FIELD_DEFINE(0x2318, 31, 16)
#define F_C112GX4R1P0_PT_CNT_31_00      FIELD_DEFINE(0x231C, 31, 0)
#define F_C112GX4R1P0_PT_ERR_CNT_47_32  FIELD_DEFINE(0x2320, 31, 16)
#define F_C112GX4R1P0_PT_ERR_CNT_31_00  FIELD_DEFINE(0x2324, 31, 0)

/* User Pattern */
#define F_C112GX4R1P0_PT_USER_PAT_79_48 FIELD_DEFINE(0x2308, 31, 0)
#define F_C112GX4R1P0_PT_USER_PAT_47_16 FIELD_DEFINE(0x230C, 31, 0)
#define F_C112GX4R1P0_PT_USER_PAT_15_00 FIELD_DEFINE(0x2310, 31, 16)

/* EOM */
#define F_C112GX4R1P0_EOM_EC_T_P        FIELD_DEFINE(0x2900, 31, 0)
#define F_C112GX4R1P0_EOM_EC_M_P        FIELD_DEFINE(0x2904, 31, 0)
#define F_C112GX4R1P0_EOM_EC_B_P        FIELD_DEFINE(0x2908, 31, 0)
#define F_C112GX4R1P0_EOM_EC_T_N        FIELD_DEFINE(0x290C, 31, 0)
#define F_C112GX4R1P0_EOM_EC_M_N        FIELD_DEFINE(0x2910, 31, 0)
#define F_C112GX4R1P0_EOM_EC_B_N        FIELD_DEFINE(0x2914, 31, 0)
#define F_C112GX4R1P0_EOM_VC_T_P_31_00  FIELD_DEFINE(0x2920, 31, 0)
#define F_C112GX4R1P0_EOM_VC_T_P_39_32  FIELD_DEFINE(0x2938, 23, 16)
#define F_C112GX4R1P0_EOM_VC_M_P_31_00  FIELD_DEFINE(0x2924, 31, 0)
#define F_C112GX4R1P0_EOM_VC_M_P_39_32  FIELD_DEFINE(0x2938, 15, 8)
#define F_C112GX4R1P0_EOM_VC_B_P_31_00  FIELD_DEFINE(0x2928, 31, 0)
#define F_C112GX4R1P0_EOM_VC_B_P_39_32  FIELD_DEFINE(0x2938, 7, 0)
#define F_C112GX4R1P0_EOM_VC_T_N_31_00  FIELD_DEFINE(0x292C, 31, 0)
#define F_C112GX4R1P0_EOM_VC_T_N_39_32  FIELD_DEFINE(0x293C, 23, 16)
#define F_C112GX4R1P0_EOM_VC_M_N_31_00  FIELD_DEFINE(0x2930, 31, 0)
#define F_C112GX4R1P0_EOM_VC_M_N_39_32  FIELD_DEFINE(0x293C, 15, 8)
#define F_C112GX4R1P0_EOM_VC_B_N_31_00  FIELD_DEFINE(0x2934, 31, 0)
#define F_C112GX4R1P0_EOM_VC_B_N_39_32  FIELD_DEFINE(0x293C, 7, 0)
#define F_C112GX4R1P0_EOM_READY         FIELD_DEFINE(0x6038, 3, 3)
#define F_C112GX4R1P0_EOM_DFE_CALL      FIELD_DEFINE(0x6038, 4, 4)
#define F_C112GX4R1P0_ESM_VOLTAGE       FIELD_DEFINE(0x6038, 15, 8)
#define F_C112GX4R1P0_DFE_ADAPT_SPLR_EN FIELD_DEFINE(0x6058, 13, 10)
#define F_C112GX4R1P0_ESM_PATH_SEL      FIELD_DEFINE(0x6058, 16, 16)
#define F_C112GX4R1P0_ESM_EN            FIELD_DEFINE(0x6058, 18, 18)
#define F_C112GX4R1P0_ESM_LPNUM         FIELD_DEFINE(0x6078, 15, 0)
#define F_C112GX4R1P0_ESM_PHASE         FIELD_DEFINE(0x6078, 26, 16)
#define F_C112GX4R1P0_ADAPT_EVEN        FIELD_DEFINE(0x6314, 8, 8)
#define F_C112GX4R1P0_ADAPT_ODD         FIELD_DEFINE(0x6314, 9, 9)

/* Trained Eye Height */
#define F_C112GX4R1P0_TRAIN_F0D         FIELD_DEFINE(0x6048, 7, 0)
#define F_C112GX4R1P0_TRAIN_F0A         FIELD_DEFINE(0x6048, 15, 8)
#define F_C112GX4R1P0_TRAIN_F0A_MAX     FIELD_DEFINE(0x6048, 23, 16)
#define F_C112GX4R1P0_TRAIN_F0B         FIELD_DEFINE(0x6048, 31, 24)
#define F_C112GX4R1P0_TRAIN_F0X         FIELD_DEFINE(0x607C, 23, 16)

/* Firmware Operations */
#define F_C112GX4R1P0_CLI_CMD           FIELD_DEFINE(0x6068, 7, 0)
#define F_C112GX4R1P0_CLI_START         FIELD_DEFINE(0x6068, 8, 8)
#define F_C112GX4R1P0_CLI_ARGS          FIELD_DEFINE(0x606C, 31, 0)
#define F_C112GX4R1P0_CDS_STATE         FIELD_DEFINE(0x6300, 23, 16)
#define F_C112GX4R1P0_CDR_MODE          FIELD_DEFINE(0x0038, 2, 0)

/* Align 90 */
#define F_C112GX4R1P0_PH_OS_DAT         FIELD_DEFINE(0x630C, 15, 0)
#define F_C112GX4R1P0_DE_CAL_SET_12_11  FIELD_DEFINE(0x060C, 1, 0)      /* RX_ALIGN90_DE_CAL_SETTING_LANE[12:11] */
#define F_C112GX4R1P0_DE_CAL_SET_10_03  FIELD_DEFINE(0x0610, 7, 0)      /* RX_ALIGN90_DE_CAL_SETTING_LANE[10:03] */
#define F_C112GX4R1P0_DE_CAL_SET_02_00  FIELD_DEFINE(0x0614, 7, 5)      /* RX_ALIGN90_DE_CAL_SETTING_LANE[02:00] */

/* Tx Inject */
#define F_C112GX4R1P0_ADD_ERR_NUM       FIELD_DEFINE(0x2024, 28, 26)
#define F_C112GX4R1P0_ADD_ERR_EN        FIELD_DEFINE(0x2024, 29, 29)

/* CDR Parameters */
#define F_C112GX4R1P0_REG_SELMUPF       FIELD_DEFINE(0x00C4, 3, 0)
#define F_C112GX4R1P0_REG_SELMUPI       FIELD_DEFINE(0x00CC, 3, 0)
#define F_C112GX4R1P0_RX_SELMUFI        FIELD_DEFINE(0x2100, 3, 0)
#define F_C112GX4R1P0_RX_SELMUFF        FIELD_DEFINE(0x2100, 7, 4)

/* Temperature */
#define F_C112GX4R1P0_TSEN_ADC_MODE     FIELD_DEFINE(0x8050, 7, 6)
#define F_C112GX4R1P0_TSEN_ADC_DATA     FIELD_DEFINE(0xA328, 9, 0)

/* Polarity */
#define F_C112GX4R1P0_TXD_INV           FIELD_DEFINE(0x2024, 30, 30)
#define F_C112GX4R1P0_RXD_INV           FIELD_DEFINE(0x2148, 29, 29)

/* Data Path */
#define F_C112GX4R1P0_DTL_CLAMPING_SEL  FIELD_DEFINE(0x2160, 26, 24)
#define F_C112GX4R1P0_RX2TX_NO_STOP     FIELD_DEFINE(0x2024, 25, 25)
#define F_C112GX4R1P0_RX2TX_RD_START    FIELD_DEFINE(0x2024, 24, 24)
#define F_C112GX4R1P0_RX_FOFFSET_DIS    FIELD_DEFINE(0x2168, 16, 16)
#define F_C112GX4R1P0_DTX_FOFFSET_SEL   FIELD_DEFINE(0x207C, 18, 18)
#define F_C112GX4R1P0_DIG_RX2TX_LPBK_EN FIELD_DEFINE(0x2024, 31, 31)
#define F_C112GX4R1P0_ANA_TX2RX_LPBK_EN FIELD_DEFINE(0x00A8, 3, 3)
#define F_C112GX4R1P0_DIG_TX2RX_LPBK_EN FIELD_DEFINE(0x2148, 31, 31)
#define F_C112GX4R1P0_PU_LB             FIELD_DEFINE(0x00B8, 2, 2)
#define F_C112GX4R1P0_VREF_SHIFT        FIELD_DEFINE(0x0158, 5, 4)

/* Misc */
#define F_C112GX4R1P0_DFE_ADAPT_LPNUM   FIELD_DEFINE(0x2418, 9, 0)
#define F_C112GX4R1P0_DFE_POL_LPNUM     FIELD_DEFINE(0x2418, 19, 10)

#define F_C112GX4R1P0_TX_FIR_TAP_POL    FIELD_DEFINE(0x2054, 6, 1)
#define F_C112GX4R1P0_TX_FIR_TAP_POL_F  FIELD_DEFINE(0x2054, 0, 0)      /* TX_FIR_TAP_POL_FORCE_LANE */
#define F_C112GX4R1P0_TO_ANA_TX_FIR_POL FIELD_DEFINE(0x2098, 13, 8)     /* TO_ANA_TX_FIR_TAP_POL_LANE */

/* PMD Log */
/* Addr = 0xE740 + lane * 0x30 */
#define F_C112GX4R1P0_PMD_LOG_COUNTER_LANE0   FIELD_DEFINE(0xE740, 15, 0)
#define F_C112GX4R1P0_PMD_LOG_COUNTER_LANE1   FIELD_DEFINE(0xE770, 15, 0)
#define F_C112GX4R1P0_PMD_LOG_COUNTER_LANE2   FIELD_DEFINE(0xE7A0, 15, 0)
#define F_C112GX4R1P0_PMD_LOG_COUNTER_LANE3   FIELD_DEFINE(0xE7D0, 15, 0)

/* DRO Data */
#define F_C112GX4R1P0_PCM_EN            FIELD_DEFINE(0x8060, 5, 5)
#define F_C112GX4R1P0_DRO_EN            FIELD_DEFINE(0x8050, 5, 5)
#define F_C112GX4R1P0_DRO_SEL           FIELD_DEFINE(0x8050, 4, 1)
#define F_C112GX4R1P0_PROCESSMON_START  FIELD_DEFINE(0xA330, 0, 0)      /* PROCESSMON_CNT_START */
#define F_C112GX4R1P0_PROCESSMON_READY  FIELD_DEFINE(0xA320, 9, 9)      /* PROCESSMON_CNT_READY */
#define F_C112GX4R1P0_ANA_FCLK_RDY_RD   FIELD_DEFINE(0xA330, 8, 8)      /* ANA_PROCESSMON_FCLK_RDY_RD */
#define F_C112GX4R1P0_PROCESSMON_CNT    FIELD_DEFINE(0xA32C, 31, 16)
#define F_C112GX4R1P0_PROCESSMON_TIMER  FIELD_DEFINE(0xA32C, 15, 0)     /* PROCESSMON_CNT_TIMER */

#ifdef C112GX4_ISOLATION
/* RX Init */
#define F_C112GX4R1P0_RX_INIT           FIELD_DEFINE(0x210C, 7, 7)
#define F_C112GX4R1P0_RX_INIT_DONE      FIELD_DEFINE(0x2100, 19, 19)

/* DFE */
#define F_C112GX4R1P0_DFE_EN            FIELD_DEFINE(0x241C, 4, 4)
#define F_C112GX4R1P0_DFE_UPDATE_DIS    FIELD_DEFINE(0x241C, 3, 3)

/* Power Up Transmitter/Receiver/PLL */
#define F_C112GX4R1P0_PU_PLL            FIELD_DEFINE(0x2008, 3, 3)
#define F_C112GX4R1P0_PU_TX             FIELD_DEFINE(0x2008, 1, 1)
#define F_C112GX4R1P0_PU_RX             FIELD_DEFINE(0x2108, 1, 1)

/* Phy Mode */
#define F_C112GX4R1P0_PHY_MODE          FIELD_DEFINE(0xA314, 26, 24)

/* Reference Frequency */
#define F_C112GX4R1P0_REFCLK_SEL        FIELD_DEFINE(0xA318, 13, 13)
#define F_C112GX4R1P0_REF_FREF_SEL      FIELD_DEFINE(0xA320, 4, 0)

/* TX/RX Bitrate */
#define F_C112GX4R1P0_PHY_GEN_TX        FIELD_DEFINE(0x2008, 31, 27)
#define F_C112GX4R1P0_PHY_GEN_RX        FIELD_DEFINE(0x2108, 31, 27)

/* MCU Freq*/
#define F_C112GX4R1P0_MCU_FREQ          FIELD_DEFINE(0xE65C, 15, 0)

/* TX Output*/
#define F_C112GX4R1P0_TX_IDLE           FIELD_DEFINE(0x2014, 18, 18)

/* Power IV Ref */
#define F_C112GX4R1P0_PU_IVREF          FIELD_DEFINE(0xA31C, 1, 1)
#define F_C112GX4R1P0_PU_IVREF_FM_REG   FIELD_DEFINE(0xA31C, 0, 0)

/* TRX Training */
#define F_C112GX4R1P0_TX_TRAIN_ENABLE   FIELD_DEFINE(0x2010, 5, 5)
#define F_C112GX4R1P0_TX_TRAIN_COMPLETE FIELD_DEFINE(0x2C20, 6, 6)
#define F_C112GX4R1P0_TX_TRAIN_FAILED   FIELD_DEFINE(0x2C20, 5, 5)
#define F_C112GX4R1P0_RX_TRAIN_ENABLE   FIELD_DEFINE(0x210C, 3, 3)
#define F_C112GX4R1P0_RX_TRAIN_COMPLETE FIELD_DEFINE(0x2C20, 4, 4)
#define F_C112GX4R1P0_RX_TRAIN_FAILED   FIELD_DEFINE(0x2C20, 3, 3)

/* Squelch Detect */
#define F_C112GX4R1P0_RX_SQ_OUT_LPF_RD  FIELD_DEFINE(0x2170, 14, 14)

#endif

#if C_LINKAGE
#if defined __cplusplus
}
#endif
#endif

#endif /* C112GX4 */

#endif /* defined MCESD_C112GX4_DEFS_H */
