[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of LPC1778FBD208 production of NXP SEMICONDUCTORS from the text: \n1. General description\nThe LPC178x/7x is an ARM Cortex-M3 based microcontroller for embedded applications \nrequiring a high level of integr ation and low power dissipation.\nThe ARM Cortex-M3 is a next generation core that offers better performance than the \nARM7 at the same clock rate and other system enhancements such as modernized \ndebug features and a higher level of support block integration. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and has a Harvard architecture with separate local \ninstruction and data buses, as well as a third bus with slightly lower performance for \nperipherals. The ARM Cortex-M3 CPU also in cludes an internal prefetch unit that \nsupports speculative branches. \nThe LPC178x/7x adds a specialized flash memory accelerator to accomplish optimal \nperformance when executing code from fl ash. The LPC178x/7x operates at up to \n120 MHz CPU frequency.The peripheral complement of the LPC178x/7 x includes up to 512 kB of flash program \nmemory, up to 96 kB of SRAM data memory , up to 4032 byte of EEPROM data memory, \nExternal Memory Controller (EMC), LCD (LPC178x only), Ethernet, USB \nDevice/Host/OTG, a General Purpose DMA controller, five UARTs, three SSP controllers, \nthree I\n2C-bus interfaces, a Quadrature Encoder In terface, four general purpose timers, \ntwo general purpose PWMs with six outputs each and one motor control PWM, an \nultra-low power RTC with separate battery supply and event recorder, a windowed \nwatchdog timer, a CRC calculation engine, up to 165 general purpose I/O pins, and more. \nThe analog peripherals include one eight-channel 12-bit ADC and a 10-bit DAC.\nThe pinout of LPC178x/7x is intended to allow pin function compatibility with the LPC24xx \nand LPC23xx.\nFor additional documentation, see Section 18 “ References ”.\n2. Features and benefits\n\uf06eFunctional replacement for the LPC23xx and LPC24xx family devices.\n\uf06eSystem:\n\uf075ARM Cortex-M3 processor, running at frequencies of up to 120 MHz. A Memory \nProtection Unit (MPU) supporti ng eight regions is included.\n\uf075ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).LPC178x/7x\n32-bit ARM Cortex-M3 microcontrolle r; up to 512 kB flash and \n96 kB SRAM; USB Device/Hos t/OTG; Ethernet; LCD; EMC\nRev. 5.5 — 26 April 2016 Product data sheet\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 2 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n\uf075Multilayer AHB matrix interc onnect provides a separate bus for each AHB master. \nAHB masters include the CPU, USB, Et hernet, and the General Purpose DMA \ncontroller. This inte rconnect provides communication with no arbitration delays \nunless two masters attemp t to access the same slave at the same time.\n\uf075Split APB bus allows for higher throughput with fewer stalls between the CPU and \nDMA. A single level of write buffering allows the CPU to continue without waiting for \ncompletion of APB writes if the APB was not already busy.\n\uf075Cortex-M3 system tick timer, includi ng an external clock input option.\n\uf075Standard JTAG test/debug interface as well as Serial Wire Debug and Serial \nWireTrace Port options.\n\uf075Embedded Trace Macrocell (ETM) module supports real-time trace.\n\uf075Boundary scan for simplified board testing.\n\uf075Non-maskable Inte rrupt (NMI) input.\n\uf06eMemory:\n\uf075Up to 512 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. The combination of an \nenhanced flash memory accelerator and lo cation of the flash memory on the CPU \nlocal code/data bus provides high code performance from flash.\n\uf075Up to 96 kB on-chip SRAM includes: \n64 kB of main SRAM on the CPU with local code/data bus for high-performance \nCPU access.\nTwo 16 kB peripheral SRAM blocks with separate access paths for higher \nthroughput. These SRAM blocks may be used for DMA memory as well as for \ngeneral purpose instruction and data storage.\n\uf075Up to 4032 byte on-chip EEPROM.\n\uf06eLCD controller, supporting both Super-Twisted Nematic (STN) and Thin-Film Transistors (TFT) displays.\n\uf075Dedicated DMA controller.\n\uf075Selectable display resolution (up to 1024 \uf0b4768 pixels).\n\uf075Supports up to 24-bit true-color mode.\n\uf06eExternal Memory Controller (EMC) provides support for asynchronous static memory \ndevices such as RAM, ROM and flash, as well as dynamic memories such as single \ndata rate SDRAM with an SDRAM clock of up to 80 MHz.\n\uf06eEight channel General Purpose DMA cont roller (GPDMA) on the AHB multilayer \nmatrix that can be used with the SSP, I2S, UART, CRC engine, Analog-to-Digital and \nDigital-to-Analog converter peripherals, timer match signals, GPIO, and for memory-to-memory transfers.\n\uf06eSerial interfaces:\n\uf075Ethernet MAC with MII/RMII interface an d associated DMA controller. These \nfunctions reside on an independent AHB.\n\uf075USB 2.0 full-speed dual-port device/host/OTG controller with on-chip PHY and \nassociated DMA controller.\n\uf075Five UARTs with fractional baud rate generation, internal FIFO, DMA support, and RS-485/EIA-485 support. One UART (UART1) has full modem control I/O, and one \nUART (USART4) supports IrDA, synchronous mode, and a smart card mode \nconforming to ISO7816-3.\n\uf075Three SSP controllers with FIFO and multi- protocol capabilities. The SSP \ncontrollers can be used with the GPDMA.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 3 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n\uf075Three enhanced I2C-bus interfaces, one with a true open-drain output supporting \nthe full I2C-bus specification and Fast-mode Plus with data rates of 1 Mbit/s, two \nwith standard port pins. Enhancements include multiple address recognition and \nmonitor mode.\n\uf075I2S-bus (Inter-IC Sound) interface for digital audio input or output. It can be used \nwith the GPDMA.\n\uf075CAN controller with two channels.\n\uf06eDigital peripherals:\n\uf075SD/MMC memory card interface.\n\uf075Up to 165 General Purpose I/O (GPIO) pins depending on the packaging with configurable pull-up/down resistors, op en-drain mode, and repeater mode. All \nGPIOs are located on an AHB bus for fast access and support Cortex-M3 bit-banding. GPIOs can be accessed by the General Purpose DMA Controller. Any \npin of ports 0 and 2 can be used to generate an interrupt.\n\uf075Two external interrupt inputs configurable as  edge/level sensitive. All pins on port 0 \nand port 2 can be used as edge sensitive interrupt sources.\n\uf075Four general purpose timers/counters with a total of eight capture inputs and ten \ncompare outputs. Each timer block has an  external count input. Specific timer \nevents can be selected to generate DMA requests.\n\uf075Quadrature encoder interfac e that can monitor one external quadrature encoder.\n\uf075Two standard PWM/timer blocks with external count input option.\n\uf075One motor control PWM with suppor t for three-phase motor control.\n\uf075Real-Time Clock (RTC) with a separate power domain. The RTC is clocked by a \ndedicated RTC oscillator. The RTC block includes 20 bytes of battery-powered backup registers, allowing syst em status to be stored when the rest of the chip is \npowered off. Battery power can be supplied from a standard 3 V lithium button cell. The RTC will continue working when the batter y voltage drops to as low as 2.1 V. \nAn RTC interrupt can wake up the CPU from any reduced power mode.\n\uf075Event Recorder that can capture the cloc k value when an event occurs on any of \nthree inputs. The event identification a nd the time it occurred are stored in \nregisters. The Event Recorder is lo cated in the RTC power domain and can \ntherefore operate as long as there is RTC power.\n\uf075Windowed Watchdog Timer (WWDT). Window ed operation, dedicated internal \noscillator, watchdog warning in terrupt, and sa fety features.\n\uf075CRC Engine block can calculate a CRC on supplied data using one of three standard polynomials. The CRC engine can be used in conjunction with the DMA controller to generate a CRC without CPU involvement in the data transfer.\n\uf06eAnalog peripherals:\n\uf07512-bit Analog-to-Digital Converter (ADC) with input multiplexing among eight pins, conversion rates up to 400 kHz, and multiple result registers. The 12-bit ADC can be used with the GPDMA controller.\n\uf07510-bit Digital-to-Analog Converter (DAC) with dedicated conversion timer and GPDMA support.\n\uf06ePower control:\n\uf075Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 4 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n\uf075The Wake-up Interrupt Controller (WIC) a llows the CPU to automatically wake up \nfrom any priority interrup t that can occur while the clocks are stopped in \nDeep-sleep, Power- down, and Deep power-down modes.\n\uf075Processor wake-up from Power-down mode via any interrupt able to operate \nduring Power-down mode (includes external interrupts, RTC interrupt, PORT0/2 pin interrupt, and NMI).\n\uf075Brownout detect with separate threshold for interrupt and forced reset.\n\uf075On-chip Power-On Reset (POR).\n\uf06eClock generation:\n\uf075Clock output function that can reflect the main oscilla tor clock, IRC clock, RTC \nclock, CPU clock, USB clock, or the watchdog timer clock.\n\uf075On-chip crystal oscillator with an op erating range of 1 MHz to 25 MHz.\n\uf07512 MHz Internal RC oscillato r (IRC) trimmed to 1% accura cy that can optionally be \nused as a system clock.\n\uf075An on-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequ ency crystal. May be run from  the main oscillator or the \ninternal RC oscillator.\n\uf075A second, dedicated PLL may be used for USB interface in order to allow added \nflexibility for the Ma in PLL settings.\n\uf06eVersatile pin function selection feature allows many possibilities for using on-chip\nperipheral functions.\n\uf06eUnique device serial number for identification purposes.\n\uf06eSingle 3.3 V power supply (2.4 V to 3.6 V). Temperature range of \uf02d40 \uf0b0C to 85 \uf0b0C.\n\uf06eAvailable as LQFP208, TFBGA208, TFBGA180, and LQFP144 package.\n3. Applications\n\uf06eCommunications:\n\uf075Point-of-sale terminals, web se rvers, multi-protocol bridges\n\uf06eIndustrial/Medical:\n\uf075Automation controllers, application control, robotics control, HVAC, PLC, inverters, \ncircuit breakers, medical scanning, security  monitoring, motor drive, video intercom\n\uf06eConsumer/Appliance:\n\uf075Audio, MP3 decoders, alarm systems, displays, printers, scanners, small \nappliances, fitness equipment\n\uf06eAutomotive:\n\uf075After-market, car alarms, GPS/fleet monitors\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 5 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n4. Ordering information\n Table 1. Ordering information \nType number Package\nName Description Version\nLPC1788\nLPC1788FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1788FET208 TFBGA208 plastic thin fine-pitch ball grid array package; 208 balls; body \n15 ´ 15 ´ 0.7 mmSOT950-1\nLPC1788FET180 TFBGA180 thin fine-pitch ball grid ar ray package; 180 balls; body 12 ´ 12 ´ 0.8 mm SOT570-3\nLPC1788FBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20 \uf0b4 20 \uf0b4 1.4 mm SOT486-1\nLPC1787LPC1787FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1786LPC1786FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1785LPC1785FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1778LPC1778FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1778FET208 TFBGA208 plastic thin fine-pitch ball grid array package; 208 balls; body \n15 ´ 15 ´ 0.7 mmSOT950-1\nLPC1778FET180 TFBGA180 thin fine-pitch ball grid ar ray package; 180 balls; body 12 ´ 12 ´ 0.8 mm SOT570-3\nLPC1778FBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20 \uf0b4 20 \uf0b4 1.4 mm SOT486-1\nLPC1777LPC1777FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1776LPC1776FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1776FET180 TFBGA180 thin fine-pitch ball grid ar ray package; 180 balls; body 12 ´ 12 ´ 0.8 mm SOT570-3\nLPC1774LPC1774FBD208 LQFP208 plastic low profile quad flat package; 208 leads; body 28 \uf0b4 28 \uf0b4 1.4 mm SOT459-1\nLPC1774FBD144 LQFP144 plastic low profile quad flat package; 144 leads; body 20 \uf0b4 20 \uf0b4 1.4 mm SOT486-1\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 6 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] Maximum data bus width of the External Memory Controll er (EMC) depends on package size. Smaller widths may be used.\n[2] USART4 not available.Table 2. LPC178x/7x ordering options\nAll parts include two CAN channels, three SSP interfaces, three I2C interfaces, one I2S interface, DAC, and an 8-channel \n12-bit ADC.\nType number\nDevice order \npart number\nFlash(kB)\nMain SRAM(kB)\nPeripheral SRAM (kB)\nTotal SRAM (kB)\nEEPROM\n(byte)\nEthernet\nUSB \nUART\nEMC bus width (bit) \n[1]\nGPIO\nLCD \nQEI\nSD/\nMMC\nLPC178x\nLPC1788FBD208 LPC1788FBD208/CP3E 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 32 165 Y Y Y\nLPC1788FET208 LPC1788FET208,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 32 165 Y Y Y\nLPC1788FET180 LPC1788FET180,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 16 141 Y Y Y\nLPC1788FBD144 LPC1788FBD144,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 8 109 Y Y Y\nLPC1787FBD208 LPC1787FBD208,551 512 64 16 \uf0b4 2 96 4032 N H/O/D 5 32 165 Y Y Y\nLPC1786FBD208 LPC1786FBD208,551 256 64 16 80 4032 Y H/O/D 5 32 165 Y Y YLPC1785FBD208 LPC1785FBD208K 256 64 16 80 4032 N H/O/D 5 32 165 Y N YLPC177xLPC1778FBD208 LPC1778FBD208,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 32 165 N Y Y\nLPC1778FET208 LPC1778FET208,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 32 165 N Y Y\nLPC1778FET180 LPC1778FET180,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 16 141 N Y Y\nLPC1778FBD144 LPC1778FBD144,551 512 64 16 \uf0b4 2 96 4032 Y H/O/D 5 8 109 N Y Y\nLPC1777FBD208 LPC1777FBD208,551 512 64 16 \uf0b4 2 96 4032 N H/O/D 5 32 165 N Y Y\nLPC1776FBD208 LPC1776FBD208,551 256 64 16 80 4032 Y H/O/D 5 32 165 N Y YLPC1776FET180 LPC1776FET180,551 256 64 16 80 4032 Y H/O/D 5 16 141 N Y YLPC1774FBD208 LPC1774FBD208,551 128 32 8 40 2048 N D 5 32 165 N N NLPC1774FBD144 LPC1774FBD144,551 128 32 8 40 2048 N D 4\n[2]8 109 N N N\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 7 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n5. Block diagram\n \n(1) Not available on all parts. See Table 2 .\nFig 1. Block diagramSRAM\n96/80/40 kBARM\nCORTEX-M3TEST/DEBUG\nINTERFACEEMULATION\nTRACE MODULE\nFLASH\nACCELERATOR\nFLASH\n512/256/128/64 kBGPDMA\nCONTROLLER\nI-code\nbusD-codebussystembus\nAHB TO\nAPB\nBRIDGE 0HIGH-SPEED\nGPIOAHB TO\nAPB\nBRIDGE 14032 B/\n2048 B\nEEPROMCLOCK\nGENERATION,\nPOWER CONTROL,\nSYSTEM \nFUNCTIONS\nclocks and \ncontrolsJTAG\ninterfacedebug\nport\nSSP0/2\nUSART4(1)UART2/3\nSYSTEM CONTROLSSP1\nUART0/1\nI2C0/1\nCAN 0/1\nTIMER 0/1\nWINDOWED WDT\n12-bit ADCPWM0/1\nPIN CONNECT\nGPIO INTERRUPT CONTROL\nRTC\nBACKUP REGISTERSEVENT RECORDER\n32 kHz\nOSCILLATORAPB slave group 1APB slave group 0\nRTC POWER DOMAINLPC178x/7x\nmasterETHERNET(1)\nmasterUSB\nDEVICE/\nHOST(1)/OTG(1)\nmaster\n002aaf528slaveslave\nCRCslaveslave slaveslaveROM EMCslave slave\nLCD(1)slave\nMULTILAYER AHB MATRIX\nI2C2\nTIMER2/3\nDAC\nI2SQUADRATURE ENCODER(1)\nMOTOR CONTROL PWMMPU\nSD/MMC(1)\n= connected to GPDMA\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 8 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n6. Pinning information\n6.1 Pinning\n \n Fig 2. Pin configuration (LQFP208) \nFig 3. Pin configuration (TFBGA208) LPC178x/7xFBD20815653\n104208\n157\n1051\n52\n002aaf518\n002aaf529LPC178x/7x\nTransparent top viewball A1\nindex area\nUTRPNMKH\nLJGFEDCA\nB2468 1 0 1 2\n1314\n15 1716\n13579 1 1\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 9 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n \n6.2 Pin description\nI/O pins on the LPC178x/7x are 5 V tolerant  and have input hysteresis unless otherwise \nindicated in the table below. Crystal pins, power pins, and reference voltage pins are not \n5 V tolerant. In addition, when pins are selected to be ADC inputs, they are no longer 5 V tolerant and the input voltage must be limited to the voltage at the ADC positive reference \npin (VREFP).\nAll port pins Pn[m] are multiplexed, an d the multiplexed functions appear in Table 3\n in the \norder defined by the FUNC bits of the corres ponding IOCON register  up to the highest \nused function number. Each port pin can support up to eight multiplexed functions. \nIOCON register FUNC values wh ich are reserved are noted as ‘R’ in the pin configuration \ntable.Fig 4. Pin configuration (TFBGA180) \nFig 5. Pin configuration (LQFP144) 002aaf519LPC178x/7x\n2 4 6 8 10 12 13 1413579 1 1ball A1\nindex area\nPNMLKJGE\nHFDCBA\nTransparent top view\nLPC178x/7x10837\n72144\n109\n731\n36\n002aaf520\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 10 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n Table 3. Pin description\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nP0[0] to P0[31]I/O Port 0:  Port 0 is a 32-bit I/O po rt with individual direction \ncontrols for each bit. The operation of port 0 pins depends upon the pin function selected via the pin connect block.\nP0[0] 94 U15 M10 66\n[3]I; \nPUI/O P0[0] — General purpose digital input/output pin.\nI CAN_RD1 — CAN1 receiver input.\nO U3_TXD — Transmitter output for UART3.\nI/O I2C1_SDA — I2C1 data input/output (this pin does not use a \nspecialized I2C pad).\nO U0_TXD — Transmitter output for UART0.\nP0[1] 96 T14 N11 67[3]I; \nPUI/O P0[1] — General purpose digital input/output pin.\nO CAN_TD1 — CAN1 transmitter output.\nI U3_RXD — Receiver input for UART3.\nI/O I2C1_SCL — I2C1 clock input/output (this pin does not use a \nspecialized I2C pad).\nI U0_RXD — Receiver input for UART0.\nP0[2] 202 C4 D5 141[3] I; \nPUI/O P0[2] — General purpose digital input/output pin.\nO U0_TXD — Transmitter output for UART0.\nO U3_TXD — Transmitter output for UART3.\nP0[3] 204 D6 A3 142[3] I; PUI/O P0[3] — General purpose digital input/output pin.\nI U0_RXD — Receiver input for UART0.\nI U3_RXD — Receiver input for UART3.\nP0[4] 168 B12 A11 116\n[3] I; PUI/O P0[4] — General purpose digital input/output pin.\nI/O I2S_RX_SCK — I\n2S Receive clock. It is driven by the master \nand received by the slave. Corresponds to the signal SCK in the \nI2S-bus specification.\nI CAN_RD2 — CAN2 receiver input.\nI T2_CAP0 — Capture input for Timer 2, channel 0.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[0] — LCD data.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 11 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP0[5] 166 C12 B11 115[3]I; \nPUI/O P0[5] — General purpose digital input/output pin.\nI/O I2S_RX_WS — I2S Receive word select. It is driven by the \nmaster and received by the slave. Corresponds to the signal WS \nin the I2S-bus specification .\nO CAN_TD2 — CAN2 transmitter output.\nI T2_CAP1 — Capture input for Timer 2, channel 1.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[1] — LCD data.\nP0[6] 164 D13 D11 113[3] I; PUI/O P0[6] — General purpose digital input/output pin.\nI/O I2S_RX_SDA — I\n2S Receive data. It is driven by the transmitter \nand read by the receiver. Corresponds to the signal SD in the \nI2S-bus specification.\nI/O SSP1_SSEL — Slave Select for SSP1.\nO T2_MAT0 — Match output for Timer 2, channel 0.\nO U1_RTS — Request to Send output for UART1. Can also be \nconfigured to be an RS-485/EIA-485 output enable signal for UART1.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[8] — LCD data.\nP0[7] 162 C13 B12 112\n[4]I; IA I/O P0[7] — General purpose digital input/output pin.\nI/O I2S_TX_SCK — I2S transmit clock. It is driven by the master \nand received by the slave. Corresponds to the signal SCK in the \nI2S-bus specification.\nI/O SSP1_SCK — Serial Clock for SSP1.\nO T2_MAT1 — Match output for Timer 2, channel 1.\nI RTC_EV0 — Event input 0 to Event Monitor/Recorder.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[9] — LCD data.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 12 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP0[8] 160 A15 C12 111[4]I; IA I/O P0[8] — General purpose digital input/output pin.\nI/O I2S_TX_WS — I2S Transmit word select. It is driven by the \nmaster and received by the slave. Corresponds to the signal WS \nin the I2S-bus specification .\nI/O SSP1_MISO — Master In Slave Out for SSP1.\nO T2_MAT2 — Match output for Timer 2, channel 2.\nI RTC_EV1 — Event input 1 to Event Monitor/Recorder.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[16] — LCD data.\nP0[9] 158 C14 A13 109[4] I; IA I/O P0[9] — General purpose digital input/output pin.\nI/O I2S_TX_SDA — I2S transmit data. It is driven by the transmitter \nand read by the receiver. Corresponds to the signal SD in the \nI2S-bus specification.\nI/O SSP1_MOSI — Master Out Slave In for SSP1.\nO T2_MAT3 — Match output for Timer 2, channel 3.\nI RTC_EV2 — Event input 2 to Event Monitor/Recorder.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[17] — LCD data.\nP0[10] 98 T15 L10 69[3] I; \nPUI/O P0[10] — General purpose digi tal input/output pin.\nO U2_TXD — Transmitter output for UART2.\nI/O I2C2_SDA — I2C2 data input/output (this pin does not use a \nspecialized I2C pad).\nO T3_MAT0 — Match output for Timer 3, channel 0.\nP0[11] 100 R14 P12 70[3]I; \nPUI/O P0[11] — General purpose digital input/output pin.\nI U2_RXD — Receiver input for UART2.\nI/O I2C2_SCL — I2C2 clock input/output (this pin does not use a \nspecialized I2C pad).\nO T3_MAT1 — Match output for Timer 3, channel 1.\nP0[12] 41 R1 J4 29[5] I; \nPUI/O P0[12] — General purpose digi tal input/output pin.\nO USB_PPWR2  — Port Power enable signal for USB port 2.\nI/O SSP1_MISO — Master In Slave Out for SSP1.\nI ADC0_IN[6] — A/D converter 0, input 6. When configured as an \nADC input, the digital function of the pin must be disabled.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 13 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP0[13] 45 R2 J5 32[5]I; \nPUI/O P0[13] — General purpose digi tal input/output pin.\nO USB_UP_LED2 — USB port 2 GoodLink LED indicator. It is \nLOW when the device is configured (non-control endpoints \nenabled), or when the host is enabled and has detected a device on the bus. It is HIGH w hen the device is not configured, \nor when host is enabled and has not detected a device on the bus, or during global suspend.  It transitions between LOW and \nHIGH (flashes) when the host is enabled and detects activity on \nthe bus.\nI/O SSP1_MOSI — Master Out Slave In for SSP1.\nI ADC0_IN[7] — A/D converter 0, input 7. When configured as an \nADC input, the digital function of the pin must be disabled.\nP0[14] 69 T7 M5 48\n[3] I; \nPUI/O P0[14] — General purpose digi tal input/output pin.\nO USB_HSTEN2  — Host Enabled status for USB port 2.\nI/O SSP1_SSEL — Slave Select for SSP1.\nO USB_CONNECT2 — SoftConnect control for USB port 2. \nSignal used to switch an external 1.5 k \uf057 resistor under software \ncontrol. Used with the SoftConnect USB feature.\nP0[15] 128 J16 H13 89[3]I; PUI/O P0[15] — General purpose digi tal input/output pin.\nO U1_TXD — Transmitter output for UART1.\nI/O SSP0_SCK — Serial clock for SSP0.\nP0[16] 130 J14 H14 90\n[3] I; PUI/O P0[16] — General purpose digi tal input/output pin.\nI U1_RXD — Receiver input for UART1.\nI/O SSP0_SSEL — Slave Select for SSP0.\nP0[17] 126 K17 J12 87\n[3] I; PUI/O P0[17] — General purpose digi tal input/output pin.\nI U1_CTS — Clear to Send input for UART1.\nI/O SSP0_MISO — Master In Slave Out for SSP0.\nP0[18] 124 K15 J13 86\n[3] I; PUI/O P0[18] — General purpose digi tal input/output pin.\nI U1_DCD — Data Carrier Detect input for UART1.\nI/O SSP0_MOSI — Master Out Slave In for SSP0.\nP0[19] 122 L17 J10 85\n[3] I; PUI/O P0[19] — General purpose digi tal input/output pin.\nI U1_DSR — Data Set Ready input for UART1.\nO SD_CLK — Clock output line for SD card interface.\nI/O I2C1_SDA — I\n2C1 data input/output (this pin does not use a \nspecialized I2C pad).Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 14 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP0[20] 120 M17 K14 83[3]I; \nPUI/O P0[20] — General purpose digi tal input/output pin.\nO U1_DTR — Data Terminal Ready output for UART1. Can also \nbe configured to be an RS-485/EIA-485 output enable signal for \nUART1.\nI/O SD_CMD — Command line for SD  card interface.\nI/O I2C1_SCL — I2C1 clock input/output (this pin does not use a \nspecialized I2C pad).\nP0[21] 118 M16 K11 82[3]I; \nPUI/O P0[21] — General purpose digi tal input/output pin.\nI U1_RI — Ring Indicator input for UART1.\nO SD_PWR — Power Supply Enable for external SD card power \nsupply.\nO U4_OE — RS-485/EIA-485 output enable signal for UART4.\nI CAN_RD1 — CAN1 receiver input.\nI/O U4_SCLK — USART 4 clock input or output in synchronous \nmode.\nP0[22] 116 N17 L14 80[6] I; PUI/O P0[22] — General purpose digi tal input/output pin.\nO U1_RTS — Request to Send output for UART1. Can also be \nconfigured to be an RS-485/EIA-485 output enable signal for \nUART1.\nI/O SD_DAT[0] — Data line 0 for SD card interface.\nO U4_TXD — Transmitter output for USART4 (input/output in \nsmart card mode).\nO CAN_TD1 — CAN1 transmitter output.\nP0[23] 18 H1 F5 13\n[5] I; \nPUI/O P0[23] — General purpose digi tal input/output pin.\nI ADC0_IN[0] — A/D converter 0, input 0. When configured as an \nADC input, the digital function of the pin must be disabled.\nI/O I2S_RX_SCK — Receive Clock. It is driven by the master and \nreceived by the slave. Corresponds to the signal SCK in the \nI2S-bus specification.\nI T3_CAP0 — Capture input for Timer 3, channel 0.\nP0[24] 16 G2 E1 11[5]I; \nPUI/O P0[24] — General purpose digi tal input/output pin.\nI ADC0_IN[1] — A/D converter 0, input 1. When configured as an \nADC input, the digital function of the pin must be disabled.\nI/O I2S_RX_WS — Receive Word Select. It is driven by the master \nand received by the slave. Corresponds to the signal WS in the \nI2S-bus specification.\nI T3_CAP1 — Capture input for Timer 3, channel 1.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 15 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP0[25] 14 F1 E4 10[5]I; \nPUI/O P0[25] — General purpose digi tal input/output pin.\nI ADC0_IN[2] — A/D converter 0, input 2. When configured as an \nADC input, the digital function of the pin must be disabled.\nI/O I2S_RX_SDA — Receive data. It is driven by the transmitter \nand read by the receiver. Corresponds to the signal SD in the \nI2S-bus specification.\nO U3_TXD — Transmitter output for UART3.\nP0[26] 12 E1 D1 8[7]I; \nPUI/O P0[26] — General purpose digi tal input/output pin.\nI ADC0_IN[3] — A/D converter 0, input 3. When configured as an \nADC input, the digital function of the pin must be disabled.\nO DAC_OUT — D/A converter output. When configured as the \nDAC output, the digital function of the pin must be disabled.\nI U3_RXD — Receiver input for UART3.\nP0[27] 50 T1 L3 35[8] I I/O P0[27] — General purpose digi tal input/output pin.\nI/O I2C0_SDA — I2C0 data input/output (this pin uses a specialized \nI2C pad).\nI/O USB_SDA1 — I2C serial data for communication with an \nexternal USB transceiver.\nP0[28] 48 R3 M1 34[8]I I/O P0[28] — General purpose digi tal input/output pin.\nI/O I2C0_SCL — I2C0 clock input/output (this pin uses a \nspecialized I2C pad).\nI/O USB_SCL1 — I2C serial clock for co mmunication with an \nexternal USB transceiver.\nP0[29] 61 U4 K5 42[9]I I/O P0[29] — General purpose digi tal input/output pin.\nI/O USB_D+1 — USB port 1 bidirectional D+ line.\nI EINT0  — External interrupt 0 input.\nP0[30] 62 R6 N4 43[9]I I/O P0[30] — General purpose digi tal input/output pin.\nI/O USB_D\uf02d1 — USB port 1 bidirectional D \uf02d line.\nI EINT1  — External interrupt 1 input.\nP0[31] 51 T2 N1 36[9] I I/O P0[31] — General purpose digi tal input/output pin.\nI/O USB_D+2 — USB port 2 bidirectional D+ line.\nP1[0] to \nP1[31]I/O Port 1:  Port 1 is a 32 bit I/O port with individual direction \ncontrols for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block\nP1[0] 196 A3 B5 136\n[3] I; \nPUI/O P1[0] — General purpose digital input/output pin.\nO ENET_TXD0 — Ethernet transmit data 0 (RMII/MII interface).\n- R — Function reserved.\nI T3_CAP1 — Capture input for Timer 3, channel 1.\nI/O SSP2_SCK — Serial clock for SSP2.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 16 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[1] 194 B5 A5 135[3]I; \nPUI/O P1[1] — General purpose digital input/output pin.\nO ENET_TXD1 — Ethernet transmit data 1 (RMII/MII interface).\n- R — Function reserved.\nO T3_MAT3 — Match output for Timer 3, channel 3.\nI/O SSP2_MOSI — Master Out Slave In for SSP2.\nP1[2] 185 D9 B7 -[3]I; PUI/O P1[2] — General purpose digital input/output pin.\nO ENET_TXD2 — Ethernet transmit data 2 (MII interface).\nO SD_CLK — Clock output line for SD card interface.\nO PWM0[1] — Pulse Width Modulator 0, output 1.\nP1[3] 177 A10 A9 -\n[3] I; PUI/O P1[3] — General purpose digital input/output pin.\nO ENET_TXD3 — Ethernet transmit data 3 (MII interface).\nI/O SD_CMD — Command line for SD  card interface.\nO PWM0[2] — Pulse Width Modulator 0, output 2.\nP1[4] 192 A5 C6 133\n[3] I; \nPUI/O P1[4] — General purpose digital input/output pin.\nO ENET_TX_EN — Ethernet transmit data enable (RMII/MII \ninterface).\n- R — Function reserved.\nO T3_MAT2 — Match output for Timer 3, channel 2.\nI/O SSP2_MISO — Master In Slave Out for SSP2.\nP1[5] 156 A17 B13 -[3] I; PUI/O P1[5] — General purpose digital input/output pin.\nO ENET_TX_ER — Ethernet Transmit E rror (MII interface).\nO SD_PWR — Power Supply Enable for external SD card power \nsupply.\nO PWM0[3] — Pulse Width Modulator 0, output 3.\nP1[6] 171 B11 B10 -\n[3] I; \nPUI/O P1[6] — General purpose digital input/output pin.\nI ENET_TX_CLK — Ethernet Transmit Clock (MII interface).\nI/O SD_DAT[0] — Data line 0 for SD card interface.\nO PWM0[4] — Pulse Width Modulator 0, output 4.\nP1[7] 153 D14 C13 -[3]I; PUI/O P1[7] — General purpose digital input/output pin.\nI ENET_COL — Ethernet Collision detect (MII interface).\nI/O SD_DAT[1] — Data line 1 for SD card interface.\nO PWM0[5] — Pulse Width Modulator 0, output 5.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 17 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[8] 190 C7 B6 132[3]I; \nPUI/O P1[8] — General purpose digital input/output pin.\nI ENET_CRS (ENET_CRS_DV) — Ethernet Carrier Sense (MII \ninterface) or Ethernet Carrier Se nse/Data Valid (RMII interface).\n- R — Function reserved.\nO T3_MAT1 — Match output for Timer 3, channel 1.\nI/O SSP2_SSEL — Slave Select for SSP2.\nP1[9] 188 A6 D7 131[3] I; \nPUI/O P1[9] — General purpose digital input/output pin.\nI ENET_RXD0 — Ethernet receive data 0 (RMII/MII interface).\n- R — Function reserved.\nO T3_MAT0 — Match output for Timer 3, channel 0.\nP1[10] 186 C8 A7 129[3]I; PUI/O P1[10] — General purpose digi tal input/output pin.\nI ENET_RXD1 — Ethernet receive data 1 (RMII/MII interface).\n- R — Function reserved.\nI T3_CAP0 — Capture input for Timer 3, channel 0.\nP1[11] 163 A14 A12 -\n[3]I; PUI/O P1[11] — General purpose digital input/output pin.\nI ENET_RXD2 — Ethernet Receive Data 2 (MII interface).\nI/O SD_DAT[2] — Data line 2 for SD card interface.\nO PWM0[6] — Pulse Width Modulator 0, output 6.\nP1[12] 157 A16 A14 -\n[3] I; PUI/O P1[12] — General purpose digi tal input/output pin.\nI ENET_RXD3 — Ethernet Receive Data (MII interface).\nI/O SD_DAT[3] — Data line 3 for SD card interface.\nI PWM0_CAP0 — Capture input for PWM0, channel 0.\nP1[13] 147 D16 D14 -\n[3] I; PUI/O P1[13] — General purpose digi tal input/output pin.\nI ENET_RX_DV — Ethernet Receive Data Valid (MII interface).\nP1[14] 184 A7 D8 128\n[3] I; PUI/O P1[14] — General purpose digi tal input/output pin.\nI ENET_RX_ER — Ethernet receive error (RMII/MII interface).\n- R — Function reserved.\nI T2_CAP0 — Capture input for Timer 2, channel 0.\nP1[15] 182 A8 A8 126\n[3] I; PUI/O P1[15] — General purpose digi tal input/output pin.\nI ENET_RX_CLK (ENET_REF_CLK) — Ethernet Receive Clock \n(MII interface) or Ethernet Re ference Clock (RMII interface).\n- R — Function reserved.\nI/O I2C2_SDA — I\n2C2 data input/output (this pin does not use a \nspecialized I2C pad).Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 18 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[16] 180 D10 B8 125[3]I; \nPUI/O P1[16] — General purpose digi tal input/output pin.\nO ENET_MDC — Ethernet MIIM clock.\nO I2S_TX_MCLK — I2S transmit master clock.\nP1[17] 178 A9 C9 123[3]I; PUI/O P1[17] — General purpose digi tal input/output pin.\nI/O ENET_MDIO — Ethernet MIIM data input and output.\nO I2S_RX_MCLK — I2S receive master clock.\nP1[18] 66 P7 L5 46\n[3]I; PUI/O P1[18] — General purpose digi tal input/output pin.\nO USB_UP_LED1 — It is LOW when the device is configured \n(non-control endpoints enabled), or when the host is enabled \nand has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not \ndetected a device on the bus, or during global suspend. It \ntransitions between LOW and HIGH (flashes) when the host is enabled and detects activity on the bus.\nO PWM1[1] — Pulse Width Modulator 1, channel 1 output.\nI T1_CAP0 — Capture input for Timer 1, channel 0.\n- R — Function reserved.\nI/O SSP1_MISO — Master In Slave Out for SSP1.\nP1[19] 68 U6 P5 47\n[3] I; PUI/O P1[19] — General purpose digi tal input/output pin.\nO USB_TX_E1\n — Transmit Enable signal for USB port 1 (OTG \ntransceiver).\nO USB_PPWR1  — Port Power enable signal for USB port 1.\nI T1_CAP1 — Capture input for Timer 1, channel 1.\nO MC_0A — Motor control PWM channel 0, output A.\nI/O SSP1_SCK — Serial clock for SSP1.\nO U2_OE — RS-485/EIA-485 output enable signal for UART2.\nP1[20] 70 U7 K6 49[3] I; PUI/O P1[20] — General purpose digi tal input/output pin.\nO USB_TX_DP1 — D+ transmit data for USB port 1 (OTG \ntransceiver).\nO PWM1[2] — Pulse Width Modulator 1, channel 2 output.\nI QEI_PHA — Quadrature Encoder Interface PHA input.\nI MC_FB0 — Motor control PWM channel 0 feedback input.\nI/O SSP0_SCK — Serial clock for SSP0.\nO LCD_VD[6] — LCD data.\nO LCD_VD[10] — LCD data.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 19 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[21] 72 R8 N6 50[3]I; \nPUI/O P1[21] — General purpose digi tal input/output pin.\nO USB_TX_DM1 — D\uf02d transmit data for USB port 1 (OTG \ntransceiver).\nO PWM1[3] — Pulse Width Modulator 1, channel 3 output.\nI/O SSP0_SSEL — Slave Select for SSP0.\nI MC_ABORT  — Motor control PWM, active low fast abort.\n- R — Function reserved.\nO LCD_VD[7] — LCD data.\nO LCD_VD[11] — LCD data.\nP1[22] 74 U8 M6 51[3]I; \nPUI/O P1[22] — General purpose digi tal input/output pin.\nI USB_RCV1 — Differential receive data for USB port 1 (OTG \ntransceiver).\nI USB_PWRD1 — Power Status for USB port 1 (host power \nswitch).\nO T1_MAT0 — Match output for Timer 1, channel 0.\nO MC_0B — Motor control PWM channel 0, output B.\nI/O SSP1_MOSI — Master Out Slave In for SSP1.\nO LCD_VD[8] — LCD data.\nO LCD_VD[12] — LCD data.\nP1[23] 76 P9 N7 53[3]I; PUI/O P1[23] — General purpose digi tal input/output pin.\nI USB_RX_DP1 — D+ receive data fo r USB port 1 (OTG \ntransceiver).\nO PWM1[4] — Pulse Width Modulator 1, channel 4 output.\nI QEI_PHB — Quadrature Encoder Interface PHB input.\nI MC_FB1 — Motor control PWM channel 1 feedback input.\nI/O SSP0_MISO — Master In Slave Out for SSP0.\nO LCD_VD[9] — LCD data.\nO LCD_VD[13] — LCD data.\nP1[24] 78 T9 P7 54\n[3] I; PUI/O P1[24] — General purpose digi tal input/output pin.\nI USB_RX_DM1 — D\uf02d receive data for USB port 1 (OTG \ntransceiver).\nO PWM1[5] — Pulse Width Modulator 1, channel 5 output.\nI QEI_IDX — Quadrature Encoder Interface INDEX input.\nI MC_FB2 — Motor control PWM channel 2 feedback input.\nI/O SSP0_MOSI — Master Out Slave in for SSP0.\nO LCD_VD[10] — LCD data.\nO LCD_VD[14] — LCD data.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 20 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[25] 80 T10 L7 56[3]I; \nPUI/O P1[25] — General purpose digi tal input/output pin.\nO USB_LS1  — Low Speed status for USB port 1 (OTG \ntransceiver).\nO USB_HSTEN1  — Host Enabled status for USB port 1.\nO T1_MAT1 — Match output for Timer 1, channel 1.\nO MC_1A — Motor control PWM channel 1, output A.\nO CLKOUT — Selectable clock output.\nO LCD_VD[11] — LCD data.\nO LCD_VD[15] — LCD data.\nP1[26] 82 R10 P8 57[3]I; \nPUI/O P1[26] — General purpose digi tal input/output pin.\nO USB_SSPND1  — USB port 1 Bus Suspend status (OTG \ntransceiver).\nO PWM1[6] — Pulse Width Modulator 1, channel 6 output.\nI T0_CAP0 — Capture input for Timer 0, channel 0.\nO MC_1B — Motor control PWM channel 1, output B.\nI/O SSP1_SSEL — Slave Select for SSP1.\nO LCD_VD[12] — LCD data.\nO LCD_VD[20] — LCD data.\nP1[27] 88 T12 M9 61[3] I; \nPUI/O P1[27] — General purpose digi tal input/output pin.\nI USB_INT1  — USB port 1 OTG transceiver interrupt (OTG \ntransceiver).\nI USB_OVRCR1  — USB port 1 Over-Current status.\nI T0_CAP1 — Capture input for Timer 0, channel 1.\nO CLKOUT — Selectable clock output.\n- R — Function reserved.\nO LCD_VD[13] — LCD data.\nO LCD_VD[21] — LCD data.\nP1[28] 90 T13 P10 63[3] I; \nPUI/O P1[28] — General purpose digi tal input/output pin.\nI/O USB_SCL1 — USB port 1 I2C serial clock (OTG transceiver).\nI PWM1_CAP0 — Capture input for PWM1, channel 0.\nO T0_MAT0 — Match output for Timer 0, channel 0.\nO MC_2A — Motor control PWM channel 2, output A.\nI/O SSP0_SSEL — Slave Select for SSP0.\nO LCD_VD[14] — LCD data.\nO LCD_VD[22] — LCD data.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 21 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP1[29] 92 U14 N10 64[3]I; \nPUI/O P1[29] — General purpose digi tal input/output pin.\nI/O USB_SDA1 — USB port 1 I2C serial data (OTG transceiver).\nI PWM1_CAP1 — Capture input for PWM1, channel 1.\nO T0_MAT1 — Match output for Timer 0, channel 1.\nO MC_2B — Motor control PWM channel 2, output B.\nO U4_TXD — Transmitter output for USART4 (input/output in \nsmart card mode).\nO LCD_VD[15] — LCD data.\nO LCD_VD[23] — LCD data.\nP1[30] 42 P2 K3 30[5]I; \nPUI/O P1[30] — General purpose digi tal input/output pin.\nI USB_PWRD2 — Power Status for USB port 2.\nI USB_VBUS — Monitors the presence of USB bus power.\nThis signal must be HIGH  for USB reset to occur.\nI ADC0_IN[4] — A/D converter 0, input 4. When configured as an \nADC input, the digital function of the pin must be disabled.\nI/O I2C0_SDA — I2C0 data input/output (this pin does not use a \nspecialized I2C pad).\nO U3_OE — RS-485/EIA-485 output enable signal for UART3.\nP1[31] 40 P1 K2 28[5]I; PUI/O P1[31] — General purpose digi tal input/output pin.\nI USB_OVRCR2\n — Over-Current status for USB port 2.\nI/O SSP1_SCK — Serial Clock for SSP1.\nI ADC0_IN[5] — A/D converter 0, input 5. When configured as an \nADC input, the digital function of the pin must be disabled.\nI/O I2C0_SCL — I2C0 clock input/output (this pin does not use a \nspecialized I2C pad).\nP2[0] to P2[31]I/O Port 2:  Port 2 is a 32 bit I/O port with individual direction \ncontrols for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block.\nP2[0] 154 B17 D12 107\n[3]I; \nPUI/O P2[0] — General purpose digital input/output pin.\nO PWM1[1] — Pulse Width Modulator 1, channel 1 output.\nO U1_TXD — Transmitter output for UART1.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_PWR — LCD panel power enable.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 22 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP2[1] 152 E14 C14 106[3]I; \nPUI/O P2[1] — General purpose digital input/output pin.\nO PWM1[2] — Pulse Width Modulator 1, channel 2 output.\nI U1_RXD — Receiver input for UART1.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_LE — Line end signal.\nP2[2] 150 D15 E11 105[3] I; PUI/O P2[2] — General purpose digital input/output pin.\nO PWM1[3] — Pulse Width Modulator 1, channel 3 output.\nI U1_CTS — Clear to Send input for UART1.\nO T2_MAT3 — Match output for Timer 2, channel 3.\n- R — Function reserved.\nO TRACEDATA[3] — Trace data, bit 3.\n- R — Function reserved.\nO LCD_DCLK — LCD panel clock.\nP2[3] 144 E16 E13 100\n[3] I; \nPUI/O P2[3] — General purpose digital input/output pin.\nO PWM1[4] — Pulse Width Modulator 1, channel 4 output.\nI U1_DCD — Data Carrier Detect input for UART1.\nO T2_MAT2 — Match output for Timer 2, channel 2.\n- R — Function reserved.\nO TRACEDATA[2] — Trace data, bit 2.\n- R — Function reserved.\nO LCD_FP — Frame pulse (STN). Vertical synchronization pulse \n(TFT).\nP2[4] 142 D17 E14 99[3] I; PUI/O P2[4] — General purpose digital input/output pin.\nO PWM1[5] — Pulse Width Modulator 1, channel 5 output.\nI U1_DSR — Data Set Ready input for UART1.\nO T2_MAT1 — Match output for Timer 2, channel 1.\n- R — Function reserved.\nO TRACEDATA[1] — Trace data, bit 1.\n- R — Function reserved.\nO LCD_ENAB_M — STN AC bias drive or TFT data enable \noutput.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 23 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP2[5] 140 F16 F12 97[3]I; \nPUI/O P2[5] — General purpose digital input/output pin.\nO PWM1[6] — Pulse Width Modulator 1, channel 6 output.\nO U1_DTR — Data Terminal Ready output for UART1. Can also \nbe configured to be an RS-485/EIA-485 output enable signal for \nUART1.\nO T2_MAT0 — Match output for Timer 2, channel 0.\n- R — Function reserved.\nO TRACEDATA[0] — Trace data, bit 0.\n- R — Function reserved.\nO LCD_LP — Line synchronization pulse (STN). Horizontal \nsynchronization pulse (TFT).\nP2[6] 138 E17 F13 96[3] I; \nPUI/O P2[6] — General purpose digital input/output pin.\nI PWM1_CAP0 — Capture input for PWM1, channel 0.\nI U1_RI — Ring Indicator input for UART1.\nI T2_CAP0 — Capture input for Timer 2, channel 0.\nO U2_OE — RS-485/EIA-485 output enable signal for UART2.\nO TRACECLK — Trace clock.\nO LCD_VD[0] — LCD data.\nO LCD_VD[4] — LCD data.\nP2[7] 136 G16 G11 95[3]I; \nPUI/O P2[7] — General purpose digital input/output pin.\nI CAN_RD2 — CAN2 receiver input.\nO U1_RTS — Request to Send output for UART1. Can also be \nconfigured to be an RS-485/EIA-485 output enable signal for UART1.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_VD[1] — LCD data.\nO LCD_VD[5] — LCD data.\nP2[8] 134 H15 G14 93\n[3]I; \nPUI/O P2[8] — General purpose digital input/output pin.\nO CAN_TD2 — CAN2 transmitter output.\nO U2_TXD — Transmitter output for UART2.\nI U1_CTS — Clear to Send input for UART1.\nO ENET_MDC — Ethernet MIIM clock.\n- R — Function reserved.\nO LCD_VD[2] — LCD data.\nO LCD_VD[6] — LCD data.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 24 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP2[9] 132 H16 H11 92[3]I; \nPUI/O P2[9] — General purpose digital input/output pin.\nO USB_CONNECT1 — USB1 SoftConnect control. Signal used to \nswitch an external 1.5 k \uf057 resistor under the software control. \nUsed with the SoftConnect USB feature.\nI U2_RXD — Receiver input for UART2.\nI U4_RXD — Receiver input for USART4.\nI/O ENET_MDIO — Ethernet MIIM data input and output.\n- R — Function reserved.\nI LCD_VD[3] — LCD data.\nI LCD_VD[7] — LCD data.\nP2[10] 110 N15 M13 76[10] I; \nPUI/O P2[10] — General purpose digital in put/output pin. This pin \nincludes a 10 ns input .\nA LOW on this pin while RESET  is LOW forces the on-chip boot \nloader to take over control of the part after a reset and go into \nISP mode. \nI EINT0  — External interrupt 0 input.\nI NMI — Non-maskable interrupt input.\nP2[11] 108 T17 M12 75[10] I; \nPUI/O P2[11] — General purpose digital input/output pin. This pin \nincludes a 10 ns input glitch filter.\nI EINT1  — External interrupt 1 input.\nI/O SD_DAT[1] — Data line 1 for SD card interface.\nI/O I2S_TX_SCK — Transmit Clock. It is driven by the master and \nreceived by the slave. Corresponds to the signal SCK in the \nI2S-bus specification.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nO LCD_CLKIN — LCD clock.\nP2[12] 106 N14 N14 73[10] I; \nPUI/O P2[12] — General purpose digital in put/output pin. This pin \nincludes a 10 ns input glitch filter.\nI EINT2  — External interrupt 2 input.\nI/O SD_DAT[2] — Data line 2 for SD card interface.\nI/O I2S_TX_WS — Transmit Word Select. It is driven by the master \nand received by the slave. Corresponds to the signal WS in the \nI2S-bus specification.\nO LCD_VD[4] — LCD data.\nO LCD_VD[3] — LCD data.\nO LCD_VD[8] — LCD data.\nO LCD_VD[18] — LCD data.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 25 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP2[13] 102 T16 M11 71[10]I; \nPUI/O P2[13] — General purpose digital in put/output pin. This pin \nincludes a 10 ns input glitch filter.\nI EINT3  — External interrupt 3 input.\nI/O SD_DAT[3] — Data line 3 for SD card interface.\nI/O I2S_TX_SDA — Transmit data. It is driven by the transmitter \nand read by the receiver. Corresponds to the signal SD in the \nI2S-bus specification.\n- R — Function reserved.\nO LCD_VD[5] — LCD data.\nO LCD_VD[9] — LCD data.\nO LCD_VD[19] — LCD data.\nP2[14] 91 R12 - -[3] I; \nPUI/O P2[14] — General purpose digi tal input/output pin.\nO EMC_CS2  — LOW active Chip Select 2 signal.\nI/O I2C1_SDA — I2C1 data input/output (this pin does not use a \nspecialized I2C pad).\nI T2_CAP0 — Capture input for Timer 2, channel 0.\nP2[15] 99 P13 - -[3]I; \nPUI/O P2[15] — General purpose digi tal input/output pin.\nO EMC_CS3  — LOW active Chip Select 3 signal.\nI/O I2C1_SCL — I2C1 clock input/output (this pin does not use a \nspecialized I2C pad).\nI T2_CAP1 — Capture input for Timer 2, channel 1.\nP2[16] 87 R11 P9 -[3] I; \nPUI/O P2[16] — General purpose digi tal input/output pin.\nO EMC_CAS  — LOW active SDRAM Column Address Strobe.\nP2[17] 95 R13 P11 -[3] I; PUI/O P2[17] — General purpose digi tal input/output pin.\nO EMC_RAS\n — LOW active SDRAM Row Address Strobe.\nP2[18] 59 U3 P3 -[6]I; PUI/O P2[18] — General purpose digi tal input/output pin.\nO EMC_CLK[0] — SDRAM clock 0.\nP2[19] 67 R7 N5 -\n[6]I; PUI/O P2[19] — General purpose digi tal input/output pin.\nO EMC_CLK[1] — SDRAM clock 1.\nP2[20] 73 T8 P6 -\n[3]I; PUI/O P2[20] — General purpose digi tal input/output pin.\nO EMC_DYCS0\n — SDRAM chip select 0.\nP2[21] 81 U11 N8 -[3] I; PUI/O P2[21] — General purpose digi tal input/output pin.\nO EMC_DYCS1\n — SDRAM chip select 1.\nP2[22] 85 U12 - -[3] I; PUI/O P2[22] — General purpose digi tal input/output pin.\nO EMC_DYCS2\n — SDRAM chip select 2.\nI/O SSP0_SCK — Serial clock for SSP0.\nI T3_CAP0 — Capture input for Timer 3, channel 0.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 26 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP2[23] 64 U5 - -[3]I; \nPUI/O P2[23] — General purpose digi tal input/output pin.\nO EMC_DYCS3  — SDRAM chip select 3.\nI/O SSP0_SSEL — Slave Select for SSP0.\nI T3_CAP1 — Capture input for Timer 3, channel 1.\nP2[24] 53 P5 P1 -[3]I; PUI/O P2[24] — General purpose digi tal input/output pin.\nO EMC_CKE0 — SDRAM clock enable 0.\nP2[25] 54 R4 P2 -\n[3]I; PUI/O P2[25] — General purpose digi tal input/output pin.\nO EMC_CKE1 — SDRAM clock enable 1.\nP2[26] 57 T4 - -\n[3] I; PUI/O P2[26] — General purpose digi tal input/output pin.\nO EMC_CKE2 — SDRAM clock enable 2.\nI/O SSP0_MISO — Master In Slave Out for SSP0.\nO T3_MAT0 — Match output for Timer 3, channel 0.\nP2[27] 47 P3 - -\n[3] I; PUI/O P2[27] — General purpose digi tal input/output pin.\nO EMC_CKE3 — SDRAM clock enable 3.\nI/O SSP0_MOSI — Master Out Slave In for SSP0.\nO T3_MAT1 — Match output for Timer 3, channel 1.\nP2[28] 49 P4 M2 -\n[3] I; \nPUI/O P2[28] — General purpose digi tal input/output pin.\nO EMC_DQM0 — Data mask 0 used with SDRAM and static \ndevices.\nP2[29] 43 N3 L1 -[3] I; PUI/O P2[29] — General purpose digi tal input/output pin.\nO EMC_DQM1 — Data mask 1 used with SDRAM and static \ndevices.\nP2[30] 31 L4 - -\n[3] I; \nPUI/O P2[30] — General purpose digi tal input/output pin.\nO EMC_DQM2 — Data mask 2 used with SDRAM and static \ndevices.\nI/O I2C2_SDA — I2C2 data input/output (this pin does not use a \nspecialized I2C pad).\nO T3_MAT2 — Match output for Timer 3, channel 2.\nP2[31] 39 N2 - -[3] I; \nPUI/O P2[31] — General purpose digi tal input/output pin.\nO EMC_DQM3 — Data mask 3 used with SDRAM and static \ndevices.\nI/O I2C2_SCL — I2C2 clock input/output (this pin does not use a \nspecialized I2C pad).\nO T3_MAT3 — Match output for Timer 3, channel 3.\nP3[0] to P3[31]I/O Port 3:  Port 3 is a 32-bit I/O po rt with individual direction \ncontrols for each bit. The operation of port 3 pins depends upon the pin function selected via the pin connect block.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 27 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP3[0] 197 B4 D6 137[3]I; \nPUI/O P3[0] — General purpose digital input/output pin.\nI/O EMC_D[0] — External memory data line 0.\nP3[1] 201 B3 E6 140[3]I; PUI/O P3[1] — General purpose digital input/output pin.\nI/O EMC_D[1] — External memory data line 1.\nP3[2] 207 B1 A2 144\n[3]I; PUI/O P3[2] — General purpose digital input/output pin.\nI/O EMC_D[2] — External memory data line 2.\nP3[3] 3 E4 G5 2\n[3]I; PUI/O P3[3] — General purpose digital input/output pin.\nI/O EMC_D[3] — External memory data line 3.\nP3[4] 13 F2 D3 9\n[3] I; PUI/O P3[4] — General purpose digital input/output pin.\nI/O EMC_D[4] — External memory data line 4.\nP3[5] 17 G1 E3 12\n[3] I; PUI/O P3[5] — General purpose digital input/output pin.\nI/O EMC_D[5] — External memory data line 5.\nP3[6] 23 J1 F4 16\n[3] I; PUI/O P3[6] — General purpose digital input/output pin.\nI/O EMC_D[6] — External memory data line 6.\nP3[7] 27 L1 G3 19\n[3] I; \nPUI/O P3[7] — General purpose digital input/output pin.\nI/O EMC_D[7] — External memory data line 7.\nP3[8] 191 D8 A6 -[3] I; PUI/O P3[8] — General purpose digital input/output pin.\nI/O EMC_D[8] — External memory data line 8.\nP3[9] 199 C5 A4 -\n[3]I; PUI/O P3[9] — General purpose digital input/output pin.\nI/O EMC_D[9] — External memory data line 9.\nP3[10] 205 B2 B3 -\n[3]I; PUI/O P3[10] — General purpose digi tal input/output pin.\nI/O EMC_D[10] — External memory data line 10.\nP3[11] 208 D5 B2 -\n[3]I; PUI/O P3[11] — General purpose digital input/output pin.\nI/O EMC_D[11] — External memory data line 11.\nP3[12] 1 D4 A1 -\n[3] I; PUI/O P3[12] — General purpose digi tal input/output pin.\nI/O EMC_D[12] — External memory data line 12.\nP3[13] 7 C1 C1 -\n[3] I; PUI/O P3[13] — General purpose digi tal input/output pin.\nI/O EMC_D[13] — External memory data line 13.\nP3[14] 21 H2 F1 -\n[3] I; PUI/O P3[14] — General purpose digi tal input/output pin.\nI/O EMC_D[14] — External memory data line 14. \nP3[15] 28 M1 G4 -\n[3] I; PUI/O P3[15] — General purpose digi tal input/output pin.\nI/O EMC_D[15] — External memory data line 15. \nP3[16] 137 F17 - -\n[3] I; PUI/O P3[16] — General purpose digi tal input/output pin.\nI/O EMC_D[16] — External memory data line 16.\nO PWM0[1] — Pulse Width Modulator 0, output 1.\nO U1_TXD — Transmitter output for UART1.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 28 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP3[17] 143 F15 - -[3]I; \nPUI/O P3[17] — General purpose digi tal input/output pin.\nI/O EMC_D[17] — External memory data line 17.\nO PWM0[2] — Pulse Width Modulator 0, output 2.\nI U1_RXD — Receiver input for UART1.\nP3[18] 151 C15 - -[3]I; PUI/O P3[18] — General purpose digi tal input/output pin.\nI/O EMC_D[18] — External memory data line 18.\nO PWM0[3] — Pulse Width Modulator 0, output 3.\nI U1_CTS — Clear to Send input for UART1.\nP3[19] 161 B14 - -\n[3] I; PUI/O P3[19] — General purpose digi tal input/output pin.\nI/O EMC_D[19] — External memory data line 19.\nO PWM0[4] — Pulse Width Modulator 0, output 4.\nI U1_DCD — Data Carrier Detect input for UART1.\nP3[20] 167 A13 - -\n[3] I; PUI/O P3[20] — General purpose digi tal input/output pin.\nI/O EMC_D[20] — External memory data line 20.\nO PWM0[5] — Pulse Width Modulator 0, output 5.\nI U1_DSR — Data Set Ready input for UART1.\nP3[21] 175 C10 - -\n[3] I; \nPUI/O P3[21] — General purpose digi tal input/output pin.\nI/O EMC_D[21] — External memory data line 21.\nO PWM0[6] — Pulse Width Modulator 0, output 6.\nO U1_DTR — Data Terminal Ready output for UART1. Can also \nbe configured to be an RS-485/EIA-485 output enable signal for UART1.\nP3[22] 195 C6 - -\n[3] I; \nPUI/O P3[22] — General purpose digi tal input/output pin.\nI/O EMC_D[22] — External memory data line 22.\nI PWM0_CAP0 — Capture input for PWM0, channel 0.\nI U1_RI — Ring Indicator input for UART1.\nP3[23] 65 T6 M4 45[3]I; PUI/O P3[23] — General purpose digi tal input/output pin.\nI/O EMC_D[23] — External memory data line 23.\nI PWM1_CAP0 — Capture input for PWM1, channel 0.\nI T0_CAP0 — Capture input for Timer 0, channel 0.\nP3[24] 58 R5 N3 40\n[3]I; PUI/O P3[24] — General purpose digi tal input/output pin.\nI/O EMC_D[24] — External memory data line 24.\nO PWM1[1] — Pulse Width Modulator 1, output 1.\nI T0_CAP1 — Capture input for Timer 0, channel 1.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 29 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP3[25] 56 U2 M3 39[3]I; \nPUI/O P3[25] — General purpose digi tal input/output pin.\nI/O EMC_D[25] — External memory data line 25.\nO PWM1[2] — Pulse Width Modulator 1, output 2.\nO T0_MAT0 — Match output for Timer 0, channel 0.\nP3[26] 55 T3 K7 38[3]I; PUI/O P3[26] — General purpose digi tal input/output pin.\nI/O EMC_D[26] — External memory data line 26.\nO PWM1[3] — Pulse Width Modulator 1, output 3.\nO T0_MAT1 — Match output for Timer 0, channel 1.\nI STCLK — System tick timer clock input. The maximum STCLK \nfrequency is 1/4 of the ARM processor clock frequency CCLK.\nP3[27] 203 A1 - -\n[3]I; \nPUI/O P3[27] — General purpose digi tal input/output pin.\nI/O EMC_D[27] — External memory data line 27.\nO PWM1[4] — Pulse Width Modulator 1, output 4.\nI T1_CAP0 — Capture input for Timer 1, channel 0.\nP3[28] 5 D2 - -[3]I; PUI/O P3[28] — General purpose digi tal input/output pin.\nI/O EMC_D[28] — External memory data line 28.\nO PWM1[5] — Pulse Width Modulator 1, output 5.\nI T1_CAP1 — Capture input for Timer 1, channel 1.\nP3[29] 11 F3 - -\n[3] I; PUI/O P3[29] — General purpose digi tal input/output pin.\nI/O EMC_D[29] — External memory data line 29.\nO PWM1[6] — Pulse Width Modulator 1, output 6.\nO T1_MAT0 — Match output for Timer 1, channel 0.\nP3[30] 19 H3 - -\n[3] I; PUI/O P3[30] — General purpose digi tal input/output pin.\nI/O EMC_D[30] — External memory data line 30.\nO U1_RTS — Request to Send output for UART1. Can also be \nconfigured to be an RS-485/EIA-485 output enable signal for \nUART1.\nO T1_MAT1 — Match output for Timer 1, channel 1.\nP3[31] 25 J3 - -\n[3] I; \nPUI/O P3[31] — General purpose digi tal input/output pin.\nI/O EMC_D[31] — External memory data line 31.\n- R — Function reserved.\nO T1_MAT2 — Match output for Timer 1, channel 2.\nP4[0] to P4[31]I/O Port 4:  Port 4 is a 32-bit I/O po rt with individual direction \ncontrols for each bit. The operation of port 4 pins depends upon the pin function selected via the pin connect block.\nP4[0] 75 U9 L6 52\n[3] I; \nPUI/O P4[0] — General purpose digital input/output pin.\nI/O EMC_A[0] — External memory address line 0.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 30 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP4[1] 79 U10 M7 55[3]I; \nPUI/O P4[1] — General purpose digital input/output pin.\nI/O EMC_A[1] — External memory address line 1.\nP4[2] 83 T11 M8 58[3]I; PUI/O P4[2] — General purpose digital input/output pin.\nI/O EMC_A[2] — External memory address line 2.\nP4[3] 97 U16 K9 68\n[3]I; PUI/O P4[3] — General purpose digital input/output pin.\nI/O EMC_A[3] — External memory address line 3.\nP4[4] 103 R15 P13 72\n[3]I; PUI/O P4[4] — General purpose digital input/output pin.\nI/O EMC_A[4] — External memory address line 4.\nP4[5] 107 R16 H10 74\n[3] I; PUI/O P4[5] — General purpose digital input/output pin.\nI/O EMC_A[5] — External memory address line 5.\nP4[6] 113 M14 K10 78\n[3] I; PUI/O P4[6] — General purpose digital input/output pin.\nI/O EMC_A[6] — External memory address line 6.\nP4[7] 121 L16 K12 84\n[3] I; PUI/O P4[7] — General purpose digital input/output pin.\nI/O EMC_A[7] — External memory address line 7.\nP4[8] 127 J17 J11 88\n[3] I; \nPUI/O P4[8] — General purpose digital input/output pin.\nI/O EMC_A[8] — External memory address line 8.\nP4[9] 131 H17 H12 91[3] I; PUI/O P4[9] — General purpose digital input/output pin.\nI/O EMC_A[9] — External memory address line 9.\nP4[10] 135 G17 G12 94\n[3]I; PUI/O P4[10] — General purpose digi tal input/output pin.\nI/O EMC_A[10] — External memory address line 10.\nP4[11] 145 F14 F11 101\n[3]I; PUI/O P4[11] — General purpose digital input/output pin.\nI/O EMC_A[11] — External memory address line 11.\nP4[12] 149 C16 F10 104\n[3]I; PUI/O P4[12] — General purpose digi tal input/output pin.\nI/O EMC_A[12] — External memory address line 12.\nP4[13] 155 B16 B14 108\n[3] I; PUI/O P4[13] — General purpose digi tal input/output pin.\nI/O EMC_A[13] — External memory address line 13.\nP4[14] 159 B15 E8 110\n[3] I; PUI/O P4[14] — General purpose digi tal input/output pin.\nI/O EMC_A[14] — External memory address line 14.\nP4[15] 173 A11 C10 120\n[3] I; PUI/O P4[15] — General purpose digi tal input/output pin.\nI/O EMC_A[15] — External memory address line 15.\nP4[16] 101 U17 N12 -\n[3] I; PUI/O P4[16] — General purpose digi tal input/output pin.\nI/O EMC_A[16] — External memory address line 16.\nP4[17] 104 P14 N13 -\n[3] I; PUI/O P4[17] — General purpose digi tal input/output pin.\nI/O EMC_A[17] — External memory address line 17.\nP4[18] 105 P15 P14 -\n[3]I; PUI/O P4[18] — General purpose digi tal input/output pin.\nI/O EMC_A[18] — External memory address line 18.Table 3. Pin description\n …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 31 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP4[19] 111 P16 M14 -[3]I; \nPUI/O P4[19] — General purpose digi tal input/output pin.\nI/O EMC_A[19] — External memory address line 19.\nP4[20] 109 R17 - -[3]I; PUI/O P4[20] — General purpose digi tal input/output pin.\nI/O EMC_A[20] — External memory address line 20.\nI/O I2C2_SDA — I\n2C2 data input/output (this pin does not use a \nspecialized I2C pad).\nI/O SSP1_SCK — Serial Clock for SSP1.\nP4[21] 115 M15 - -[3]I; \nPUI/O P4[21] — General purpose digi tal input/output pin.\nI/O EMC_A[21] — External memory address line 21.\nI/O I2C2_SCL — I2C2 clock input/output (this pin does not use a \nspecialized I2C pad).\nI/O SSP1_SSEL — Slave Select for SSP1.\nP4[22] 123 K14 - -[3] I; PUI/O P4[22] — General purpose digi tal input/output pin.\nI/O EMC_A[22] — External memory address line 22.\nO U2_TXD — Transmitter output for UART2.\nI/O SSP1_MISO — Master In Slave Out for SSP1.\nP4[23] 129 J15 - -\n[3] I; \nPUI/O P4[23] — General purpose digi tal input/output pin.\nI/O EMC_A[23] — External memory address line 23.\nI U2_RXD — Receiver input for UART2.\nI/O SSP1_MOSI — Master Out Slave In for SSP1.\nP4[24] 183 B8 C8 127[3] I; PUI/O P4[24] — General purpose digi tal input/output pin.\nO EMC_OE\n — LOW active Output Enable signal.\nP4[25] 179 B9 D9 124[3] I; PUI/O P4[25] — General purpose digi tal input/output pin.\nO EMC_WE\n — LOW active Write Enable signal.\nP4[26] 119 L15 K13 -[3] I; PUI/O P4[26] — General purpose digi tal input/output pin.\nO EMC_BLS0\n — LOW active Byte Lane select signal 0.\nP4[27] 139 G15 F14 -[3]I; PUI/O P4[27] — General purpose digi tal input/output pin.\nO EMC_BLS1\n — LOW active Byte Lane select signal 1.\nP4[28] 170 C11 D10 118[3]I; PUI/O P4[28] — General purpose digi tal input/output pin.\nO EMC_BLS2\n — LOW active Byte Lane select signal 2.\nO U3_TXD — Transmitter output for UART3.\nO T2_MAT0 — Match output for Timer 2, channel 0.\n- R — Function reserved.\nO LCD_VD[6] — LCD data.\nO LCD_VD[10] — LCD data.\nO LCD_VD[2] — LCD data.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 32 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP4[29] 176 B10 B9 122[3]I; \nPUI/O P4[29] — General purpose digi tal input/output pin.\nO EMC_BLS3  — LOW active Byte Lane select signal 3.\nI U3_RXD — Receiver input for UART3.\nO T2_MAT1 — Match output for Timer 2, channel 1.\nI/O I2C2_SCL — I2C2 clock input/output (this pin does not use a \nspecialized I2C pad).\nO LCD_VD[7] — LCD data.\nO LCD_VD[11] — LCD data.\nO LCD_VD[3] — LCD data.\nP4[30] 187 B7 C7 130[3]I; \nPUI/O P4[30] — General purpose digi tal input/output pin.\nO EMC_CS0  — LOW active Chip Select 0 signal.\nP4[31] 193 A4 E7 134[3]I; PUI/O P4[31] — General purpose digi tal input/output pin.\nO EMC_CS1\n — LOW active Chip Select 1 signal.\nP5[0] to P5[4] I/O Port 5:  Port 5 is a 5-bit I/O port with individual direction controls \nfor each bit. The operation of port 5 pins depends upon the pin \nfunction selected via the pin connect block.\nP5[0] 9 F4 E5 6[3] I; \nPUI/O P5[0] — General purpose digital input/output pin.\nI/O EMC_A[24] — External memory address line 24.\nI/O SSP2_MOSI — Master Out Slave In for SSP2.\nO T2_MAT2 — Match output for Timer 2, channel 2.\nP5[1] 30 J4 H1 21[3]I; PUI/O P5[1] — General purpose digital input/output pin.\nI/O EMC_A[25] — External memory address line 25.\nI/O SSP2_MISO — Master In Slave Out for SSP2.\nO T2_MAT3 — Match output for Timer 2, channel 3.\nP5[2] 117 L14 L12 81\n[11]I I/O P5[2] — General purpose digital input/output pin.\n- R — Function reserved.\n- R — Function reserved.\nO T3_MAT2 — Match output for Timer 3, channel 2.\n- R — Function reserved.\nI/O I2C0_SDA — I2C0 data input/output (this pin uses a specialized \nI2C pad that supports I2C Fast Mode Plus).Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 33 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nP5[3] 141 G14 G10 98[11]I I/O P5[3] — General purpose digital input/output pin.\n- R — Function reserved.\n- R — Function reserved.\n- R — Function reserved.\nI U4_RXD — Receiver input for USART4.\nI/O I2C0_SCL — I2C0 clock input/output (this pin uses a \nspecialized I2C pad that supports I2C Fast Mode Plus).\nP5[4] 206 C3 C4 143[3]I; \nPUI/O P5[4] — General purpose digital input/output pin.\nO U0_OE — RS-485/EIA-485 output enable signal for UART0.\n- R — Function reserved.\nO T3_MAT3 — Match output for Timer 3, channel 3.\nO U4_TXD — Transmitter output for USART4 (input/output in \nsmart card mode).\nJTAG_TDO \n(SWO)2D 3 B 1 1[3] O O Test Data Out for JTAG interface. Also used as Serial wire trace \noutput.\nJTAG_TDI 4 C2 C3 3[3] I; \nPUI Test Data In for JTAG interface.\nJTAG_TMS (SWDIO)6E 3 C 2 4\n[3]I; PUI Test Mode Select for JTAG interface. Also used as Serial wire \ndebug data input/output.\nJTAG_TRST\n8D 1 D 4 5[3] I; \nPUI Test Reset for JTAG interface.\nJTAG_TCK \n(SWDCLK)10 E2 D2 7[3]i I Test Clock for JTAG interface. This clock must be slower than \n1/6 of the CPU clock (CCLK) for the JTAG interface to operate. Also used as serial wire clock.\nRESET\n35 M2 J1 24[12] I; \nPUI External reset input with 20 ns glitch filter. A LOW-going pulse \nas short as 50 ns on this pin resets the device, causing I/O ports \nand peripherals to take on their default states, and processor execution to begin at address 0. This pin also serves as the \ndebug select input. LOW level selects the JTAG boundary scan. \nHIGH level selects th e ARM SWD debug mode. \nRSTOUT\n29 K3 H2 20[3] OH O Reset status output. A LOW outp ut on this pin indicates that the \ndevice is in the reset state for any reason. This reflects the \nRESET  input pin and all internal reset sources.\nRTC_ALARM 37 N1 H5 26[13] OL O RTC controlled output. This pin has a low drive strength and is \npowered by VBAT. It is driven HIGH when an RTC alarm is \ngenerated.\nRTCX1 34 K2 J2 23[14]\n[15]- I Input to the RTC 32 kHz ultra-low power oscillator circuit.\nRTCX2 36 L2 J3 25[14]\n[15]- O Output from the RTC 32 kHz ultra-low power oscillator circuit.\nUSB_D\uf02d25 2 U 1 N 2 3 7[9]- I/O USB port 2 bidirectional D \uf02d line.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 34 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nVBAT 38 M3 K1 27 - I RTC power supply: 3.0 V on this pin supplies power to the RTC.\nVDD(REG)(3V3) 26, \n86, \n174H4, \nP11, \nD11G1, \nN9, \nE918, \n60, \n121- S 3.3 V regulator supply voltage: This is the power supply for the \non-chip voltage regulator that supplies internal logic.\nVDDA 20 G4 F2 14 - S Analog 3.3 V pad supply voltage: This can be connected to the \nsame supply as V DD(3V3)  but should be isolated to minimize \nnoise and error. This voltage is used to power the ADC and DAC. Note: This pin should be tied to 3.3 V if the ADC and \nDAC are not used.\nV\nDD(3V3) 15, \n60, \n71, 89, \n112, \n125, 146, \n165, \n181, \n198G3, P6, \nP8, U13, \nP17, \nK16, C17, \nB13, \nC9, \nD7E2, L4, \nK8, L11, \nJ14, \nE12, E10, \nC541, 62, \n77, 102, \n114, \n138- S 3.3 V supply voltage: This is the power supply voltage for I/O \nother than pins in the VBAT domain.\nVREFP 24 K1 G2 17 - S ADC positive reference voltage: This should be the same \nvoltage as V\nDDA, but should be isolated to minimize noise and \nerror. The voltage level on this pin is used as a reference for \nADC and DAC. Note: This pin should be tied to 3.3 V if the \nADC and DAC are not used.\nVSS 33, \n63, \n77, \n93, 114, \n133, \n148, 169, \n189, \n200L3, T5, \nR9, \nP12, N16, \nH14, \nE15, A12, \nB6, \nA2H4, P4, \nL9, \nL13, G13, \nD13, \nC11, B444, 65, \n79,\n103, 117, \n139- G Ground: 0 V reference for digital IO pins.\nV\nSSREG 32, \n84, \n172D12, \nK4, \nP10H3, \nL8, \nA1022, \n59, \n119- G Ground: 0 V reference for internal logic.\nVSSA 22 J2 F3 15 - G Analog ground: 0 V power supply and reference for the ADC \nand DAC. This should be the same voltage as V SS, but should \nbe isolated to minimize noise and error.\nXTAL1 44 M4 L2 31[14]\n[16]- I Input to the oscillator circuit and internal clock generator circuits.\nXTAL2 46 N4 K4 33[14]\n[16]- O Output from the oscillator amplifier.Table 3. Pin description  …continued\nNot all functions are available on all parts. See Table 2  (Ethernet, USB, LCD, QEI, SD/MMC, DAC pins) and Table 7  (EMC \npins).\nSymbol\nPin LQFP208\nBall TFBGA208\nBall TFBGA180\nPin LQFP144\nReset state[1]\nType[2]Description\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 35 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n[1] PU = internal pull-up enabled (for V DD(REG)(3V3) = 3.3 V, pulled up to 3.3 V); IA = inactive , no pull-up/down enabled; F = floating; floating \npins, if not used, should be tied to ground or power to minimize power consumption.\n[2] I = Input; O = Output; OL = Output driving LOW; G = Ground; S = Supply. \n[3] 5 V tolerant pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present, do not exceed 3.6 V) prov iding digital I/O functions with TTL \nlevels and hysteresis.\n[4] 5 V tolerant standard pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present, do not exceed 3.6 V) pr oviding digital I/O  functions with \nTTL levels and hysteresis. This  pad can be powered by VBAT.\n[5] 5 V tolerant pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present or configured for an analog function, do not exceed 3.6 V) \nproviding digital I/O functions with TTL levels and hysteresis  and analog input. When configured as a ADC input, digital sectio n of the \npad is disabled.\n[6] 5 V tolerant fast pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present, do not exceed 3.6 V) prov iding digital I/O functions with TTL \nlevels and hysteresis.\n[7] 5 V tolerant pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present or configured for an analog function, do not exceed 3.6 V) \nproviding digital I/O with TTL levels and hysteresis and analog output function. When c onfigured as the DAC output, digital sec tion of the \npad is disabled.\n[8] Open-drain 5 V tolerant digital I/O pad, compatible with I2C-bus 400 kHz specification. It requires an external pull-up to provide output \nfunctionality. When power is switch ed off, this pin connected to the I2C-bus is floating and does not disturb the I2C lines. Open-drain \nconfiguration applies to al l functions on this pin.\n[9] Not 5 V tolerant. Pad provides digital I/O and USB functions. It is designed in accordance with the USB specification, revision 2.0  \n(Full-speed and Low-speed mode only).\n[10] 5 V tolerant pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present, do not exceed 3.6 V) with 5 n s glitch filter providing digital I/O \nfunctions with TTL levels and hysteresis.\n[11] Open-drain 5 V tolerant digital I/O pad, compatible with I2C-bus 1 MHz specification. It requires an external pull-up to provide output \nfunctionality. When power is switch ed off, this pin connected to the I2C-bus is floating and does not disturb the I2C lines. Open-drain \nconfiguration applies to al l functions on this pin.\n[12] 5 V tolerant pad (5 V tolerant if V DD(3V3)  present; if V DD(3V3)  not present, do not exceed 3.6 V) with 20 ns glitch filter providing digital I/O \nfunction with TTL levels and hysteresis.\n[13] This pad can be powered from VBAT.[14] Pad provides special analog functionality. A 32 kHz crystal oscillator must be used with the RTC. An external clock (32 kHz) can’t be \nused to drive the RTCX1 pin.\n[15] If the RTC is not used, these pins can be left floating.\n[16] When the main oscillator is not used, connect XTAL1 and XTA L2 as follows: XTAL1 can be left floating or can be grounded (gr ounding \nis preferred to reduce susceptibility to  noise). XTAL2 should be left floating.\n Table 4. Pin allocati on table TFBGA208 \nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nRow A\n1 P3[27] 2 V SS 3 P1[0] 4 P4[31]\n5 P1[4] 6 P1[9] 7 P1[14] 8 P1[15]\n9 P1[17] 10 P1[3] 11 P4[15] 12 V SS\n13 P3[20] 14 P1[11] 15 P0[8] 16 P1[12]\n17 P1[5] - - -\nRow B1 P3[2] 2 P3[10] 3 P3[1] 4 P3[0]\n5 P1[1] 6 V\nSS 7 P4[30] 8 P4[24]\n9 P4[25] 10 P4[29] 11 P1[6] 12 P0[4]\n13 V DD(3V3) 14 P3[19] 15 P4[14] 16 P4[13]\n17 P2[0] - - -\nRow C\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 36 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n1 P3[13] 2 JTAG_TDI 3 P5[4] 4 P0[2]\n5 P3[9] 6 P3[22] 7 P1[8] 8 P1[10]\n9V DD(3V3) 10 P3[21] 11 P4[28] 12 P0[5]\n13 P0[7] 14 P0[9] 15 P3[18] 16 P4[12]\n17 V DD(3V3 )- - -\nRow D\n1 JTAG_TRST 2 P3[28] 3 JTAG_TDO (SWO) 4 P3[12]5P 3 [ 1 1 ] 6 P 0 [ 3 ] 7 V\nDD(3V3) 8 P3[8]\n9 P1[2] 10 P1[16] 11 V DD(REG)(3V3) 12 VSSREG\n13 P0[6] 14 P1[7] 15 P2[2] 16 P1[13]17 P2[4] - - -Row E1 P0[26] 2 JTAG_TCK \n(SWDCLK)3 JTAG_TMS (SWDIO) 4 P3[3]\n5- 6 - 7 - 8 -9 - 10 - 11 - 12 -13 - 14 P2[1] 15 V\nSS 16 P2[3]\n17 P2[6] - - -Row F1 P0[25] 2 P3[4] 3 P3[29] 4 P5[0]5- 6 - 7 - 8 -9 - 10 - 11 - 12 -13 - 14 P4[11] 15 P3[17] 16 P2[5]17 P3[16] - - -Row G1 P3[5] 2 P0[24] 3 V\nDD(3V3) 4V DDA\n5- 6 - 7 - 8 -\n9 - 10 - 11 - 12 -\n13 - 14 P5[3] 15 P4[27] 16 P2[7]\n17 P4[10] - - -\nRow H1 P0[23] 2 P3[14] 3 P3[30] 4 V\nDD(REG)(3V3)\n5- 6 - 7 - 8 -\n9 - 10 - 11 - 12 -\n13 - 14 V SS 15 P2[8] 16 P2[9]\n17 P4[9] - - -\nRow J1 P3[6] 2 V\nSSA 3 P3[31] 4 P5[1]\n5- 6 - 7 - 8 -\n9 - 10 - 11 - 12 -Table 4. Pin allocati on table TFBGA208 \nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 37 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n13 14 P0[16] 15 P4[23] 16 P0[15]\n17 P4[8] - - -\nRow K\n1 VREFP 2 RTCX1 3 RSTOUT 4 VSSREG\n13 - 14 P4[22] 15 P0[18] 16 V DD(3V3)\n17 P0[17] - - -\nRow L1 P3[7] 2 RTCX2 3 V\nSS 4 P2[30]\n5- 6 - 7 - 8 -9 - 10 - 11 - 12 -13 - 14 P5[2] 15 P4[26] 16 P4[7]17 P0[19] - - -Row M1 P3[15] 2 RESET\n3 VBAT 4 XTAL1\n5- 6 - 7 - 8 -\n9 - 10 - 11 - 12 -\n13 - 14 P4[6] 15 P4[21] 16 P0[21]\n17 P0[20] - - -\nRow N1 RTC_ALARM 2 P2[31] 3 P2[29] 4 XTAL2\n5- 6 - 7 - 8 -\n9 - 10 - 11 - 12 -\n13 - 14 P2[12 15 P2[10] 16 V\nSS\n17 P0[22] - - -\nRow P1 P1[31] 2 P1[30] 3 P2[27] 4 P2[28]\n5 P2[24] 6 V\nDD(3V3) 7 P1[18] 8 V DD(3V3)\n9 P1[23] 10 VSSREG 11 V DD(REG)(3V3) 12 V SS\n13 P2[15] 14 P4[17] 15 P4[18] 16 P4[19]\n17 V DD(3V3) ---\nRow R1 P0[12] 2 P0[13] 3 P0[28] 4 P2[25]5 P3[24] 6 P0[30] 7 P2[19] 8 P1[21]9V\nSS 10 P1[26] 11 P2[16] 12 P2[14]\n13 P2[17] 14 P0[11] 15 P4[4] 16 P4[5]\n17 P4[20] - - -\nRow T1 P0[27] 2 P0[31] 3 P3[26] 4 P2[26]\n5V\nSS 6 P3[23] 7 P0[14] 8 P2[20]\n9 P1[24] 10 P1[25] 11 P4[2] 12 P1[27]Table 4. Pin allocati on table TFBGA208 \nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 38 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n 13 P1[28] 14 P0[1] 15 P0[10] 16 P2[13]\n17 P2[11] - - -\nRow U\n1 USB_D-2 2 P3[25] 3 P2[18] 4 P0[29]\n5 P2[23] 6 P1[19] 7 P1[20] 8 P1[22]\n9 P4[0] 10 P4[1] 11 P2[21] 12 P2[22]\n13 V DD(3V3) 14 P1[29] 15 P0[0] 16 P4[3]\n17 P4[16] - - -Table 4. Pin allocati on table TFBGA208 \nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nTable 5. Pin allocati on table TFBGA180\nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nRow A5 P1[1] 6 P3[8] 7 P1[10] 8 P1[15]9 P1[3] 10 V\nSSREG 11 P0[4] 12 P1[11]\n13 P0[9] 14 P1[12] - -\nRow B1 JTAG_TDO (SWO) 2 P3[11] 3 P3[10] 4 V\nSS\n5 P1[0] 6 P1[8] 7 P1[2] 8 P1[16]\n9 P4[29] 10 P1[6] 11 P0[5] 12 P0[7]\n13 P1[5] 14 P4[13] - -\nRow C1 P3[13] 2 JTAG_TMS (SWDIO) 3 JTAG_TDI 4 P5[4]\n5V\nDD(3V3) 6 P1[4] 7 P4[30] 8 P4[24]\n9 P1[17] 10 P4[15] 11 V SS 12 P0[8]\n13 P1[7] 14 P2[1] - -Row D1 P0[26] 2 JTAG_TCK \n(SWDCLK)3 P3[4] 4 JTAG_TRST\n5 P0[2] 6 P3[0] 7 P1[9] 8 P1[14]\n9 P4[25] 10 P4[28] 11 P0[6] 12 P2[0]\n13 V SS 14 P1[13] - -\nRow E1 P0[24] 2 V\nDD(3V3) 3 P3[5] 4 P0[25]\n5 P5[0] 6 P3[1] 7 P4[31] 8 P4[14]\n9V DD(REG)(3V3) 10 V DD(3V3) 11 P2[2] 12 V DD(3V3)\n13 P2[3] 14 P2[4] - -\nRow F1 P3[14] 2 V\nDDA 3V SSA 4 P3[6]\n5 P0[23] 6 - 7 - 8 -9 - 10 P4[12] 11 P4[11] 12 P2[5]\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 39 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n13 P2[6] 14 P4[27] - -\nRow G\n1V DD(REG)(3V3) 2 VREFP 3 P3[7] 4 P3[15]\n5 P3[3] 6 - 7 - 8 -\n9 - 10 P5[3] 11 P2[7] 12 P4[10]\n13 V SS 14 P2[8] - -\nRow H1 P5[1] 2 RSTOUT\n3V SSREG 4V SS\n5R T C _ A L A R M 6 - 7 - 8 -\n9 - 10 P4[5] 11 P2[9] 12 P4[9]\n13 P0[15] 14 P0[16] - -Table 5. Pin allocati on table TFBGA180\nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 40 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7. Functional description\n7.1 Architectural overview\nThe ARM Cortex-M3 includes th ree AHB-Lite buses: the system bus, the I-code bus, and \nthe D-code bus. The I-code and D-code core buses are faster than the system bus and \nare used similarly to Tightly Coupled Memory (TCM) interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core \nbuses allows for simultaneous operations if conc urrent operations target different devices. Row J\n1 RESET 2 RTCX1 3 RTCX2 4 P0[12]\n5 P0[13] 6 - 7 - 8 -\n9 - 10 P0[19] 11 P4[8] 12 P0[17]\n13 P0[18] 14 V DD(3V3) --\nRow K1 VBAT 2 P1[31] 3 P1[30] 4 XTAL25 P0[29] 6 P1[20] 7 P3[26] 8 V\nDD(3V3)\n9 P4[3] 10 P4[6] 11 P0[21] 12 P4[7]\n13 P4[26] 14 P0[20] - -\nRow L1 P2[29] 2 XTAL1 3 P0[27] 4 V\nDD(3V3)\n5 P1[18] 6 P4[0] 7 P1[25] 8 V SSREG\n9V SS 10 P0[10] 11 V DD(3V3) 12 P5[2]\n13 V SS 14 P0[22] - -\nRow M1 P0[28] 2 P2[28] 3 P3[25] 4 P3[23]\n5 P0[14] 6 P1[22] 7 P4[1] 8 P4[2]\n9 P1[27] 10 P0[0] 11 P2[13] 12 P2[11]\n13 P2[10] 14 P4[19] - -\nRow N1 P0[31] 2 USB_D-2 3 P3[24] 4 P0[30]\n5 P2[19] 6 P1[21] 7 P1[23] 8 P2[21]\n9V\nDD(REG)(3V3) 10 P1[29] 11 P0[1] 12 P4[16]\n13 P4[17] 14 P2[12] - -\nRow P1 P2[24] 2 P2[25] 3 P2[18] 4 V\nSS\n5 P1[19] 6 P2[20] 7 P1[24] 8 P1[26]\n9 P2[16] 10 P1[28] 11 P2[17] 12 P0[11]\n13 P4[4] 14 P4[18] - -Table 5. Pin allocati on table TFBGA180\nNot all functions are available on all parts. See Table 2  and Table 7  (EMC pins).\nBall Symbol Ball Symbol Ball Symbol Ball Symbol\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 41 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nThe LPC178x/7x use a multi-layer AHB matrix to connect the ARM Cortex-M3 buses and \nother bus masters to peripherals in a flexible manner that optimizes performance by \nallowing peripherals that are on different slav es ports of the matrix to be accessed \nsimultaneously by different bus masters. \n7.2 ARM Cortex-M3 processor\nThe ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high \nperformance and very low power consumptio n. The ARM Cortex-M3 offers many new \nfeatures, including a Thumb-2 instruction set,  low interrupt latency,  hardware division, \nhardware single-cycle multip ly, interruptable/continuable multiple load and store \ninstructions, automatic state save and restore for interrupts, tightly integrated interrupt \ncontroller with wake-up interrupt controller, and multiple core buses capable of \nsimultaneous accesses.\nPipeline techniques are employed so that all parts of the processing and memory systems \ncan operate continuously. Typically, while one instruction is being executed, its successor \nis being decoded, and a third instruction is being fetched from memory.\nThe ARM Cortex-M3 processor is described in detail in the Cortex-M3 Technical \nReference Manual that can be found on official ARM website.\n7.3 On-chip flash program memory\nThe LPC178x/7x contain up to 512 kB of on-chip flash program memory. A new two-port \nflash accelerator maximizes performance fo r use with the two fast AHB-Lite buses.\n7.4 EEPROM\nThe LPC178x/7x contains up to 4032 byte of on-chip byte-erasable and \nbyte-programmable EEPROM data memory.\n7.5 On-chip SRAM\nThe LPC178x/7x contain a total of up to 96 kB on-chip static RAM data memory. This includes the main 64 kB SRAM, accessib le by the CPU and DMA controller on a \nhigher-speed bus, and up to two additional 16 kB each SRAM blocks situated on a \nseparate slave port on the AHB multilayer matrix. \nThis architecture allows CPU and DMA accesses to be spread over three separate RAMs \nthat can be accessed simultaneously.\n7.6 Memory Protection Unit (MPU)\nThe LPC178x/7x have a Memory Protection Unit (MPU) which can be used to improve the \nreliability of an embedded system by protecting critical data within the user  application.\nThe MPU allows separating processing tasks by disallowing access to each other's data, \ndisabling access to memory regions, allowing memory regions to be defined as read-only \nand detecting unexpected memory accesses th at could potentially break the system.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 42 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nThe MPU separates the memory into distinct  regions and implements protection by \npreventing disallowed accesses. The MPU supports up to eight regions each of which can \nbe divided into eight subregions. Accesses to memory locations that are not defined in the \nMPU regions, or not permitted by the region setting, will cause the Memo ry Management \nFault exception to take place.\n7.7 Memory map\n \nThe LPC178x/7x incorporate several distinct memory regions, shown in the following figures. Figure 6\n shows the overall map of the entire address space from the user \nprogram viewpoint following reset. The interrupt vector area supports address remapping.\nThe AHB peripheral area is 2 MB in size, and is divided to allow for up to 128 peripherals. \nThe APB peripheral area is 1 MB in size and is divided to allow for up to 64 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the \naddress decoding for each peripheral.Table 6. LPC178x/177x memory usage and details\nAddress range General Use Address range details and description\n0x0000 0000 to \n0x1FFF FFFFOn-chip non-volatile memory 0x0000 0000 - 0x0007 FFFF For devices with 512 kB of flash memory.\n0x0000 0000 - 0x0003 FFFF For devices with 256 kB of flash memory.0x0000 0000 - 0x0001 FFFF For devices with 128 kB of flash memory.0x0000 0000 - 0x0000 FFFF For devices with 64 kB of flash memory.\nOn-chip main SRAM 0x1000 0000 - 0x1000 FFFF For devices with 64 kB of main SRAM.\n0x1000 0000 - 0x1000 7FFF For devices with 32 kB of main SRAM.0x1000 0000 - 0x1000 3FFF For devices with 16 kB of main SRAM.\nBoot ROM 0x1FFF 0000 - 0x1FFF 1FFF 8 kB Boot ROM with flash services.\n0x2000 0000 to \n0x3FFF FFFFOn-chip SRAM (typically used for \nperipheral data)0x2000 0000 - 0x2000 1FFF Peripheral RAM - bank 0 (first 8 kB)\n0x2000 2000 - 0x2000 3FFF Peripheral RAM - bank 0 (second 8 kB)0x2000 4000 - 0x2000 7FFF Peripheral RAM - bank 1 (16 kB)\nAHB peripherals 0x2008 0000 - 0x200B FFFF See Figure 6\n for details\n0x4000 0000 to \n0x7FFF FFFFAPB Peripherals 0x4000 0000 - 0x4007 FFFF APB0 Peripherals, up to 32 peripheral blocks of \n16 kB each.\n0x4008 0000 - 0x400F FFFF APB1  Peripherals, up to 32 peripheral blocks of \n16 kB each.\n0x8000 0000 to \n0xDFFF FFFFOff-chip Memory via the External Memory \nControllerFour static memory chip selects:\n0x8000 0000 - 0x83FF FFFF Static memory chip select 0 (up to 64 MB)0x9000 0000 - 0x93FF FFFF Static memory chip select 1 (up to 64 MB)0x9800 0000 - 0x9BFF FFFF Static memory chip select 2 (up to 64 MB)0x9C00 0000 - 0x9FFF FFFF Static memory chip select 3 (up to 64 MB)Four dynamic memory chip selects:0xA000 0000 - 0xAFFF FFFF Dynamic memory chip select 0 (up to 256MB)0xB000 0000 - 0xBFFF FFFF Dynamic memory chip select 1 (up to 256MB)0xC000 0000 - 0xCFFF FFFF Dynamic memory chip select 2 (up to 256MB)0xD000 0000 - 0xDFFF FFFF Dynamic memory chip select 3 (up to 256MB)\n0xE000 0000 to \n0xE00F FFFFCortex-M3 Private Peripheral Bus0xE000 0000 - 0xE00F FFFF Cortex-M3 related functions, includes the NVIC \nand System Tick Timer.\nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x \nxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx \nxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 43 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n(1) Not available on all parts. See Table 2  and Table 6 .\nFig 6. LPC178x/7x memory map0x4000 40000x4000 80000x4000 C0000x4001 00000x4001 80000x4002 00000x4002 80000x4002 C0000x4003 4000\n0x4003 00000x4003 80000x4003 C0000x4004 00000x4004 40000x4004 80000x4004 C0000x4005 C0000x4006 00000x4008 0000\n0x4002 4000\n0x4001 C000\n0x4001 4000\n0x4000 0000APB1 peripherals\n0x4008 00000x4008 80000x4008 C0000x4009 00000x4009 40000x4009 80000x4009 C0000x400A 00000x400A 40000x400A 80000x400A C0000x400B 00000x400B 40000x400B 80000x400B C0000x400C 00000x400F C0000x4010 0000\nSSP0DAC timer 2timer 3UART2UART3USART4(1) \nI2C2\n1 - 0 reserved2345678910SSP2\nI2S 1112reservedmotor control PWM\nreserved30 - 17 reserved\n13141516system control 31\nreserved\nreserved64 kB main static RAM(1) EMC 4 x static chip select(1)EMC 4 x dynamic chip select(1)reserved\nprivate peripheral bus\n0x0000 0000 0 GB0.5 GB4 GB\n1 GB\n0x1000 00000x1001 00000x1FFF 00000x2000 00000x2000 80000x2008 00000x2200 0000\n0x200A 00000x2400 00000x2800 00000x4000 00000x4008 00000x4010 00000x4200 00000x4400 00000x8000 00000xA000 00000xE000 00000xE010 00000xFFFF FFFF\nreserved\nreservedreservedreservedreservedreserved\nAPB0 peripherals0xE004 0000\nAHB peripheralsAPB1 peripherals\nperipheral\nSRAM bit-band alias addressingperipheral bit-band alias addressing\n16 kB peripheral SRAM1(1)\n0x2000 4000\n16 kB peripheral SRAM0(1)LPC178x/7x\n0x0008 0000\n512 kB on-chip flash(1)QEI(1)SD/MMC(1)APB0 peripherals\nWWDTtimer 0timer 1  UART0 UART1reserved\nreservedCAN AF RAMCAN commonCAN1CAN2\nCAN AF registers\nPWM0I2C0 RTC/event recorder\n + backup registers GPIO interrupts pin connect  SSP1  ADC 22 - 19 reservedI2C131 - 24 reserved\n012345678910111213141516171823\nPWM1\n8 kB boot ROM\n0x0000 00000x0000 0400\nactive interrupt vectors+ 256 wordsI-code/D-code\nmemory space\n002aaf574reserved0x1FFF 20000x2900 0000reservedreserved\n0x2008 00000x2008 40000x2008 80000x2008 C0000x200A 0000\n0x2009 C000AHB peripherals \nLCD(1) USB(1) \nEthernet(1) \nGPDMA controller 01230x2009 0000CRC engine 40x2009 400050x2009 8000GPIO EMC registers \n67\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 44 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.8 Nested Vectored Inte rrupt Controller (NVIC)\nThe NVIC is an integral part of the Cortex-M 3. The tight coupling to the CPU allows for low \ninterrupt latency and efficient processing of late arriving interrupts.\n7.8.1 Features\n•Controls system exceptions and peripheral interrupts.\n•On the LPC178x/7x, the NVIC supports 40 vectored interrupts.\n•32 programmable interrupt priority levels , with hardware prio rity level masking.\n•Relocatable vector table.\n•Non-Maskable Interrupt (NMI).\n•Software interr upt generation.\n7.8.2 Interrupt sources\nEach peripheral device has one interrupt line connected to the NVIC but may have several \ninterrupt flags. Individual interrupt flags may also represent more than one interrupt source.\nAny pin on port 0 and port 2 regardless of the selected function can be programmed to \ngenerate an interrupt on a rising edge, a falling edge, or both. \n7.9 Pin connect block\nThe pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the \npin and the on-chip peripherals.\nPeripherals should be connected to the appropriate pins prior to being activated and prior \nto any related interrupt(s) being enabled. Activi ty of any enabled peripheral function that is \nnot mapped to a related pin should be considered undefined.\nMost pins can also be configured as open-drai n outputs or to have a pull-up, pull-down, or \nno resistor enabled. \n7.10 External memory controller\nRemark: Supported memory size and type and EMC bus width vary for different parts \n(see Table 2 ). The EMC pin configuration for each part is shown in Table 7 .\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 45 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n Table 7. External memory controller pin configuration\nPart Data bus pins Address bus \npinsControl pins\nSRAM SDRAM\nLPC1788FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1788FET208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1788FET180 EMC_D[15:0] EMC_A[19:0] EMC_BLS[1:0] , \nEMC_CS[1:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[1:0] , \nEMC_CLK[1:0], EMC_CKE[1:0], \nEMC_DQM[1:0]\nLPC1788FBD144 EMC_D[7:0] EMC_A[15:0] EMC_BLS[3:2] , \nEMC_CS[1:0] , \nEMC_OE , EMC_WEnot available\nLPC1787FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS_[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1786FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1785FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1778FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1778FET208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1778FET180 EMC_D[15:0] EMC_A[19:0] EMC_BLS[1:0] , \nEMC_CS[1:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[1:0] , \nEMC_CLK[1:0], EMC_CKE[1:0], \nEMC_DQM[1:0]\nLPC1778FBD144 EMC_D[7:0] EMC_A[15:0] EMC_CS[1:0] , \nEMC_OE , EMC_WEnot available\nLPC1777FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1776FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1776FET180 EMC_D[15:0] EMC_A[19:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[1:0] , \nEMC_CLK[1:0], EMC_CKE[1:0], \nEMC_DQM[1:0]\nLPC1774FBD208 EMC_D[31:0] EMC_A[25:0] EMC_BLS[3:0] , \nEMC_CS[3:0] , \nEMC_OE , EMC_WEEMC_RAS , EMC_CAS , EMC_DYCS[3:0] , \nEMC_CLK[1:0], EMC_CKE[3:0], \nEMC_DQM[3:0]\nLPC1774FBD144 EMC_D[7:0] EMC_A[15:0] EMC_CS[1:0] , \nEMC_OE , EMC_WEnot available\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 46 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nThe LPC178x/7x EMC is an ARM PrimeCell MultiPort Memory Controller peripheral \noffering support for a synchronous static memory devices such as RAM, ROM, and flash. \nIn addition, it can be used as an interface with off-chip memory-mapped devices and \nperipherals. The EMC is an Advanced Microc ontroller Bus Architecture (AMBA) compliant \nperipheral.\nSee Table 6  for EMC memory access.\n7.10.1 Features\n•Dynamic memory interface support in cluding single data rate SDRAM.\n•Asynchronous static memory device suppor t including RAM, ROM, and flash, with or \nwithout asynchronous page mode.\n•Low transaction latency.\n•Read and write buffers to reduce latency and to improve performance.\n•8/16/32 data and 16/20/26 address lines wide static memory support.\n•16 bit and 32 bit wide chip select SDRAM memory support.\n•Static memory features include:\n–Asynchronous page mode read.\n–Programmable Wait States.\n–Bus turnaround delay.\n–Output enable and write enable delays.\n–Extended wait.\n•Four chip selects for synchro nous memory and four chip selects for static memory \ndevices.\n•Power-saving modes dynamically cont rol EMC_CKE and EMC_CLK outputs to \nSDRAMs.\n•Dynamic memory self-refresh mode controlled by software.\n•Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row \naddress synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.\n•Separate reset domains allow the for auto-refresh through a chip reset if desired.\nNote:  Synchronous static memory devices (synchronous burst mode) are not supported.\n7.11 General purpose DMA controller\nThe GPDMA is an AMBA AHB compliant periphe ral allowing selected peripherals to have \nDMA support.\nThe GPDMA enables peripheral-to-memory, memory-to-peripheral, \nperipheral-to-peripheral, and memory-to-memory transactions. The source and \ndestination areas can each be either a memory region or a peripheral and can be accessed through the AHB master. The GPDMA controller allows data transfers between \nthe various on-chip SRAM areas and supports the SD/MMC card interface, all SSPs, the \nI\n2S, all UARTs, the A/D Converter, and the D/A Converter periphera ls. DMA can also be \ntriggered by selected timer match conditions. Memory-to-memory transfers and transfers \nto or from GPIO are supported. \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 47 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.11.1 Features\n•Eight DMA channels. Each channel can support an unidirectional transfer.\n•16 DMA request lines.\n•Single DMA and burst DMA request signals. Each peripheral connected to the DMA \nController can assert either a burst DMA request or a single DMA request. The DMA \nburst size is set by programming the DMA Controller.\n•Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and \nperipheral-to-peripheral transfers are supported.\n•Scatter or gather DMA is supported through the use of linked lists. This means that \nthe source and destination areas do not hav e to occupy contiguous areas of memory.\n•Hardware DMA ch annel priority.\n•AHB slave DMA programming interface. The DMA Controller is programmed by \nwriting to the DMA control regist ers over the AHB slave interface.\n•One AHB bus master for transferring data. The interface transfers data when a DMA request goes active. \n•32-bit AHB master bus width.\n•Incrementing or non-incrementing addressing for source and destination.\n•Programmable DMA burst size. The DMA burst size can be programmed to more \nefficiently transfer data.\n•Internal four-word FIFO per channel.\n•Supports 8, 16, and 32-bit wide transactions.\n•Big-endian and little-endian support. The DMA Controller defaults to little-endian \nmode on reset.\n•An interrupt to the processor can be generated on a DMA completion or when a DMA \nerror has occurred.\n•Raw interrupt status. The DMA error and DMA count raw interrupt status can be read \nprior to masking.\n7.12 CRC engine\nThe Cyclic Redundancy Check (CRC) genera tor with programmable polynomial settings \nsupports several CRC standards commonl y used. To save system power and bus \nbandwidth, the CRC engine supports DMA transfers.\n7.12.1 Features\n•Supports three common polynomials CRC-CCITT, CRC-16, and CRC-32.\n–CRC-CCITT: x16 + x12 + x5 + 1\n–CRC-16: x16 + x15 + x2 + 1\n–CRC-32: x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x + 1\n•Bit order reverse and 1’s complement programmable setting for input data and CRC \nsum.\n•Programmable seed number setting.\n•Supports CPU PIO or DMA back-to-back transfer.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 48 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•Accept any size of data width per write: 8, 16 or 32-bit.\n–8-bit write: 1-cycle operation.\n–16-bit write: 2-cycle operation (8-bit x 2-cycle).\n–32-bit write: 4-cycle operation (8-bit x 4-cycle).\n7.13 LCD controller\nRemark: The LCD controller is availabl e on parts LPC1788/87/86/85.\nThe LCD controller provides all of the necessary control signals to interface directly to a \nvariety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT \npanels can be operated. The display resolution is selectable and can be up to 1024 \uf0b4768 \npixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. \nAn on-chip 512-byte color palette  allows reducing bus utilizati on (i.e. memory size of the \ndisplayed data) while still supporti ng a large number of colors.\nThe LCD interface includes its own DMA controlle r to allow it to operate independently of \nthe CPU and other system functions. A built-in FIFO acts as a buffer for display data, \nproviding flexibility for system  timing. Hardware cursor su pport can furthe r reduce the \namount of CPU time needed to operate the display.\n7.13.1 Features\n•AHB master interface to access frame buffer.\n•Setup and control via a separate AHB slave interface.\n•Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.\n•Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.\n•Supports single and dual-panel color STN displays.\n•Supports Thin Film Transi stor (TFT) color displays.\n•Programmable display resolution including, but not limited to: 320 \uf0b4200, 320 \uf0b4240, \n640\uf0b4200, 640 \uf0b4240, 640 \uf0b4480, 800 \uf0b4600, and 1024 \uf0b4768.\n•Hardware cursor support for single-panel displays.\n•15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support.\n•1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.\n•1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.\n•16 bpp true-color non-palettized, for color STN and TFT.\n•24 bpp true-color non-palettized, for color TFT.\n•Programmable timing for different display panels.\n•256 entry, 16-bit palette RAM, arranged as a 128 \uf0b432-bit RAM.\n•Frame, line, and pixel clock signals.\n•AC bias signal for STN, data enable signal for TFT panels.\n•Supports little and big-endian, and Windows CE data formats.\n•LCD panel clock may be generated from the peripheral clock, or from a clock input \npin.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 49 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.14 Ethernet\nRemark: The Ethernet block is available on parts LPC1788/86 and LPC1778/76.\nThe Ethernet block contains a full featur ed 10 Mbit/s or 100 Mbit/s Ethernet MAC \ndesigned to provide optimized performa nce through the use of DMA hardware \nacceleration. Features include a generous suite of control registers, half or full duplex \noperation, flow control, cont rol frames, hardware acceleration for transmit retry, receive \npacket filtering and wake-up on LAN activity. Automatic frame transmission and reception \nwith scatter-gather DMA off-loads many operations from the CPU.\nThe Ethernet block and the CPU share the ARM Cortex-M3 D-code and system bus \nthrough the AHB-multilayer matrix to access the various on-chip SRAM blocks for \nEthernet data, control, and status information.\nThe Ethernet block interfaces between an off-chip Ethernet PHY using the Media \nIndependent Interface (MII) or Reduced M II (RMII) protocol and the on-chip Media \nIndependent Interface Management (MIIM) serial bus.\n7.14.1 Features\n•Ethernet standards support:\n–Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, \n100 Base-FX, and 100 Base-T4.\n–Fully compliant with IEEE standard 802.3.\n–Fully compliant with 802.3x  Full Duplex Flow Contro l and Half Duplex back \npressure.\n–Flexible transmit and receive frame options.\n–Virtual Local Area Network (VLAN) frame suppor t\n–.\n•Memory management:\n–Independent transmit and receive buffers memory mapped to shared SRAM.\n–DMA managers with scatter/gather DMA and arrays of frame descriptors.\n–Memory traffic optimized by buffering and pre-fetching.\n•Enhanced Ethernet features:–Receive filtering.\n–Multicast and broadcast frame support for both transmit and receive.\n–Optional automatic Frame Check Sequence (FCS) insertion with Circular \nRedundancy Check (CRC) for transmit.\n–Selectable automatic transmit frame padding.\n–Over-length frame support for both transmit  and receive allows any length frames.\n–Promiscuous receive mode.\n–Automatic collision back-off and frame retr ansmission.\n–Includes power management by clock switching.\n–Wake-on-LAN power management support allows system wake-up: using the \nreceive filters or a magic frame detection filter.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 50 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•Physical interface:\n–Attachment of external PHY chip through standard MII or RMII interface.\n–PHY register access is available via the MIIM interface.\n7.15 USB interface\nRemark: The USB Device/Host/OTG co ntroller is available on parts LPC1788/87/86/85 \nand LPC1778/77/76. The USB Device-only controller is available on parts LPC1774.\nThe Universal Serial Bu s (USB) is a 4-wire bus that supports communication between a \nhost and one or more (up to 127) peripherals. The host controller allocates the USB \nbandwidth to attached devices through a token-based protocol. The bus supports hot \nplugging and dynamic configuration of the devi ces. All transactions are initiated by the \nhost controller.\nDetails on typical USB interfacing solutions can be found in Section 14.1 .\n7.15.1 USB device controller\nThe device controller enables 12 Mbit/s data exchange with a USB host controller. It \nconsists of a register interface, serial interface engine, endpoint buffer memory, and a DMA controller. The serial interface engine dec odes the USB data stream and writes data \nto the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An  interrupt is also generated if enabled. When \nenabled, the DMA controller transfers data between the endpoint buffer and the USB \nRAM.\n7.15.1.1 Features\n•Fully compliant with USB 2.0 Specification (full speed).\n•Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.\n•Supports Control, Bulk, Interrupt and Isochronous endpoints.\n•Scalable realization of endpoints at run time.\n•Endpoint Maximum packet size selection (up to USB maximum specification) by software at run time.\n•Supports SoftConnect and GoodLink features.\n•While USB is in the Suspend mode, the LPC178x/7x can enter one of the reduced power modes and wake up on USB activity.\n•Supports DMA transfers with all on-chip SRAM blocks on all non-control endpoints.\n•Allows dynamic switching between CPU-controlled and DMA modes.\n•Double buffer implementation for Bulk and Isochronous endpoints.\n7.15.2 USB host controller\nThe host controller enables fu ll- and low-speed data exchange with USB devices attached \nto the bus. It consists of register interface,  serial interface engine and DMA controller. The \nregister interface complies with the Open Ho st Controller Interfac e (OHCI) specification.\n7.15.2.1 Features\n•OHCI compliant.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 51 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•Two downstream ports.\n•Supports per-port power switching.\n7.15.3 USB OTG controller\nUSB OTG is a supplement to the USB 2.0 Specification  that augments the capability of \nexisting mobile devices and USB peripherals by  adding host functiona lity for connection to \nUSB peripherals.\nThe OTG Controller integrates the host controller, device controller, and a master-only I2C \ninterface to implement OTG dual-rol e device functionalit y. The dedicated I2C interface \ncontrols an external OTG transceiver.\n7.15.3.1 Features\n•Fully compliant with On-The -Go supplement to the USB 2.0 Specificat ion, Revision \n1.0a.\n•Hardware support for Host Negotiation Protocol (HNP).\n•Includes a programmable timer required  for HNP and Session Request Protocol \n(SRP).\n•Supports any OTG transceiver compliant with the OTG Transceiver Specification \n(CEA-2011), Rev. 1.0.\n7.16 SD/MMC card interface\nRemark: The SD/MMC card interface is available on parts LPC1788/87/86/85 and parts \nLPC1778/77/76.\nThe Secure Digital and Multimed ia Card Interface (MCI) allows access to external SD \nmemory cards. The SD card interface conforms to the SD Multimedia Ca rd Specification \nVersion 2.11.\n7.16.1 Features\n•The MCI provides all functions specific to  the SD/MMC memory card. These include \nthe clock generation unit, power management control, and command and data \ntransfer.\n•Conforms to Multimedia Card Specification v2.11 .\n•Conforms to Secure Digital Memory Card Phys ical Layer Specification, v0.96.\n•Can be used as a multimedia card bus or a secure digital memory card bus host. The \nSD/MMC can be connected to several multimedia cards or a single secure digital \nmemory card.\n•DMA supported through the GPDMA controller.\n7.17 Fast general purpose parallel I/O\nDevice pins that are not connec ted to a specific peripheral function are controlled by the \nGPIO registers. Pins may be dynamically conf igured as inputs or outputs. Separate \nregisters allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.\nLPC178x/7x use accelera ted GPIO functions:\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 52 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•GPIO registers are accessed through the AHB multilayer bus so that the fastest \npossible I/O timing can be achieved.\n•Mask registers allow treating sets of por t bits as a group, leaving other bits \nunchanged.\n•All GPIO registers are byte and half-word addressable.\n•Entire port value can be written in one instruction.\n•Support for Cortex-M3 bit banding.\n•Support for use with the GPDMA controller.\nAdditionally, any pin on Port 0 and Port 2 providing a digital function can be programmed to generate an interrupt on a rising edge, a falling edge, or both. The edge detection is \nasynchronous, so it may operate when clocks are not present such as during Power-down \nmode. Each enabled interrupt can be used to  wake up the chip fr om Power-down mode. \n7.17.1 Features\n•Bit level set and clear registers allow a single instruction to set or clear any number of \nbits in one port.\n•Direction control of individual bits.\n•All I/O default to inputs after reset.\n•Pull-up/pull-down resistor configuration and open-drain configuration can be programmed through the pin connect block for each GPIO pin.\n7.18 12-bit ADC\nThe LPC178x/7x contain one ADC. It is a si ngle 12-bit successi ve approximation ADC \nwith eight channels and DMA support.\n7.18.1 Features\n•12-bit successive approximation ADC.\n•Input multiplexing among eight pins.\n•Power-down mode.\n•Measurement range V SS to VREFP.\n•12-bit conversion rate: up to 400 kHz.\n•Individual channels can be selected for conversion.\n•Burst conversion mode for single or multiple inputs.\n•Optional conversion on transition of input pin or Timer Match signal.\n•Individual result registers for each ADC channel to reduce interrupt overhead.\n•DMA support.\n7.19 10-bit DAC\nThe LPC178x/7x contain one DAC. The DAC allows to generate a variable analog output. The maximum output value of the DAC is VREFP.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 53 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.19.1 Features\n•10-bit DAC.\n•Resistor string architecture.\n•Buffered output.\n•Power-down mode.\n•Selectable output drive.\n•Dedicated conversion timer.\n•DMA support.\n7.20 UARTs\nRemark: USART4 is not available on part LPC1774FBD144.\nThe LPC178x/7x contain five UARTs. In addition to standard transmit and receive data \nlines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address \ndetection using 9-bit mode.\nThe UARTs include a fractional baud rate generator. Standard baud rates such as \n115200 Bd can be achieved with any crystal frequency above 2 MHz.\n7.20.1 Features\n•Maximum UART data bit rate of 7.5 MBit/s.\n•16 B Receive and Transmit FIFOs.\n•Register locations conform to 16C550 industry standard.\n•Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.\n•Built-in fractional baud rate generator cove ring wide range of baud rates without a \nneed for external crystals of particular values.\n•Auto-baud capability.\n•Fractional divider for baud rate control, auto baud capabilities and FIFO control \nmechanism that enables software flow control implementation.\n•Support for RS-485/9-bit/EIA-485 mode and multiprocessor addressing.\n•All UARTs have DMA support for both transmit and receive.\n•UART1 equipped with standard modem interface signals. This module also provides \nfull support for hardware flow control (auto-CTS/RTS). \n•USART4 includes an IrDA mode to support infrared communication.\n•USART4 supports synchronous mode and a smart card mode conforming to \nISO7816-3.\n7.21 SSP serial I/O controller\nThe LPC178x/7x contain three SSP contro llers. The SSP controller is capable of \noperation on a SPI, 4-wire SSI, or Microwire bus . It can interact with multiple masters and \nslaves on the bus. Only a single master and  a single slave can communicate on the bus \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 54 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nduring a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits \nto 16 bits of data flowing from the master to the slave and from the slave to the master. In \npractice, often only one of these data flows carries meaningful data.\n7.21.1 Features\n•Maximum SSP speed of 33 Mbit/s (m aster) or 10 Mbit/s (slave).\n•Compatible with Motorola SPI, 4-wire  Texas Instruments SSI, and National \nSemiconductor Microwire buses.\n•Synchronous serial communication.\n•Master or slave operation.\n•8-frame FIFOs for both transmit and receive.\n•4-bit to 16-bit frame.\n•DMA transfers supported by GPDMA.\n7.22 I2C-bus serial I/O controllers\nThe LPC178x/7x contain three I2C-bus controllers.\nThe I2C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock Line \n(SCL) and a Serial Data Line (SDA). Each de vice is recognized by a unique address and \ncan operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the \ncapability to both receive and send information (such as me mory). Transmitters and/or \nreceivers can operate in either master or sl ave mode, depending on whether the chip has \nto initiate a data transfer or is only addressed. The I2C is a multi-master bus and can be \ncontrolled by more than one bus master connected to it.\n7.22.1 Features\n•All I2C-bus controllers can use standard GPIO pins with bit rates of up to 400 kbit/s \n(Fast I2C-bus). The I2C0-bus interface uses special open-drain pins with bit rates of \nup to 400 kbit/s.\n•The I2C-bus interface supports Fast-mode Plus wit h bit rates up to 1 Mbit/s for I2C0 \nusing pins P5[2] and P5[3].\n•Easy to configure as master, slave, or master/slave.\n•Programmable clocks allow versatile rate control.\n•Bidirectional data transfer between masters and slaves.\n•Multi-master bus (no central master).\n•Arbitration between simultaneously transmit ting masters without corruption of serial \ndata on the bus.\n•Serial clock synchronization allows devices with different bit rates to communicate via \none serial bus.\n•Serial clock synchronization can be used as a handshake mechanism to suspend and \nresume serial transfer.\n•The I2C-bus can be used for test and diagnostic purposes.\n•Both I2C-bus controllers support multiple address recognition and a bus monitor \nmode.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 55 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.23 I2S-bus serial I/O controllers\nThe LPC178x/7x contain one I2S-bus interface. The I2S-bus provides a standard \ncommunication interface for digital audio applications.\nThe I2S-bus specification defines a 3-wire serial bus using one data line, one clock line, \nand one word select signal. The basic I2S connection has one master, which is always the \nmaster, and one slave. The I2S interface on the LPC178x/7x provides a separate transmit \nand receive channel, each of which can o perate as either a master or a slave.\n7.23.1 Features\n•The interface has separate input/output chan nels each of which can operate in master \nor slave mode.\n•Capable of handling 8-bit, 16-bit, and 32-bit word sizes.\n•Mono and stereo audio data supported.\n•The sampling frequency can range from 16 kHz to 48 kHz (16, 22.05, 32, 44.1, \n48) kHz.\n•Configurable word select period in master mode (separately for I2S input and output).\n•Two 8 word FIFO data buffers are provided, one for transmit and one for receive.\n•Generates interrupt requests when buffer levels cross a programmable boundary.\n•Two DMA requests, controlled by programma ble buffer levels. These are connected \nto the GPDMA block.\n•Controls include reset, stop and mute options separately for I2S input and I2S output.\n7.24 CAN controller and acceptance filters\nThe LPC178x/7x contain one CAN controller with two channels.\nThe Controller Area Network (CAN) is a serial  communications protocol which efficiently \nsupports distributed real-time control with a very high level of security. Its domain of \napplication ranges from high-speed ne tworks to low cost multiplex wiring.\nThe CAN block is intended to support multip le CAN buses simultaneously, allowing the \ndevice to be used as a gateway, switch, or router between two of CAN buses in industrial \nor automotive applications.\nEach CAN controller has a register structure sim ilar to the NXP SJA1 000 and the PeliCAN \nLibrary block, but the 8-bit registers of those devices have been combined in 32-bit words \nto allow simultaneous access in the ARM environment. The main operational difference is \nthat the recognition of received Identifiers,  known in CAN terminology as Acceptance \nFiltering, has been removed from the CAN controllers and centralized in a global \nAcceptance Filter. \n7.24.1 Features\n•Two CAN controllers and buses.\n•Data rates to 1 Mbit/s on each bus.\n•32-bit register and RAM access.\n•Compatible with CAN specification 2.0B, ISO 11898-1 .\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 56 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•Global Acceptance Filter recognizes 11-bit and 29-bit receive identifiers for all CAN \nbuses.\n•Acceptance Filter can provide FullCAN-s tyle automatic reception for selected \nStandard Identifiers.\n•FullCAN messages can gen erate interrupts.\n7.25 General purpose 32-bit time rs/external event counters\nThe LPC178x/7x include four 32-bit timer/counters. \nThe timer/counter is design ed to count cycles of th e system derived clock or an \nexternally-supplied clock. It can optionally  generate interrupts , generate timed DMA \nrequests, or perform other actions at spec ified timer values, based on four match \nregisters. Each timer/counter al so includes two capture inputs to trap the timer value when \nan input signal transitions, optionally generating an interrupt.\n7.25.1 Features\n•A 32-bit timer/counter with a programmable 32-bit prescaler.\n•Counter or timer operation.\n•Two 32-bit capture channels per timer, that  can take a snapshot of the timer value \nwhen an input signal transitions. A capture event may also generate an interrupt.\n•Four 32-bit match registers that allow:\n–Continuous operation with optional interrupt generation on match.\n–Stop timer on match with optional interrupt generation.\n–Reset timer on match with optional interrupt generation.\n•Up to four external outputs corresponding to match registers, with the following \ncapabilities:\n–Set LOW on match.\n–Set HIGH on match.\n–Toggle on match.\n–Do nothing on match.\n•Up to two match registers can be used to generate timed DMA requests.\n7.26 Pulse Width Modulator (PWM)\nThe LPC178x/7x contain two standard PWMs. \nThe PWM is based on the standard Timer block and inherits all of its features, although \nonly the PWM function is pinned out on the LPC178x/7x. The Timer is designed to count \ncycles of the system derived clock and optiona lly switch pins, gene rate interrupts or \nperform other actions when specified timer values occur, based on seven match registers. The PWM function is in addition to these feat ures, and is based on match register events.\nThe ability to separately contro l rising and falling edge locations allo ws the PWM to be \nused for more applications. For instance, mu lti-phase motor control typically requires \nthree non-overlapping PWM outputs with individual control of all three pulse widths and \npositions.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 57 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nTwo match registers can be used to provide a single edge controlled PWM output. One \nmatch register (PWMMR0) controls the PWM cycle rate, by resetting the count upon \nmatch. The other match register controls th e PWM edge position. Additional single edge \ncontrolled PWM outputs require only one match re gister each, since the repetition rate is \nthe same for all PWM outputs.  Multiple single edge contro lled PWM outputs will all have a \nrising edge at the beginning of each PWM cycle, when an PWMMR0 match occurs.\nThree match registers can be used to provid e a PWM output with both edges controlled. \nAgain, the PWMMR0 match register contro ls the PWM cycle rate. The other match \nregisters control the two PWM edge positi ons. Additional double edge controlled PWM \noutputs require only two match registers each, si nce the repetition rate is the same for all \nPWM outputs.With double edge controlled PWM outputs, spec ific match registers control the rising and \nfalling edge of the output. This allows both positive going PWM pulses (when the rising \nedge occurs prior to the falling edge), and negative goi ng PWM pulses (when the falling \nedge occurs prior to the rising edge).\n7.26.1 Features\n•LPC178x/7x has two PWM blocks with Counte r or Timer operat ion (may use the \nperipheral clock or one of the capture inputs as the clock source).\n•Seven match registers allow up to 6 single edge controlled or 3 double edge \ncontrolled PWM outputs, or a mix of bot h types. The match registers also allow:\n–Continuous operation with optional interrupt generation on match.\n–Stop timer on match with optional interrupt generation.\n–Reset timer on match with optional interrupt generation.\n•Supports single edge controlled and/or double edge controlled PWM outputs. Single \nedge controlled PWM outputs all go high at the beginning of each cycle unless the \noutput is a constant low. Double edge controlled PWM outputs can have either edge occur at any position within a cycle. This a llows for both positive going and negative \ngoing pulses.\n•Pulse period and width can be any number of timer counts. This allows complete flexibility in the trad e-off between resolution and re petition rate. All PWM outputs will \noccur at the same repetition rate.\n•Double edge controlled PWM outputs can be programmed to be either positive going \nor negative going pulses.\n•Match register updates are synchronized wit h pulse outputs to prevent generation of \nerroneous pulses. Software must ‘release’ new match values before they can become \neffective.\n•May be used as a standard 32-bit timer/counter with a programmable 32-bit prescaler if the PWM mode is not enabled.\n7.27 Motor control PWM\nThe LPC178x/7x contain one motor control PWM.\nThe motor control PWM is a specialized PWM supporting 3-phase motors and other \ncombinations. Feedback inputs are provided to automatically sense rotor position and use \nthat information to ramp speed up or down. An abort input is also provided that causes the \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 58 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nPWM to immediately release all motor drive ou tputs. At the same time, the motor control \nPWM is highly configurable for other genera lized timing, counting, capture, and compare \napplications.\nThe maximum PWM speed is determined by the PWM resolution (n) and the operating \nfrequency f: PWM speed = f/2n (see Table 8 ).\n \n7.28 Quadrature Encoder Interface (QEI)\nRemark: The QEI is available on parts LPC1788/87/86 and LPC1778/77/76\nA quadrature encoder, also known as a 2-chan nel incremental encoder, converts angular \ndisplacement into two pulse signals. By mo nitoring both the number of pulses and the \nrelative phase of the two signals, the user ca n track the position, direction of rotation, and \nvelocity. In addition, a third channel, or index signal, can be used to reset the position \ncounter. The quadrature encoder interface decodes the digital pulses from a quadrature \nencoder wheel to integrate position over ti me and determine direction of rotation. In \naddition, the QEI can capture the velocity of the encoder wheel.\n7.28.1 Features\n•Tracks encoder position.\n•Increments/decrements depending on direction.\n•Programmable for 2 \uf0b4 or 4\uf0b4 position counting.\n•Velocity capture using built-in timer.\n•Velocity compare function with “less than” interrupt.\n•Uses 32-bit registers for position and velocity.\n•Three position compare registers with interrupts.\n•Index counter for re volution counting.\n•Index compare register with interrupts.\n•Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.\n•Digital filter with prog rammable delays for encoder input signals.\n•Can accept decoded signal inputs (clk and direction).\n•Connected to APB.\n7.29 ARM Cortex-M3 system tick timer\nThe ARM Cortex-M3 includes a system tick timer (SYSTIC K) that is inte nded to generate \na dedicated SYSTICK exception at a 10 ms interval. In the LP C178x/7x, this timer can be \nclocked from the internal AHB clock or from a device pin.Table 8. PWM speed at operating frequency 120 MHz\nPWM resolution PWM speed\n6 bit 1.875 MHz\n8 bit 0.468 MHz10 bit 0.117 MHz\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 59 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.30 Windowed Watc hDog Timer (WWDT)\nThe purpose of the watchdog is to reset the controller if software fails to periodically \nservice it within a programmable time window. \n7.30.1 Features\n•Internally resets chip if not periodically reloaded during the programmable time-out \nperiod.\n•Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.\n•Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.\n•Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.\n•Incorrect feed sequence causes reset or interrupt if enabled.\n•Flag to indicate watchdog reset.\n•Programmable 24-bit timer with internal prescaler.\n•Selectable time period from (T cy(WDCLK) \uf0b4256\uf0b44) to (T cy(WDCLK) \uf0b4224\uf0b44) in \nmultiples of T cy(WDCLK) \uf0b44.\n•The Watchdog Clock (WDCLK) source is a dedicated watc hdog oscillator, which is \nalways running if the watchdog timer is enabled. \n7.31 RTC and backup registers\nThe RTC is a set of counters for measuring ti me when system power is on, and optionally \nwhen it is off. The RTC on the LPC178x/7x is designed to have very low power \nconsumption. The RTC will typically run from  the main chip pow er supply conserving \nbattery power while the rest of the device is  powered up. When operating from a battery, \nthe RTC will continue working down to 2.1 V . Battery power can be provided from a \nstandard 3 V lithium button cell.\nAn ultra-low power 32 kHz oscilla tor provides a 1 Hz clock to th e time counting portion of \nthe RTC, moving most of the power consumpt ion out of the time counting function.\nThe RTC includes a calibration mechanism to allow fine-tuning the count rate in a way \nthat will provide less th an 1 second per day error when o perated at a constant voltage and \ntemperature.\nThe RTC contains a small set of backup regi sters (20 bytes) for holding data while the \nmain part of the LPC178x/7x is powered off. \nThe RTC includes an alarm function that can wake up the LPC178x/7x from all reduced \npower modes with a time resolution of 1 s.\n7.31.1 Features\n•Measures the passage of time to maintain a calendar and clock.\n•Ultra low power design to support battery powered systems.\n•Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and \nDay of Year.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 60 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n•Dedicated power supply pin can be connected to a battery or to the main 3.3 V.\n•Periodic interrupts can be generated from increments of any field of the time registers.\n•Backup registers (20 bytes) powered by VBAT.\n•RTC power supply is isolated from the rest of the chip.\n7.32 Event monitor/recorder\nThe event monitor/recorder allows recording of tampering events in sealed product \nenclosures. Sensors report any attempt to open the enclosure, or to tamper with the \ndevice in any other way. The event monitor/recorder stores records of such events when the device is powered only by the backup battery.\n7.32.1 Features\n•Supports three digital event inputs in the VBAT power domain.\n•An event is defined as a level change at the digital event inputs.\n•For each event channel, two timestamps mark the first and the last occurrence of an event. Each channel also has a dedicated counter tracking the total number of events. \nTimestamp values are taken from the RTC.\n•Runs in VBAT power domain, independent of system power supply. The \nevent/recorder/monitor can therefore operate in Deep power-down mode.\n•Very low power consumption.\n•Interrupt available if  system is running.\n•A qualified event can be used as a wake-up trigger.\n•State of event interrupts accessible by software through GPIO.\n7.33 Clocking and power control\n7.33.1 Crystal oscillators\nThe LPC178x/7x include four independent oscillators. These are the main o scillator, the \nIRC oscillator, the watchdog oscillator, and the RTC oscillator. \nFollowing reset, the LPC178x/7x will operate from the Internal RC o scillator until switched \nby software. This allows systems to operate without any external crystal and the boot \nloader code to operate at a known frequency. \nSee Figure 7  for an overview of the LPC178x/7x clock generation.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 61 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n7.33.1.1 Internal RC oscillator\nThe IRC may be used as the clock that drives the PLL and subsequently the CPU. The \nnominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.\nUpon power-up or any chip reset, the LPC178x/7x use the IRC as the clock source. \nSoftware may later switch to one of  the other available clock sources.\n7.33.1.2 Main oscillator\nThe main oscillator can be used as the clock so urce for the CPU, with or without using the \nPLL. The main oscillator al so provides the clock sour ce for the alternate PLL1. \nThe main oscillator operates at fr equencies of 1 MHz to 25 MHz.  This frequency can be \nboosted to a higher frequency, up to the maximum CPU operating frequency, by the main PLL. The clock selected as the PLL inpu t is PLLCLKIN. The ARM processor clock \nfrequency is referred to as CCLK elsewhere in this document. The frequencies of \nPLLCLKIN and CCLK are the same value unless the PLL is active and connected. The \nclock frequency for each peripheral can be selected individually and is referred to as PCLK. Refer to Section 7.33.2\n for additional information.Fig 7. LPC178x/7x clock generation block diagramMAIN PLL0IRC oscillator\nmain oscillator\n(osc_clk)\nCLKSRCSEL\n(system clock select)\nsysclk\npll_clk\nCCLKSEL\n(CPU clock select)\n002aaf531pll_clk\n ALT PLL1\nCPU CLOCK\nDIVIDERalt_pll_clk\ncclk\nEMC\nCLOCK DIVIDER\npclkPeripheral\nCLOCK DIVIDERemc_clk\nsysclk\nalt_pll_clkpll_clk\nUSBCLKSEL\n(USB clock select)USB\nCLOCK DIVIDERusb_clksysclkLPC178x/7x\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 62 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.33.1.3 RTC oscillator\nThe RTC oscillator provides a 1 Hz clock to the RTC and a 32 kHz cl ock output that can \nbe output on the CLKOUT pin in order to allow trimming  the RTC oscillator without \ninterference from a probe.\n7.33.1.4 Watchdog oscillator\nThe Watchdog Timer has a dedicated watchdog oscillator that provides a 500 kHz clock to \nthe Watchdog Timer. The watchdog oscillator  is always running if the Watchdog Timer is \nenabled. The Watchdog oscilla tor clock can be output on the CLKOUT pin in order to \nallow observe its frequency.\nIn order to allow Watchdog Timer operation with minimum power consumption, which can \nbe important in redu ced power modes, the Watchdog o scillator frequency is not tightly \ncontrolled. The Watchdog osc illator frequency will vary over temperature and power \nsupply within a particular part, and may vary by processing across different parts. This \nvariation should be taken into account when determining Watchdog reload values.Within a particular part, temperature and power supply variations can produce up to a \n\uf0b117 % frequency variation. Frequency variation between devices under the same \noperating conditions can be up to \uf0b130 %.\n7.33.2 Main PLL (PLL0) and Alternate PLL (PLL1)\nPLL0 (also called the Main PLL) and PLL1 (als o called the Alternate PLL) are functionally \nidentical but have somewhat different input possibilities and  output connections. These \npossibilities are shown in Figure 7 . The Main PLL can receive its input from either the IRC \nor the main oscillator and c an potentially be used to provide the clocks to nearly \neverything on the device. The Al ternate PLL receives its input only from the main oscillator \nand is intended to be used as an alternate source of clocking to the USB. The USB has timing needs that may not alwa ys be filled by the Main PLL.\nBoth PLLs are disabled and powered off on reset. If the Alternate PLL is left disabled, the USB clock can be supplied by PLL0 if everything  is set up to provide 48 MHz to the USB \nclock through that route. The source for ea ch clock must be selected via the CLKSEL \nregisters and can be further reduce d by clock dividers as needed.\nPLL0 accepts an input clock frequency from either the IRC or the main oscillator. If only \nthe Main PLL is used, then its output frequency  must be an integer multiple of all other \nclocks needed in the system. PL L1 takes its input only from th e main oscillator, requiring \nan external crystal in the range of 10 to 25 MHz. In each PLL, the Current Controlled \nOscillator (CCO) operates in t he range of 156 MHz to 320 MH z, so there are additional \ndividers to bring the output down to the desired frequencies. The minimum output divider \nvalue is 2, insuring th at the output of the PLLs have a 50 % duty cycle.\nIf the USB is used, the possibilities for the CP U clock and other clocks will be limited by \nthe requirements that the frequency be precise and very low jitter, and that the PLL0 output must be a multiple of 48 MHz. Ev en multiples of 48 MHz that are within the \noperating range of the PLL ar e 192 MHz and 288 MHz. Also, only the main oscillator in \nconjunction with the PLL can meet the precision and jitter specifications  for USB. It is due \nto these limitations that th e Alternate PLL is provided.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 63 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nThe alternate PLL accepts an input clock freque ncy from the main oscillator in the range \nof 10 MHz to 25 MHz only. When used as the U SB clock, the input frequency is multiplied \nup to a multiple of 48 MHz (192 MHz or 288 MHz as described above). \n7.33.3 Wake-up timer\nThe LPC178x/7x begin operation at power-up and when awakened from Power-down \nmode by using the 12 MHz IRC os cillator as the cloc k source. This allo ws chip operation \nto resume quickly. If the main  oscillator or the PLL is neede d by the applicat ion, software \nwill need to enable these features and wait for them to st abilize before they are used as a \nclock source.\nWhen the main oscillator is init ially activated, the wake-up timer allows software to ensure \nthat the main oscillator is fully  functional before the processor uses it as a clock source \nand starts to execute instructions. This is im portant at power on, all types of reset, and \nwhenever any of the aforemen tioned functions are turned off for any reason. Since the \noscillator and other functions are turned off during Power-down mode, any wake-up of the \nprocessor from Power-down mode makes use of the wake-up Timer.The wake-up timer mo nitors the crystal oscillator to check whether it is safe to begin code \nexecution. When power is applied to the chip, or when some event caused the chip to exit \nPower-down mode, some time is required for the oscilla tor to produce a signal of sufficient \namplitude to drive the clock logic. The amount of time depends on many factors, including the rate of V\nDD(3V3)  ramp (in the case of power on), the type of crystal and its electrical \ncharacteristics (if a quartz crystal is used), as well as any other external circuitry (e.g., \ncapacitors), and the ch aracteristics of the oscillator it self under the existing ambient \nconditions.\n7.33.4 Power control\nThe LPC178x/7x support a variety of power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, \nand Deep power-down mode. The CPU clock ra te may also be controlled as needed by \nchanging clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power ve rsus processing speed based on application \nrequirements. In addition, the peripheral power control allows shutting down the clocks to \nindividual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Each of the peripherals has its own clock divider wh ich provides even better power control.\nThe integrated PMU (Power Management Unit) automatically adjusts internal regulators to minimize power consumption during Sleep, Deep-sleep, Power-down, and Deep power-down modes.\nThe LPC178x/7x also implement a separate power domain to allow turning off power to \nthe bulk of the device while maintaining operation of the RTC and a small set of registers for storing data during any of the power-down modes.\n7.33.4.1 Sleep mode\nWhen Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep \nmode does not need any special sequence othe r than re-enabling the clock to the ARM \ncore.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 64 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nIn Sleep mode, execution of instructions is suspended until either a Reset or interrupt \noccurs. Peripheral functions continue opera tion during Sleep mode and may generate \ninterrupts to cause the processor to resume execution. Sleep mode eliminates dynamic \npower used by the processor itself, memory systems and related controllers, and internal \nbuses.\nThe DMA controller can continue to work in Sleep mode and has access to the peripheral \nRAMs and all peripheral registers. The flash memory and the main SRAM are not \navailable in Sleep mode, they are disabled in order to save power.\nWake-up from Sleep mode will occur when ever any enabled interrupt occurs.\n7.33.4.2 Deep-sleep mode\nIn Deep-sleep mode, the oscilla tor is shut down and the chip receives no internal clocks. \nThe processor state and registers, peripheral registers, and internal SRAM values are \npreserved throughout Deep-sleep mode and the logic levels of chip pins remain static. \nThe output of the IRC is disabl ed but the IRC is not powered down to allow fast wake-up. \nThe RTC oscillator is not stopped because the RTC interrupts may be used as the \nwake-up source. The PLL is automatically turned off and disconnected. The clock divider \nregisters are automati cally reset to zero.\nThe Deep-sleep mode can be terminated a nd normal operation resumed by either a \nReset or certain specific inte rrupts that are able to function without clocks. Since all \ndynamic operation of the chip is suspended, Deep-sleep mode reduces chip power \nconsumption to a very low value. Power to the flash memory is left on in Deep-sleep mode, allowing a very quick wake-up.\nWake-up from Deep-sleep mode can initiated by the NMI, External Interrupts EINT0\n \nthrough EINT3 , GPIO interrupts, the Ethernet Wake-on-LAN interrupt, Brownout Detect, \nan RTC Alarm interrupt, a USB input pin trans ition (USB activity interrupt), a CAN input \npin transition, or a Watchdog Timer time-out, when the related interrupt is enabled. \nWake-up will occur whenever an y enabled interrupt occurs.\nOn wake-up from Deep-sleep mode, the code execution an d peripherals activities will \nresume after four cycles expire if the IRC was used before entering Deep-sleep mode. If the main external oscillato r was used, the code execution will resume when 4096 cycles \nexpire. PLL and clock dividers need to be reconfigured accordingly.\n7.33.4.3 Power-down mode\nPower-down mode does everythi ng that Deep-sleep mode does but also turns off the \npower to the IRC oscillator an d the flash memory. This save s more power but requires \nwaiting for resumption of flash operation befo re execution of code or data access in the \nflash memory can be accomplished.\nWhen the chip enters Power-down mode, the IRC, the main oscillator, and all clocks are \nstopped. The RTC remains running if it has been enabled and RTC interrupts may be \nused to wake up the CPU. The flash is forced into Power-down mode. The PLLs are \nautomatically turned off and the clock select ion multiplexers are se t to use the system \nclock sysclk (the reset state). The clock divider control registers are aut omatically reset to \nzero. If the Watchdog timer is running, it  will continue running in Power-down mode.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 65 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nOn the wake-up of Power-down mode, if the IRC was used before entering Power-down \nmode, it will take IRC 60 \uf06ds to start-up. After this, four IRC cycles will expire before the \ncode execution can then be resumed if the code was running from SRAM. In the \nmeantime, the flash wake-up timer then co unts 12 MHz IRC clock cycles to make the \n100\uf06ds flash start-up time. When it times out, access to the flash will be allowed. Users \nneed to reconfigure the PLL and clock dividers accordingly.\n7.33.4.4 Deep power-down mode\n In Deep power-down mode, power is shut off to the entire chip with the exception of the \nRTC module and the RESET  pin. \nTo optimize power conservation, the user ha s the additional option of turning off or \nretaining power to th e 32 kHz oscillator. It is also possibl e to use external circuitry to turn \noff power to the on-chip regulator via the V DD(REG)(3V3)  pins and/or the I/O power via the \nVDD(3V3)  pins after entering Deep Power-down  mode. Power must be restored before \ndevice operation can be restarted.\nThe LPC178x/7x can wake up from Deep power-down mode via the RESET  pin or an \nalarm match event of the RTC.\n7.33.4.5 Wake-up Interrupt Controller (WIC)\nThe WIC allows the CPU to automatically wake up from any enabled priority interrupt that \ncan occur while the clocks are stopped in Deep-sleep, Power-down, and Deep power-down modes.\nThe WIC works in connection with the Nested  Vectored Interrupt Controller (NVIC). When \nthe CPU enters Deep-sleep, Power-down, or Deep power-down mode, the NVIC sends a \nmask of the current interrupt situation to t he WIC.This mask includes all of the interrupts \nthat are both enabled and of sufficient priority to be serviced immediately. With this \ninformation, the WIC simply notices when one of the interrupts has occurred and then it wakes up the CPU. \nThe WIC eliminates the need to periodically wake up the CPU and poll the interrupts \nresulting in additional power savings. \n7.33.5 Peripheral power control\nA power control for peripherals feature allows i ndividual peripherals to be turned off if they \nare not needed in the application, resulting in additional power savings. \n7.33.6 Power domains\nThe LPC178x/7x provide two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the backup registers.\nOn the LPC178x/7x, I/O pads are powered by V\nDD(3V3) , while V DD(REG)(3V3)  powers the \non-chip voltage regulator which in turn provides power to the CPU and most of the \nperipherals.\nDepending on the LPC178x/7x application, a design can use two power options to \nmanage power consumption.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 66 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nThe first option assumes that power consumptio n is not a concern and the design ties the \nVDD(3V3)  and V DD(REG)(3V3)  pins together. This approach requires only one 3.3 V power \nsupply for both pads, the CPU, and peripherals. While this solution is  simple, it does not \nsupport powering down the I/O pad ring “on the fly” while keeping the CPU and \nperipherals alive.\nThe second option uses two power supplie s; a 3.3 V supply for the I/O pads (V DD(3V3) ) and \na dedicated 3.3 V supply for the CPU (V DD(REG)(3V3) ). Having the on-chip voltage regulator \npowered independently from the I/O pad ring enables shutting down of the I/O pad power \nsupply “on the fly” while the CP U and peripherals stay active.\nThe VBAT pin supplies power only to the RTC domain. The RTC operates at very low \npower, which can be supplied by an external battery. The device core power \n(VDD(REG)(3V3) ) is used to operate the RTC whenever V DD(REG)(3V3)  is present. There is no \npower drain from the RTC battery when V DD(REG)(3V3)  is at nominal levels and \nVDD(REG)(3V3)  > V BAT.\n \n \nFig 8. Power distributionREAL-TIME CLOCKBACKUP REGISTERSREGULATOR\n32 kHz\nOSCILLATORPOWER\nSELECTORULTRA-LOW\nPOWER\nREGULATOR\nRTC POWER DOMAINMAIN POWER DOMAIN\n002aaf530RTCX1VBAT\n(typical 3.0 V)VDD(REG)(3V3)\n(typical 3.3 V)\nRTCX2VDD(3V3)\nVSS\nto memories,\nperipherals, oscillators,PLLsto coreto I/O pads\nADCDAC\nADC POWER DOMAINVDDA\nVREFP\nVSSALPC178x/7x\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 67 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n7.34 System control\n7.34.1 Reset\nReset has four sources on the LPC178x/7x: the RESET  pin, the Watchdog reset, \nPower-On Reset (POR), and the BrownO ut Detection (BOD) circuit. The RESET  pin is a \nSchmitt trigger input pin. Assertion of chip Reset by any source, once the operating \nvoltage attains a usable level, starts the Wake-up timer (see description in Section 7.33.3\n), causing reset to remain asserted un til the external Reset is de-asserted, \nthe oscillator is running, a fixed number of  clocks have passed, and the flash controller \nhas completed it s initialization.\nWhen the internal Reset is removed, the proc essor begins executing at address 0, which \nis initially the Reset vector mapped from the bo ot block. At that point, all of the processor \nand peripheral registers have been in itialized to predetermined values.\n7.34.2 Brownout detection\nThe LPC178x/7x include 2-stage monitoring of the voltage on the V DD(REG)(3V3)  pins. If this \nvoltage falls below 2.2 V (typical), the BOD asserts an interrupt signal to the Vectored \nInterrupt Controller. This signal can be enabled for interrupt in the Interrupt Enable \nRegister in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register.\nThe second stage of low-voltage detection a sserts a reset to inactivate the LPC178x/7x \nwhen the voltage on the V\nDD(REG)(3V3)  pins falls below 1.85 V (typical). This reset prevents \nalteration of the flash as operation of the various elements of the chip would otherwise \nbecome unreliable due to low voltage. The BO D circuit maintains this reset down below \n1 V, at which point the power-on reset circuitry maintains the overall reset.\nBoth the 2.2 V and 1.85 V thresholds include some hysteresis. In normal operation, this \nhysteresis allows the 2.2 V detection to relia bly interrupt, or a regularly executed event \nloop to sense the condition.\n7.34.3 Code security (Code Read Protection - CRP)\nThis feature of the LPC178x/7x allows user to enable different levels of security in the \nsystem so that access to the on-chip flash and use of the JTAG and ISP can be restricted. \nWhen needed, CRP is invoked by programming a specific pattern into a dedicated flash \nlocation. IAP commands are not affected by the CRP.\nThere are three levels of the Code Read Protection.CRP1 disables access to chip via the JTAG and allows partial flash update (excluding \nflash sector 0) using a limited set of the IS P commands. This mode is useful when CRP is \nrequired and flash field updates are needed but all sectors can not be erased.\nCRP2 disables access to chip via the JTAG and only allows full flash erase and update \nusing a reduced set of the ISP commands.\nRunning an application with level CRP3 selected fully disa bles any access to chip via the \nJTAG pins and the ISP. This mode effectively disables ISP override using P2[10] pin, too. \nIt is up to the user’s application to provide (if needed) flash update mechanism using IAP \ncalls or call reinvoke ISP command to enable flash update via UART0.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 68 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n7.34.4 APB interface\nThe APB peripherals are split into two separa te APB buses in order to distribute the bus \nbandwidth and thereby reducing stalls caus ed by contention between the CPU and the \nGPDMA controller.\n7.34.5 AHB multilayer matrix\nThe LPC178x/7x use an AHB multilayer matrix . This matrix connec ts the instruction \n(I-code) and data (D-code) CPU buses of th e ARM Cortex-M3 to the flash memory, the \nmain (64 kB) SRAM, and the Boot ROM. The GPDMA can also access all of these \nmemories. Additionally, the matrix connec ts the CPU system bus and all of the DMA \ncontrollers to the various peripheral functions. \n7.34.6 External interrupt inputs\nThe LPC178x/7x include up to 30 edge sensitive interrupt inputs combined with one level sensitive external interrupt input as selectable pin function. The external interrupt input \ncan optionally be used to wake up the processor from Power-down mode.\n7.34.7 Memory mapping control\nThe Cortex-M3 incorporates a me chanism that allows remapping the interrupt vector table \nto alternate locations in the memory map. Th is is controlled via the Vector Table Offset \nRegister contained in the NVIC.\nThe vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address \nspace. The vector table must be located on a 128 word (512 byte) boundary because the \nNVIC on the LPC178x/7x is configured for 128 total interrupts. \n7.35 Debug control\nDebug and trace functions are integrated in to the ARM Cortex-M3. Serial wire debug and \ntrace functions are supported in addition to a standard JTAG debug and parallel trace \nfunctions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four \nwatch points.CAUTION\nIf level three Code Read Protection (CRP3) is  selected, no future factory testing can be \nperformed on the device.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 69 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n8. Limiting values\n \n[1] The following applies to the limiting values:\na) This product includes circuitry specif ically designed for the protection of its in ternal devices from the damaging effects of  excessive \nstatic charge. Nonetheless, it is sugges ted that conventional precautions be tak en to avoid applying greater than the rated \nmaximum.\nb) Parameters are valid over operating te mperature range unless otherwise specifi ed. All voltages are with respect to V SS unless \notherwise noted.\n[2] Including voltage on outputs in 3-state mode.\n[3] Not to exceed 4.6 V.\n[4] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be dete rmined\nbased on the required shelf lifetime. Please refe r to the JEDEC spec for further details.\n[5] Human body model: equivalent to dischar ging a 100 pF capacitor through a 1.5 k \uf057 series resistor.Table 9. Limiting values\nIn accordance with the Absolute Ma ximum Rating System (IEC 60134).[1]\nSymbol Parameter Conditions Min Max Unit\nVDD(3V3) supply voltage (3.3 V) external rail 2.4 3.6 V\nVDD(REG)(3V3) regulator supply voltage (3.3 V) 2.4 3.6 V\nVDDA analog 3.3 V pad supply voltage \uf02d0.5 +4.6 V\nVi(VBAT) input voltage on pin VBAT for the RTC \uf02d0.5 +4.6 V\nVi(VREFP) input voltage on pin VREFP \uf02d0.5 +4.6 V\nVIA analog input voltage on ADC related \npins\uf02d0.5 +5.1 V\nVI input voltage 5 V tolerant digital \nI/O pins; \nVDD(3V3)\uf0b32.4V[2]\uf02d0.5 +5.5 V\nVDD(3V3)\uf03d0 V \uf02d0.5 +3.6 V\nother I/O pins[2][3]\uf02d0.5 V DD(3V3)  + \n0.5V\nIDD supply current per supply pin - 100 mA\nISS ground current per ground pin - 100 mA\nIlatch I/O latch-up current \uf02d(0.5V DD(3V3) ) < V I \n< (1.5V DD(3V3) );\nTj < 125\uf0b0C- 100 mA\nTstg storage temperature non-operating[4]\uf02d65 +150 \uf0b0C\nPtot(pack) total power dissipation (per package) based on package \nheat transfer, not device power \nconsumption-1 .5 W\nV\nESD electrostatic discharge voltage human body \nmodel; all pins[5]-4 000 V\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 70 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n9. Thermal characteristics\nThe average chip junction temperature, T j (\uf0b0C), can be calculated using the following \nequation:\n(1)\n•Tamb = ambient temperature ( \uf0b0C),\n•Rth(j-a) = the package junction-to-ambient thermal resistance ( \uf0b0C/W)\n•PD = sum of internal and I/O power dissipation\n \n \n Table 10. Thermal characteristics\nVDD= 3.0 V to 3.6 V; T amb=\uf02d40\uf0b0C to +85\uf0b0C unless otherwise specified; \nSymbol Parameter Min Typ Max Unit\nTj(max) maximum junction temperature- - 125  \uf0b0C\nTable 11. Thermal resistance (LQFP packages)\nT\namb=\uf02d40\uf0b0C to +85\uf0b0C unless otherwise specified.\nSymbol Conditions Thermal resistance in \uf0b0C/W ±15 %\nLQFP208 LQFP144\n\uf071ja JEDEC (4.5 in \uf0b4 4 in)\n0 m/s 27.4 31.5\n1 m/s 25.7 28.12.5 m/s 24.4 26.2\nSingle-layer (4.5 in \uf0b4 3 in)\n0 m/s 35.4 43.21 m/s 31.2 35.72.5 m/s 29.2 32.8\n\uf071jc - 8.8 7.8\n\uf071jb - 15.4 13.8\nTable 12. Thermal resistance value (TFBGA packages)\nT\namb=\uf02d40\uf0b0C to +85\uf0b0C unless otherwise specified. \nSymbol Conditions Thermal resistance in \uf0b0C/W ±15 %\nTFBGA208 TFBGA180\n\uf071ja JEDEC (4.5 in \uf0b4 4 in)\n0 m/s 41 45.5\n1 m/s 35 38.32.5 m/s 31 33.8\n8-layer (4.5 in \uf0b4 3 in)\n0 m/s 34.9 381 m/s 30.9 33.52.5 m/s 28 29.8\n\uf071jc - 8.3 8.9\n\uf071jb - 13.6 12TjTambPDRth j a–\uf028\uf029\uf0b4\uf028\uf029+ =\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 71 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n10. Static characteristics\n Table 13. Static characteristics\nTamb=\uf02d40\uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1]Max Unit\nSupply pins\nVDD(3V3) supply voltage (3.3 V) external rail[2]2.4 3.3 3.6 V\nVDD(REG)(3V3) regulator supply voltage \n(3.3 V)2.4 3.3 3.6 V\nVDDA analog 3.3 V pad supply \nvoltage[3]2.7 3.3 3.6 V\nVi(VBAT) input voltage on pin VBAT[4]2.1 3.0 3.6 V\nVi(VREFP) input voltage on pin \nVREFP[3]2.7 3.3 V DDA V\nIDD(REG)(3V3) regulator supply current \n(3.3 V)active mode; code\nwhile(1){}\nexecuted from flash; all peripherals disabled \nPCLK = CCLK/4\nCCLK = 12 MHz; PLL \ndisabled[5][6]-7 -m A\nCCLK = 120 MHz; PLL \nenabled[5][7]-5 1 -m A\nactive mode; code\nwhile(1){}\nexecuted from flash; all \nperipherals enabled; \nPCLK = CCLK/4\nCCLK = 12 MHz; PLL \ndisabled[5][6]14\nCCLK = 120 MHz; PLL enabled[5][7]100 mA\nSleep mode[5][8]-5 -m A\nDeep-sleep mode[5][9]-5 50 -\uf06d A\nPower-down mode[5][9]-2 80 -\uf06d A\nIBAT battery supply current  RTC running;\npart powered down; V\nDD(REG)(3V3)  =0 V; \nVi(VBAT)  = 3.0 V;\nVDD(3V3)  = 0 V.[10]-\n1- \uf06dA\npart powered; V\nDD(REG)(3V3)  = 3.3 V; \nVi(VBAT)  = 3.0 V[11] <10 nA\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 72 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nStandard port pins, RESET\nIIL LOW-level input current V I= 0 V; on-chip pull-up \nresistor disabled- 0.5 10 nA\nIIH HIGH-level input \ncurrentVI=VDD(3V3) ; on-chip \npull-down resistor \ndisabled- 0.5 10 nA\nIOZ OFF-state output \ncurrentVO=0V ;  V O=VDD(3V3) ; \non-chip pull-up/down resistors disabled- 0.5 10 nA\nV\nI input voltage pin configured to provide \na digital function[15][16]\n[17]0- 5 .0 V\nVO output voltage output active 0 - VDD(3V3) V\nVIH HIGH-level input voltage0.7V\nDD(3V3) --V\nVIL LOW-level input voltage - - 0.3V DD(3V3) V\nVhys hysteresis voltage 0.4 - - V\nVOH HIGH-level output voltageI\nOH=\uf02d4 mA V DD(3V3)  \uf02d \n0.4--V\nVOL LOW-level output \nvoltageIOL=4 mA --0 .4 V\nIOH HIGH-level output \ncurrentVOH=VDD(3V3)\uf02d0.4 V \uf02d4 --m A\nIOL LOW-level output \ncurrentVOL=0.4V 4 --m A\nIOHS HIGH-level short-circuit \noutput currentVOH=0V[18]--\uf02d 45 mA\nIOLS LOW-level short-circuit output currentV\nOL=VDD(3V3)[18]--5 0 m A\nIpd pull-down current V I=5V 1 0 5 0 1 5 0 \uf06dA\nIpu pull-up current V I=0V \uf02d15 \uf02d50 \uf02d85 \uf06dA\nVDD(3V3) <VI< 5 V 000 \uf06dA\nI2C-bus pins (P0[27] and P0[28])\nVIH HIGH-level input \nvoltage0.7V DD(3V3) --V\nVIL LOW-level input voltage - - 0.3V DD(3V3) V\nVhys hysteresis voltage - 0.05 \uf0b4\nVDD(3V3)-V\nVOL LOW-level output \nvoltageIOLS=3 mA --0 .4 V\nILI input leakage current V I=VDD(3V3)[19]-2 4 \uf06dA\nVI=5V - 1 0 2 2 \uf06dA\nUSB pins \nIOZ OFF-state output \ncurrent0V<V I<3 . 3V[20]--\uf0b1 10 \uf06dA\nVBUS bus supply voltage[20]--5 .25 VTable 13. Static characteristics  …continued\nTamb=\uf02d40\uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1] Max Unit\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 73 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n[1] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply voltages. \n[2] For USB operation 3.0 V \uf0a3 V DD(3V3)  \uf0a3 3.6 V. Guaranteed by design.\n[3] V DDA and VREFP should be tied to V DD(3V3)  if the ADC and DAC are not used.\n[4] The RTC typically fails when V i(VBAT)  drops below 1.6 V.\n[5] V DD(REG)(3V3)  = 3.3 V; T amb=2 5\uf0b0C for all power consumption measurements.\n[6] Boost control bits in the PBOOST register set to 0x0 (see LPC178x/7x User manual UM10470 ).\n[7] Boost control bits in the PBOOST register set to 0x3 (see LPC178x/7x User manual UM10470 ).\n[8] IRC running at 12 MHz; main osci llator and PLL disabled; PCLK = CCLK/4.\n[9] BOD disabled.\n[10] On pin VBAT; V DD(REG)(3V3)  = V DD(3V3) = VDDA = 0; T amb=2 5\uf0b0C.\n[11] On pin VBAT; V DD(REG)(3V3)  = V DD(3V3) = VDDA = 3.3 V; T amb=2 5\uf0b0C.\n[12] All internal pull-ups disabled. All pi ns configured as output and driven LOW. V DD(3V3)  = 3.3 V; T amb=2 5\uf0b0C.\n[13] V DDA = 3.3 V; T amb=2 5\uf0b0C.\n[14] V i(VREFP)  = 3.3 V; T amb=2 5\uf0b0C.\n[15] Including voltage on outputs in 3-state mode.\n[16] V DD(3V3)  supply voltages must be present.\n[17] 3-state outputs go into 3-state mode in Deep power-down mode.\n[18] Allowed as long as the current limit does not exceed the maximum current allowed by the device.\n[19] To V SS.\n[20] 3.0 V \uf0a3 VDD(3V3)  \uf0a3 3.6 V.VDI differential input \nsensitivity voltage\uf07c(D+)\uf02d(D\uf02d)\uf07c[20]0.2 --V\nVCM differential common mode voltage rangeincludes V\nDI range[20]0.8 - 2.5 V\nVth(rs)se single-ended receiver \nswitching threshold \nvoltage[20]0.8 - 2.0 V\nVOL LOW-level output voltage for \nlow-/full-speedR\nL of 1.5 k\uf057 to 3.6 V[20]--0 .18 V\nVOH HIGH-level output \nvoltage (driven) for low-/full-speedR\nL of 15 k\uf057 to GND[20]2.8 - 3.5 V\nCtrans transceiver capacitance pin to GND[20]--2 0 p F\nOscillator pins (see Section 14.2 )\nVi(XTAL1) input voltage on pin \nXTAL1\uf02d0.5 1.8 1.95 V\nVo(XTAL2) output voltage on pin \nXTAL2\uf02d0.5 1.8 1.95 V\nVi(RTCX1) input voltage on pin \nRTCX1\uf02d0.5 - 3.6 V\nVo(RTCX2) output voltage on pin \nRTCX2\uf02d0.5 - 3.6 VTable 13. Static characteristics  …continued\nTamb=\uf02d40\uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ[1] Max Unit\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 74 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n10.1 Power consumption\n \n Conditions: BOD disabled.\nFig 9. Deep-sleep mode: Typical regulator supply current I DD(REG)(3V3)  versus \ntemperature\nConditions: BOD disabled.\nFig 10. Power-down mode: Typical regulator supply current I DD(REG)(3V3)  versus \ntemperaturetemperature (°C)-40 85 35 10 60 -15002aah051\n0.71.11.5\n0.3VDD(REG)(3V3)  = 3.6 V\n3.3 V\n3.0 V2.4 VIDD(REG)(3V3)\n(mA)\ntemperature (°C)-40 85 35 10 60 -15002aah052\n300600900\n0VDD(REG)(3V3)  = 3.6 V\n3.3 V\n3.0 V\n2.4 VIDD(REG)(3V3)\n(μA)\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 75 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nConditions: V DD(REG)(3V3)  = V DDA = V DD(3V3)  = 0; V BAT = 3.0 V.\nFig 11. Part powered off: Typica l battery supply current (I BAT) versus temperature002aah074\ntemperature (°C)-40 85 35 10 60 -150.81.6\n0.41.22.0\n0IBAT\n(μA)\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 76 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n10.2 Peripheral power consumption\nThe supply current per peripheral is measured as the difference in supply current between \nthe peripheral block enabled and the peripheral  block disabled in the PCONP register. All \nother blocks are disabled and no code is executed. Measured on a typical sample at \nTamb=2 5\uf0b0C. The peripheral clock was set to PCLK = CCLK/4 with CCLK = 12 MHz, \n48 MHz, and 120 MHz.\nThe combined current of several peripherals running at the same time can be less than \nthe sum of each individual peripheral current measured separately.\n Table 14. Power consumption for individual analog and digital blocks\nTamb=2 5\uf0b0C; V DD(REG)(3V3)  = V DD(3V3)  = V DDA = 3.3 V; PCLK = CCLK/4.\nPeripheral\n Conditions Typical supply current in mA \n12 MHz[1]48 MHz[1]120 MHz[2]\nTimer0 - 0.01 0.06 0.15\nTimer1 - 0.02 0.07 0.16\nTimer2 - 0.02 0.07 0.17\nTimer3 - 0.01 0.07 0.16\nTimer0 + Timer1 + Timer2 + Timer3 - 0.07 0.28 0.67\nUART0 - 0.05 0.19 0.45\nUART1 - 0.06 0.24 0.56\nUART2 - 0.05 0.2 0.47\nUART3 - 0.06 0.23 0.56\nUSART4 - 0.07 0.27 0.66\nUART0 + UART1 + UART2 + UART3 + \nUSART4- 0.29 1.13 2.74\nPWM0 + PWM1 - 0.08 0.31 0.75\nMotor control PWM - 0.04 0.15 0.36\nI2C0 - 0.01 0.03 0.08\nI2C1 - 0.01 0.03 0.1\nI2C2 - 0.01 0.03 0.08\nI2C0 + I2C1 + I2C2 - 0.02 0.1 0.26\nSSP0 - 0.03 0.1 0.26\nSSP1 - 0.02 0.11 0.27\nDAC - 0.3 0.31 0.33\nADC (12 MHz clock) - 1.51 1.61 1.7\nCAN1 - 0.11 0.44 1.08\nCAN2 - 0.1 0.4 0.98\nCAN1 + CAN2 - 0.15 0.59 1.44\nDMA PCLK = CCLK 1.1 4.27 10.27\nQEI - 0.02 0.11 0.28\nGPIO - 0.4 1.72 4.16\nLCD - 0.99 3.84 9.25\nI2S - 0.04 0.18 0.46\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 77 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n[1] Boost control bits in the PBOOST register set to 0x0 (see LPC178x/7x User manual UM10470 ).\n[2] Boost control bits in the PBOOST register set to 0x3 (see LPC178x/7x User manual UM10470 ).EMC - 0.82 3.17 7.63\nRTC - 0.01 0.01 0.05\nUSB + PLL1 - 0.62 0.97 1.67\nEthernet PCENET bit set \nto 1 in the \nPCONP register0.54 2.08 5.03Table 14. Power consumption for individual analog and digital blocks  …continued\nTamb=2 5\uf0b0C; V DD(REG)(3V3)  = V DD(3V3)  = V DDA = 3.3 V; PCLK = CCLK/4.\nPeripheral\n Conditions Typical supply current in mA \n12 MHz[1]48 MHz[1]120 MHz[2]\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 78 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n10.3 Electrical pi n characteristics\n \n Conditions: V DD(REG)(3V3) = VDD(3V3)  = 3.3 V; standard port pins.\nFig 12. Typical HIGH-level output voltage V OH versus HIGH-level output source current \nIOH\nConditions: V DD(REG)(3V3) = VDD(3V3)  = 3.3 V; standard port pins.\nFig 13. Typical LOW-l evel output current I OL versus LOW-level output voltage V OLIOH (mA)0 24 16 8002aaf112\n2.8\n2.43.23.6\nVOH\n(V)\n2.0T = 85 °C\n25 °C\n−40 °C\nVOL (V)0 0.6 0.4 0.2002aaf111\n51015\nIOL\n(mA)\n0T = 85 °C\n25 °C\n−40 °C\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 79 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n Conditions: V DD(REG)(3V3) = VDD(3V3)  = 3.3 V; standard port pins.\nFig 14. Typical pull-up current I pu versus input voltage V I\nConditions: V DD(REG)(3V3) = VDD(3V3)  = 3.3 V; standard port pins.\nFig 15. Typical pull-down current I pd versus input voltage V I0 5 4 23 1002aaf108\n−30\n−50−1010\nIpu\n(μA)\n−70T = 85 °C\n25 °C\n−40 °C\nVI (V)\n002aaf109\nVI (V)0 5 3 24 11070\n503090\nI\npd\n(μA)\n−10T = 85 °C\n25 °C\n−40 °C\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 80 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n11. Dynamic characteristics\n11.1 Flash memory\n \n[1] Number of program/erase cycles.\n[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash \nin blocks of 256 bytes. \n \n[1] EEPROM clock frequency = 375 kHz. Programming/eras e times increase with decreasing EEPROM clock \nfrequency.Table 15. Flash characteristics\nTamb=\uf02d40\uf0b0C to +85\uf0b0C, unless otherwise specified.\nSymbol Parameter Conditions Min Typ Max Unit\nNendu endurance -[1]10000 100000 - cycles\ntret retention time powered 10 - - years\nunpowered 20 - - years\nter erase time sector or multiple \nconsecutive sectors95 100 105 ms\ntprog programming time-\n[2]0.95 1 1.05 ms\nTable 16. EEPROM characteristics\nTamb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C; V DD(REG)(3V3) = 2.7 V to 3.6 V.\nSymbol Parameter Conditions Min Typ Max Unit\nfclk clock frequency - 200 375 400 kHz\nNendu endurance - 100000 500000 - cycles\ntret retention time powered 10 - - years\nunpowered 10 - - years\nter erase time 64 bytes[1]-1 .8- m s\ntprog programming \ntime64 bytes[1]-1 .1- m s\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 81 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n11.2 External memory interface\n Table 17. Dynamic characteristics: Static external memory interface\nCL=3 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter[1] Conditions[1] Min Typ Max Unit\nRead cycle parameters[2]\ntCSLAV CS LOW to address \nvalid timeRD1 2.7 3.5 4.7 ns\ntCSLOEL CS LOW to OE  LOW \ntimeRD2[3]2.7 + T cy(clk)\uf0b4 \nWAITOEN3.4 + T cy(clk)\uf0b4 \nWAITOEN4.6 + T cy(clk)\uf0b4 \nWAITOENns\ntCSLBLSL CS LOW to BLS  LOW \ntimeRD3; PB = 1[3]2.8 3.8 5.1 ns\ntOELOEH OE LOW to OE  HIGH \ntimeRD4[3](WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 2.26(WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 2.83(WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 3.7ns\ntam memory access time RD 5[3][4](WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 8.6(WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 11.9(WAITRD \uf02d \nWAITOEN + 1) \uf0b4 \nTcy(clk)\uf02d 18.0ns\nth(D) data input hold time RD 6[3][5]\uf02d4.1 \uf02d5.8 - ns\ntCSHBLSH CS HIGH to BLS  HIGH \ntimePB = 1 2.8 3.7 5.1 ns\ntCSHOEH CS HIGH to OE  HIGH \ntime[3]2.7 3.5 4.6 ns\ntOEHANV OE HIGH to address \ninvalid time[3]0.1 0.1 0.16 ns\ntdeact deactivation time RD 7[3]- \uf02d3.4 \uf02d4.7 ns\nWrite cycle parameters[2]\ntCSLAV CS LOW to address \nvalid timeWR 1 2.7 3.5 4.7 ns\ntCSLDV CS LOW to data valid \ntimeWR 2 2.8 3.9 5.1 ns\ntCSLWEL CS LOW to WE  LOW \ntimeWR 3; PB =1 [3]2.7 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)3.5 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)4.6 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)ns\ntCSLBLSL CS LOW to BLS  LOW \ntimeWR 4; PB = 1[3]2.8 3.9 5.1 ns\ntWELWEH WE LOW to WE  HIGH \ntimeWR 5; PB =1[3](WAITWR \uf02d \nWAITWEN + 1) \uf0b4 \nTcy(clk)\uf02d 2.3(WAITWR \uf02d \nWAITWEN + 1) \uf0b4 \nTcy(clk)\uf02d 2.8(WAITWR \uf02d \nWAITWEN + 1) \uf0b4 \nTcy(clk)\uf02d 3.8ns\ntBLSLBLSH BLS LOW to BLS  HIGH \ntime PB = 1[3](WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 2.6(WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 3.4(WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 4.9ns\ntWEHDNV WE HIGH to data \ninvalid timeWR 6; PB =1[3]2.5 + T cy(clk) 3.3 + T cy(clk) 4.3 + T cy(clk) ns\ntWEHEOW WE HIGH to end of \nwrite time WR 7; PB = 1[3][6]Tcy(clk)  \uf02d 2.7 T cy(clk)  \uf02d 3.4 T cy(clk)  \uf02d 4.6 ns\ntBLSHDNV BLS HIGH to data \ninvalid timePB = 1 2.7 3.6 4.8 ns\ntWEHANV WE HIGH to address \ninvalid timePB = 1[3]2.4 + T cy(clk) 3.0 + T cy(clk) 3.9 + T cy(clk) ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 82 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n[1] Parameters are shown as RD n or WD n in Figure 16  as indicated in the Conditions column.\n[2] Parameters specified for 40 % of V DD(3V3)  for rising edges and 60 % of V DD(3V3)  for falling edges.\n[3] T cy(clk)  = 1/EMC_CLK (see LPC178x/7x User manual UM10470 ).\n[4] Latest of address valid, EMC_CSx  LOW, EMC_OE  LOW, EMC_BLSx  LOW (PB = 1).\n[5] After End Of Read (EOR): Earliest of EMC_CSx  HIGH, EMC_OE  HIGH, EMC_BLSx  HIGH (PB = 1), address invalid.\n[6] End Of Write (EOW): Earliest of address invalid, EMC_CSx  HIGH, EMC_BLSx  HIGH (PB = 1).\n tdeact deactivation time WR 8; PB = 0; \nPB = 1[3]\uf02d2.7 \uf02d3.4 \uf02d4.7 ns\ntCSLBLSL CS LOW to BLS  LOW WR 9; PB = 0[3]2.8 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)3.7 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)5.1 + T cy(clk)  \uf0b4 \n(1 + WAITWEN)ns\ntBLSLBLSH BLS LOW to BLS  HIGH \ntimeWR 10; PB = 0[3](WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 2.6(WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 3.4(WAITWR \uf02d \nWAITWEN + 3) \uf0b4 \nTcy(clk)\uf02d 4.9ns\ntBLSHEOW BLS HIGH to end of \nwrite time WR 11; PB = 0[3][6]2.6 + T cy(clk) 3.3 + T cy(clk) 4.4 + T cy(clk) ns\ntBLSHDNV BLS HIGH to data \ninvalid timeWR12; \nPB = 0[3]2.7 + T cy(clk) 3.6 + T cy(clk) 4.8 + T cy(clk) nsTable 17. Dynamic characteristics: Static external memory interface  …continued\nCL=3 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter[1] Conditions[1] Min Typ Max Unit\nFig 16. External static memory read/write access (PB = 0)RD1\nRD5RD2\nWR2WR9\nWR12WR10 WR11\nRD5RD5\nRD6WR8WR1\nEOR EOWRD7RD4EMC_Ax\nEMC_CSx\nEMC_OE\nEMC_BLSx\nEMC_WE\nEMC_Dx\n002aag214\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 83 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n Fig 17. External static memory read/write access (PB =1)RD1 WR1EMC_Ax\nWR8\nWR4\nWR8EMC_CSx\nRD2\nRD7\nRD7RD4EMC_OE\nEMC_BLSx\nEMC_WE\nRD5WR6 WR2RD5\nRD5RD5\nRD6RD3\nEOR EOWEMC_DxWR3 WR5 WR7\n002aag215\nFig 18. External static memory burst read cycleRD5 RD5 RD5 RD5EMC_Ax\nEMC_CSx\nEMC_OE\nEMC_BLSx\nEMC_WE\nEMC_Dx\n002aag216\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 84 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.\n[2] t clkndly  represents t clk0dly  when EMC_CLKOUT0 clocks SDRAM. t clkndly represents t clk1dly  when EMC_CLKOUT1 clocks SDRAM.Table 18. Dynamic characteristics: Dynamic external me mory interface, read strategy bits (RD bits) = 00\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design. t fbdly is programmable delay \nvalue for the feedback clock that controls input data sampling; t clk0dly  is programmable delay value for the EMC_CLKOUT0 \noutput; t clk1dly  is programmable delay value for the EMC_CLKOUT1 output.\nSymbol Parameter Min Typ Max Unit\nCommon to read and write cycles\nTcy(clk) clock cycle time[1]12.5 - - ns\ntd(SV) chip select valid delay time[2]-t clkndly  + 4.2 t clk0dly  + 6.2 ns\nth(S) chip select hold time[2]tclkndly  + 1.2 t clkndly  + 1.8 - ns\ntd(RASV) row address strobe  valid delay \ntime[2]-t clkndly  + 4.2 t clkndly  + 6.2 ns\nth(RAS) row address strobe hold time[2]tclkndly + 1.3 t clkndly  + 1.9 - ns\ntd(CASV) column address strobe valid \ndelay time[2]-t clkndly  + 4.2 t clkndly  + 6.2 ns\nth(CAS) column address strobe hold \ntime[2]tclkndly  + 1.3 t clkndly  + 1.9 - ns\ntd(WV) write valid delay time[2]-t clkndly  + 5.2 t clkndly  + 7.7 ns\nth(W) write hold time[2]tclkndly  + 1.6 t clkndly  + 2.4 ns\ntd(AV) address valid delay time[2]-t clkndly  + 5.0 t clkndly  + 7.4 ns\nth(A) address hold time[2]tclkndly  + 1.1 t clkndly  + 1.7 - ns\nRead cycle parameters when EMC_CLKOUT0 used\ntsu(D) data input set-up time 7.1 - t fbdly 4.8 - t fbdly -n s\nth(D) data input hold time -1.9 + t fbdly -2.5 + t fbdly -n s\nRead cycle parameters when EMC_CLKOUT1 usedt\nsu(D) data input set-up time  7.1 - t fbdly + (t clk1dly  \n- tclk0dly ) 4.8 - t fbdly + (t clk1dly  \n- tclk0dly )-n s\nth(D) data input hold time -1.9 + t fbdly - \n(tclk1dly  - tclk0dly ) -2.5 + t fbdly - \n(tclk1dly  - tclk0dly ) -n s\nWrite cycle parameterst\nd(QV) data output valid delay time[2]-t clkndly  + 5.8 t clkndly  + 8.7 ns\nth(Q) data output hold time[2]tclkndly  \uf02b 0.4 t clkndly  + 0.6 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 85 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.\n[2] t clkndly  represents t clk0dly  when EMC_CLKOUT0 clocks SDRAM. t clkndly represents t clk1dly  when EMC_CLKOUT1 clocks SDRAM.Table 19. Dynamic characteristics: Dynamic external me mory interface, read strategy bits (RD bits) = 00\nCL=3 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design. t fbdly is programmable delay \nvalue for the feedback clock that controls input data sampling; t clk0dly  is programmable delay value for the EMC_CLKOUT0 \noutput; t clk1dly  is programmable delay value for the EMC_CLKOUT1 output.\nSymbol Parameter Min Typ Max Unit\nCommon to read and write cycles\nTcy(clk) clock cycle time[1]12.5 - - ns\ntd(SV) chip select valid delay time[2]-t clkndly  + 5.7 t clk0dly  + 8.4 ns\nth(S) chip select hold time[2]tclkndly  + 0.5 t clkndly  + 1.1 - ns\ntd(RASV) row address strobe  valid delay \ntime[2]-t clkndly  + 5.8 t clkndly  + 8.4 ns\nth(RAS) row address strobe hold time[2]tclkndly + 0.6 t clkndly  + 1.2 - ns\ntd(CASV) column address strobe valid \ndelay time[2]-t clkndly  + 5.8 t clkndly  + 8.4 ns\nth(CAS) column address strobe hold \ntime[2]tclkndly  + 0.6 t clkndly  + 1.2 - ns\ntd(WV) write valid delay time[2]-t clkndly + 6.6 t clkndly  + 9.9 ns\nth(W) write hold time[2]tclkndly  + 0.9 t clkndly  + 1.7 ns\ntd(AV) address valid delay time[2]-t clkndly  + 6.6 t clkndly  + 9.6 ns\nth(A) address hold time[2]tclkndly  + 0.4 t clkndly  + 0.8 - ns\nRead cycle parameters when EMC_CLKOUT0 used\ntsu(D) data input set-up time 8.3 - t fbdly 5.5 - t fbdly -n s\nth(D) data input hold time -1.9 + t fbdly -2.5 + t fbdly -n s\nRead cycle parameters when EMC_CLKOUT1 usedt\nsu(D) data input set-up time  8.3 - t fbdly + (t clk1dly  \n- tclk0dly ) 5.5 - t fbdly + (t clk1dly  \n- tclk0dly )-n s\nth(D) data input hold time -1.9 + t fbdly - \n(tclk1dly  - tclk0dly ) -2.5 + t fbdly - \n(tclk1dly  - tclk0dly ) -n s\nWrite cycle parameterst\nd(QV) data output valid delay time[2]-t clkndly + 6.8 t clkndly + 9.8 ns\nth(Q) data output hold time[2]tclkndly  \uf02d 0.4 t clkndly  -n s\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 86 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.Table 20. Dynamic characteristics: Dynamic external me mory interface, read strategy bits (RD bits) = 01\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design. t cmddly  is programmable delay \nvalue for EMC command outputs in command delayed mode; t fbdly is programmable delay value for the feedback clock that \ncontrols input data sampling; t clk0dly  is programmable delay value for the EMC_CLKOUT0 output; t clk1dly  is programmable \ndelay value for the EMC_CLKOUT1 output.\nSymbol Parameter Min Typ Max Unit\nFor RD = 1 t clk0dly = 0 and t clk1dly = 0\nCommon to read and write cycles \nTcy(clk) clock cycle time[1]12.5 - - ns\ntd(SV) chip select valid delay time - tcmddly  + 4.1 t cmddly  + 6.0 ns\nth(S) chip select hold time tcmddly + 1.0 t cmddly  + 1.6 - ns\ntd(RASV) row address strobe valid \ndelay time-t cmddly  + 4.1 t cmddly  + 6.0 ns\nth(RAS) row address strobe hold \ntimetcmddly  + 1.1 t cmddly  + 1.7 - ns\ntd(CASV) column address strobe valid \ndelay time-t cmddly + 4.1 t cmddly  + 6.1 ns\nth(CAS) column address strobe hold timet\ncmddly  + 1.2 t cmddly  + 1.8 - ns\ntd(WV) write valid delay time - tcmddly  + 4.8 t cmddly  + 7.1 ns\nth(W) write hold time tcmddly + 1.6 t cmddly  + 2.3 - ns\ntd(AV) address valid delay time - tcmddly  + 4.9 t cmddly  + 7.3 ns\nth(A) address hold time tcmddly  + 1.0 t cmddly  + 1.6 - ns\nRead cycle parameters \ntsu(D) data input set-up time  7.1 - t fbdly 4.8 - t fbdly -n s\nth(D) data input hold time -1.9 + t fbdly -2.5 + t fbdly -n s\nWrite cycle parameterst\nd(QV) data output valid delay time - tcmddly  + 4.9 t cmddly  + 7.3 ns\nth(Q) data output hold time tcmddly  + 0.2 t cmddly  + 0.5 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 87 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] Refers to SDRAM clock signal EMC_CLKOUTn where n = 0 and 1.\n Table 21. Dynamic characteristics: Dynamic external me mory interface, read strategy bits (RD bits) = 01\nCL=3 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design. t cmddly  is programmable delay \nvalue for EMC command outputs in command delayed mode; t fbdly is programmable delay value for the feedback clock that \ncontrols input data sampling; t clk0dly  is programmable delay value for the EMC_CLKOUT0 output; t clk1dly  is programmable \ndelay value for the EMC_CLKOUT1 output.\nSymbol Parameter Min Typ Max Unit\nFor RD = 1 t clk0dly  = 0 and t clk1dly = 0\nCommon to read and write cycles \nTcy(clk) clock cycle time[1]12.5 - - ns\ntd(SV) chip select valid delay time - tcmddly  + 6.4 t cmddly  + 9.5 ns\nth(S) chip select hold time tcmddly  + 0.9 t cmddly  + 1.7 - ns\ntd(RASV) row address strobe valid \ndelay time-t cmddly  + 6.4 t cmddly  + 9.5 ns\nth(RAS) row address strobe hold \ntimetcmddly  + 1.0 t cmddly  + 1.8 - ns\ntd(CASV) column address strobe valid \ndelay time-t cmddly  + 6.5 t cmddly  + 9.6 ns\nth(CAS) column address strobe hold timet\ncmddly  + 1.0 t cmddly  + 1.8 - ns\ntd(WV) write valid delay time - tcmddly  + 7.1 t cmddly  + 10.6 ns\nth(W) write hold time tcmddly + 1.4 t cmddly  + 2.4 - ns\ntd(AV) address valid delay time - tcmddly  + 7.2 t cmddly  + 10.6 ns\nth(A) address hold time tcmddly  + 0.8 t cmddly  + 1.5 - ns\nRead cycle parameters \ntsu(D) data input set-up time  8.3 - t fbdly 5.5 - t fbdly -n s\nth(D) data input hold time -1.9 + t fbdly -2.5 + t fbdly -n s\nWrite cycle parameterst\nd(QV) data output valid delay time - tcmddly + 7.4 t cmddly  + 10.8 ns\nth(Q) data output hold time tcmddly  + 0.02 t cmddly  + 0.6 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 88 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nFig 19. Dynamic external memory interface signal timing002aah129Tcy(clk)\nEMC_DYCSn,\nEMC_RAS,\nEMC_CAS,\nEMC_WE,\nEMC_CKEOUTn,\nEMC_A[22:0],\nEMC_DQMOUTn\nth(Q)\nth(D) tsu(D)EMC_D[31:0]\nwrite\nEMC_D[31:0]readtd(QV) th(x) td(xV) EMC_CLKOUT0EMC_CLKOUT1delay = 0\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 89 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n[1] The programmable delay blocks are controlled by the EMCDLYCTL register  in the EMC register block. All \ndelay times are incremental delays for each el ement starting from delay block 0. See the LPC178x/7x user \nmanual for details.Table 22. Dynamic characteristics: Dynamic external memory interface programmable clock delays (CMDDLY, \nFBCLKDLY, CLKOUT0DLY  and CLKOUT1DLY)\nTamb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V.Values guaranteed by design. t cmddly  is programmable delay value for EMC \ncommand outputs in command delayed mode; t fbdly is programmable delay value for the feedback clock that controls input \ndata sampling; t clk0dly  is programmable delay value for the EMC_CLKOUT0 output; t clk1dly  is programmable delay value for the \nEMC_CLKOUT1 output.\nSymbols Parameter Five bit value for each delay in EMCDLYCTL[1]Min Typ Max Unit\ntcmddly , tfbdly, tclk0dly , tclk1dly delay time b00000 0.0 0.0 0.0 ns\nb00001 0.1 0.1 0.2 ns\nb00010 0.2 0.3 0.5 ns\nb00011 0.3 0.4 0.7 ns\nb00100 0.5 0.8 1.3 ns\nb00101 0.6 0.9 1.5 ns\nb00110 0.7 1.1 1.8 ns\nb00111 0.8 1.2 2.0 ns\nb01000 1.2 1.8 2.9 ns\nb01001 1.3 1.9 3.1 ns\nb01010 1.4 2.0 3.4 ns\nb01011 1.5 2.1 3.6 ns\nb01100 1.7 2.6 4.2 ns\nb01101 1.8 2.7 4.4 ns\nb01110 1.9 2.9 4.7 ns\nb01111 2.0 3.0 4.9 ns\nb10000 2.4 3.7 6.0 ns\nb10001 2.5 3.8 6.2 ns\nb10010 2.6 4.0 6.5 ns\nb10011 2.7 4.1 6.7 ns\nb10100 2.9 4.5 7.3 ns\nb10101 3.0 4.6 7.5 ns\nb10110 3.1 4.8 7.8 ns\nb10111 3.2 4.9 8.0 ns\nb11000 3.6 5.4 8.9 ns\nb11001 3.7 5.5 9.1 ns\nb11010 3.8 5.7 9.4 ns\nb11011 3.9 5.8 9.6 ns\nb11100 4.1 6.2 10.2 ns\nb11101 4.2 6.3 10.4 ns\nb11110 4.3 6.6 10.7 ns\nb11111 4.4 6.7 10.9 ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 90 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n11.3 External clock\n \n \n11.4 Internal oscillators\n \n[1] Parameters are valid over operating temp erature range unless otherwise specified. \n[2] Typical ratings are not guaranteed. The va lues listed are at room temperature (25 \uf0b0C), nominal supply \nvoltages.\n11.5 I/O pins\n \n[1] Applies to standard port pins.Table 23. Dynamic characteristic: external clock (see Figure 36 )\nTamb=\uf02d40\uf0b0C to +85\uf0b0C; V DD(3V3)  over specified ranges.\nSymbol Parameter Min Typ Max Unit\nfosc oscillator frequency 1 12 25 MHz\nTcy(clk) clock cycle time 40 83.3 1000 ns\ntCHCX clock HIGH time Tcy(clk)\uf0b40.4 - - ns\ntCLCX clock LOW time Tcy(clk)\uf0b40.4 - - ns\ntCLCH clock rise time - - 5 ns\ntCHCL clock fall time - - 5 ns\nFig 20. External clock timing (with an amplitude of at least V i(RMS)  = 200 mV)tCHCL tCLCXtCHCX\nTcy(clk)tCLCH\n002aaa907\nTable 24. Dynamic characteristic: internal oscillators\nTamb=\uf02d40\uf0b0C to +85\uf0b0C; 2.7 V \uf0a3 VDD(REG)(3V3)  \uf0a3 3.6 V.[1]\nSymbol Parameter Min Typ[2]Max Unit\nfosc(RC) internal RC oscillator frequency 11.88 12 12.12 MHz\nfi(RTC) RTC input frequency - 32.768 - kHz\nTable 25. Dynamic characteristic: I/O pins[1]\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to +85\uf0b0C; V DD(3V3) = 3.0 V to 3.6 V.\nSymbol Parameter Conditions Min Typ Max Unit\ntr rise time pin configured as \noutput3.0 - 5.0 ns\ntf fall time pin configured as \noutput2.5 - 5.0 ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 91 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n11.6 SSP interface\n \n[1] The minimum clock cycle time, and therefore the ma ximum frequency of the SSP in master mode, is limited \nby the pin electronics to the value given. The SSP bl ock should not be configured to generate a clock faster \nthan that. At and below the maximum frequency, T cy(clk)  = (SSPCLKDIV \uf0b4 (1 + SCR) \uf0b4 CPSDVSR) / f main. \n5The clock cycle ti me derived from the SPI bit rate T cy(clk)  is a function of the main clock frequency f main, the \nSSP peripheral clock divider (SSPCLKDIV), the SSP S CR parameter (specified in the SSP0CR0 register), \nand the SSP CPSDVSR parameter (specified in the SSP clock prescale register).\n[2] T amb = \uf02d40 \uf0b0C to 85 \uf0b0 C; V DD(3V3)  = 3.0 V to 3.6 V.\n[3] T cy(clk)  = 12 \uf0b4 Tcy(PCLK) . The maximum clock rate in slave mode is 1/12th of the PCLK rate.\n[4] T amb = 25 \uf0b0C; V DD(3V3)  = 3.3 V.Table 26. Dynamic characteristics: SSP pins in SPI mode\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter Conditions Min Max Unit\nSSP master\nTcy(clk) clock cycle time full-duplex \nmode[1] 30 - ns\nwhen only \ntransmitting30 - ns\ntDS data set-up time in SPI mode[2] 14.8 - ns\ntDH data hold time in SPI mode[2] 2- n s\ntv(Q) data output valid \ntimein SPI mode[2] -6 . 3 n s\nth(Q) data output hold time in SPI mode[2]\uf02d2.4 - ns\nSSP slave\nTcy(clk) clock cycle time[3] 100 - ns\ntDS data set-up time in SPI mode[3][4]14.8 - ns\ntDH data hold time in SPI mode[3][4]2- n s\ntv(Q) data output valid \ntimein SPI mode[3][4]-3 * T cy(PCLK)  + 6.3 ns\nth(Q) data output hold time in SPI mode[3][4]\uf02d2.4 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 92 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n Fig 21. SSP master timing in SPI mode\nFig 22. SSP slave timing in SPI modeSCK (CPOL = 0)\nMOSI\nMISOTcy(clk)\ntDS tDHtv(Q)\nDATA VALID DATA VALIDth(Q)SCK (CPOL = 1)\nDATA VALID DATA VALID\nMOSI\nMISOt\nDS tDHDATA VALID DATA VALIDth(Q)\nDATA VALID DATA VALIDtv(Q)CPHA = 1\nCPHA = 0\n002aae829\nSCK (CPOL = 0)\nMOSI\nMISOTcy(clk)\ntDS tDH\ntv(Q)\nDATA VALID DATA VALIDth(Q)SCK (CPOL = 1)\nDATA VALID DATA VALID\nMOSI\nMISOtDS tDH\ntv(Q)\nDATA VALID DATA VALIDth(Q)DATA VALID DATA VALIDCPHA = 1\nCPHA = 0\n002aae830\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 93 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n11.7 I2C-bus\n \n[1] See the I2C-bus specification UM10204  for details.\n[2] Parameters are valid over operating temp erature range unless otherwise specified. \n[3] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission \nand the acknowledge.\n[4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the \nVIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.\n[5] C b = total capacitance of one bus line in pF.\n[6] The maximum t f for the SDA and SCL bus lines is specified at  300 ns. The maximum fall time for the SDA \noutput stage t f is specified at 250 ns. This allows series protection resistors to be connected in between the \nSDA and the SCL pins and the SDA/SCL bus lines  without exceeding the maximum specified t f.\n[7] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors \nare used, designers should allow for this when considering bus timing.\n[8] The maximum t HD;DAT  could be 3.45 \uf06d s and 0.9 \uf06ds for Standard-mode and Fast-mode but must be less than \nthe maximum of t VD;DAT  or t VD;ACK  by a transition time (see UM10204 ). This maximum must only be met if \nthe device does not stretch the LOW period (t LOW) of the SCL signal. If the clock stretches the SCL, the \ndata must be valid by the set-up time before it releases the clock.\n[9] tSU;DAT is the data set-up time that is measured wi th respect to the rising edge of SCL; applies to data in \ntransmission and the acknowledge.\n[10] A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement t SU;DAT  = \n250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period \nof the SCL signal. If such a device does stretch the LO W period of the SCL signal, it must output the next \ndata bit to the SDA line t r(max)  + tSU;DAT  = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus \nspecification) before the SCL line is  released. Also the acknowledge timing must meet this set-up time.Table 27. Dynamic characteristic: I2C-bus pins[1]\nTamb=\uf02d40\uf0b0C to +85\uf0b0C.[2] \nSymbol Parameter Conditions Min Max Unit\nfSCL SCL clock \nfrequencyStandard-mode 0 100 kHz\nFast-mode 0 400 kHzFast-mode Plus 0 1 MHz\nt\nf fall time[4][5][6][7]of both SDA and \nSCL signals\nStandard-mode- 300 ns\nFast-mode 20 + 0.1 \uf0b4 Cb300 ns\nFast-mode Plus - 120 ns\ntLOW LOW period of the SCL clockStandard-mode 4.7 - \uf06ds\nFast-mode 1.3 - \uf06ds\nFast-mode Plus 0.5 - \uf06ds\nt\nHIGH HIGH period of the SCL clockStandard-mode 4.0 - \uf06ds\nFast-mode 0.6 - \uf06ds\nFast-mode Plus 0.26 - \uf06ds\nt\nHD;DAT data hold time[3][4][8]Standard-mode 0 - \uf06ds\nFast-mode 0 - \uf06ds\nFast-mode Plus 0 - \uf06ds\ntSU;DAT data set-up time \n [9][10]Standard-mode 250 - ns\nFast-mode 100 - ns\nFast-mode Plus 50 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 94 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n11.8 I2S-bus interface\n \n[1] CCLK = 100 MHz; peripheral clock to the I2S-bus interface PCLK = CCLK / 4. I2S clock cycle time T cy(clk)  = \n1600 ns, corresponds to the SCK signal in the  I2S-bus specification .Fig 23. I2C-bus pins clock timing002aaf425tf\n70 %\n30 %SDA\ntf\n70 %\n30 %\nS70 %\n30 %70 %\n30 %\ntHD;DAT\nSCL\n1 / fSCL70 %\n30 %70 %\n30 %tVD;DAT\ntHIGH\ntLOWtSU;DAT\nTable 28. Dynamic characteristics: I2S-bus interface pins\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter Conditions Min Max Unit\ncommon to input and output\ntr rise time[1] -6 . 7 n s\ntf fall time[1] -8 . 0 n s\ntWH pulse width HIGH on pins I2S_TX_SCK and \nI2S_RX_SCK[1] 25 - -\ntWL pulse width LOW on pins I2S_TX_SCK and \nI2S_RX_SCK [1]-2 5 n s\noutput\ntv(Q) data output valid time on pin I2S_TX_SDA;[1]-6n s\ninputt\nsu(D) data input set-up time on pin I2S_RX_SDA[1]5- n s\nth(D) data input hold time on pin I2S_RX_SDA[1]2- n s\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 95 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n \n11.9 LCD\nRemark: The LCD controller is availabl e on parts LPC1788/87/86/85.\n Fig 24. I2S-bus timing (transmit)\nFig 25. I2S-bus timing (receive)002aag202I2S_TX_SCK\nI2S_TX_SDA\nI2S_TX_WSTcy(clk) tf tr\ntWH tWL\ntv(Q)\ntv(Q)\n002aag203Tcy(clk) tf tr\ntWH\ntsu(D) th(D)\ntsu(D) tsu(D)tWLI2S_RX_SCK\nI2S_RX_SDA\nI2S_RX_WS\nTable 29. Dynamic characteristics: LCD\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter Conditions Min Max Unit\nfclk clock frequency on pin LCD_DCLK - 50 MHz\ntd(QV) data output valid delay time - 9 ns\nth(Q) data output hold time \uf02d0.5 - ns\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 96 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n11.10 SD/MMC\nRemark: The SD/MMC card interface is available on parts LPC1788/87/86 and parts \nLPC1778/77/76.\n \n The LCD panel clock is shown with the default pola rity. The clock can be inverted via the IPC bit in \nthe LCD_POL register. Typically, the LCD panel uses the falling edge of the LCD_DCLK to sample \nthe data.\nFig 26. LCD timing 002aah325LCD_DCLK\ntd(QV)Tcy(clk)\nth(Q)\nLCD_VD[n]\nTable 30. Dynamic characteristics: SD/MMC\nCL=1 0p F ,  T amb=\uf02d40\uf0b0C to 85\uf0b0C, V DD(3V3)  = 3.0 V to 3.6 V. Values guaranteed by design.\nSymbol Parameter Conditions Min Max Unit\nfclk clock frequency on pin SD_CLK; data transfer mode - 25 MHz\non pin SD_CLK; identification mode 25 MHz\ntsu(D) data input set-up time on pi ns SD_CMD, SD_DAT[3:0] as \ninputs6- n s\nth(D) data input hold time on pins SD_CMD, SD_DAT[3:0] as \ninputs6- n s\ntd(QV) data output valid delay timeon pins SD_CMD, SD_DAT[3:0] as outputs-2 3 n s\nt\nh(Q) data output hold time on pins SD_CMD, SD_DAT[3:0] as \noutputs3.5 - ns\nFig 27. SD/MMC timing 002aag204SD_CLK\nSD_DATn (O)\nSD_DATn (I)td(QV)\nth(D) tsu(D)Tcy(clk)\nth(Q)\nSD_CMD (O)\nSD_CMD (I)\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 97 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n12. ADC electrical characteristics\n \n[1] V DDA and VREFP should be tied to V DD(3V3)  if the ADC and DAC are not used.\n[2] Conditions: V SSA=0V ,  V DDA=3 . 3V .\n[3] The ADC is monotonic, there are no missing codes.\n[4] The differential linearity error (E D) is the difference between the actual step width and the ideal step width. \nSee Figure 28 .\n[5] The integral non-linearity (E L(adj)) is the peak difference between the c enter of the steps of the actual and \nthe ideal transfer curve after appropriate adj ustment of gain and offset errors. See Figure 28 .Table 31. 12-bit ADC characteristics\nVDDA= 2.7 V to 3.6 V; T amb=\uf02d40\uf0b0C to +85\uf0b0C unless otherwise specified.[1]\nSymbol Parameter Conditions Min Typ Max Unit\nVIA analog input voltage 0 - V DDA V\n12-bit resolution\nED differential linearity \nerror[2][3][4]--\uf0b1 1L S B\nEL(adj) integral non-linearity[2][5]--\uf0b1 6L S B\nEO offset error[2][6]--\uf0b1 5L S B\nEG gain error[2][7]--\uf0b1 5L S B\nET absolute error[2][8]--< \uf020\uf0b18L S B\nfclk(ADC) ADC clock frequency - - 12.4 MHz\nfc(ADC) ADC conversion \nfrequencysingle conversion mode--4 0 0 k S a\nmples/s\nburst mode - - 375 kSa\nmples/s\nC\nia analog input capacitance--5 p F\nR\nvsi voltage source interface resistance[9]--1 k \uf057\n8-bit resolution[10]\nED differential linearity error[2][3][4]- \uf0b11- L S B\nEL(adj) integral non-linearity[2][5]- \uf0b11- L S B\nEO offset error[2][6]- \uf0b11- L S B\nEG gain error[2][7]- \uf0b11- L S B\nET absolute error[2][8]--< \uf020\uf0b11.5 LSB\nfclk(ADC) ADC clock frequency - - 36 MHz\nfc(ADC) ADC conversion \nfrequency--1 . 1 6 M s a\nmple/\ns\nCia analog input capacitance--5 p F\nR\nvsi voltage source \ninterface resistance[9]--1 k \uf057\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 98 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n[6] The offset error (E O) is the absolute difference between the straight line which fits the actual curve and the \nstraight line which fits the ideal curve. See Figure 28 .\n[7] The gain error (E G) is the relative difference in percent betw een the straight line fitting the actual transfer \ncurve after removing offset error, and the strai ght line which fits the ideal transfer curve. See Figure 28 .\n[8] The absolute error (E T) is the maximum difference between the center of the steps of the actual transfer \ncurve of the non-calibrated ADC and the ideal transfer curve. See Figure 28 .\n[9] See Figure 29 .\n[10] 8-bit resolution is achieved by ignoring the lower four bits of the ADC conversion result.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 99 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n(1) Example of an actual transfer curve.\n(2) The ideal transfer curve.\n(3) Differential linearity error (E D).\n(4) Integral non-linearity (E L(adj)).\n(5) Center of a step of the actual transfer curve.\nFig 28. 12-bit ADC characteristics 002aaf4364095\n4094\n4093\n4092\n4091\n(2)\n(1)\n4096 4090 4091 4092 4093 4094 4095 7 1234567\n6\n5\n4\n3\n2\n1\n04090\n(5)\n(4)\n(3)\n1 LSB\n(ideal)code\nout\nVREFP - V SS  \n4096offset \nerror\nEOgain\nerror\nEG\noffset error\nEOVIA (LSB ideal)\n1 LSB =\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 100 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n \n13. DAC electrical characteristics \n The values of resistor components R cmp and R sw vary with temperature and input voltage and are \nprocess-dependent.\nFig 29. ADC interface to pins ADC0_IN[n]\nTable 32. ADC interface components\nComponent Range Description\nRcmp 90 \uf057 to 300\uf057 Switch-on resistance for the comp arator input switch. Varies \nwith temperature, input voltage, and process.\nRsw 500 \uf057 to 2 k\uf057 Switch-on resistance for channel selection switch. Varies with \ntemperature, input voltage, and process.\nC1 110 fF Parasitic capacitance from the ADC block level.\nC2 80 fF Parasitic capacitance from the ADC block level.\nC3 1.6 pF Sampling capacitor.LPC178x/7x\nAD0[n]\n110 fF 80 fFCia1.6 pF\nRvsiRsw\n500 Ω - 2 kΩRcmp\n90 Ω - 300 Ω\nVSS VEXT\n002aag613ADC\nCOMPARATOR\nBLOCK\nC1C3\nC2\nTable 33. 10-bit DAC electr ical characteristics\nVDDA= 2.7 V to 3.6 V; T amb=\uf02d40\uf0b0C to +85\uf0b0C unless otherwise specified\nSymbol Parameter Min Typ Max Unit\nED differential linearity error - \uf0b11- L S B\nEL(adj) integral non-linearity - \uf0b11.5 - LSB\nEO offset error - 0.6 - %\nEG gain error - 0.6 - %\nCL load capacitance - - 200 pF\nRL load resistance 1 - - k\uf057\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 101 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n14. Application information\n14.1 Suggested USB interface solutions\nRemark: The USB controller is available as a device/Host/OTG controller on parts \nLPC1788/87/86/85 and LPC1778/77/76 and as device-only controller on parts LPC1774.\n \n Fig 30. USB interface on a self-powered deviceLPC17xx\nUSB-B\nconnectorUSB_D+USB_CONNECT\nSoftConnect switch\nUSB_D−VBUS\nVSSVDD(3V3)\nR1\n1.5 kΩ\nRS = 33 Ω\n002aad939RS = 33 ΩUSB_UP_LED\nFig 31. USB interface on a bus-powered deviceLPC17xxVDD(3V3)\nR1\n1.5 kΩR2\nUSB_UP_LED\n002aad940USB-B\nconnectorUSB_D+\nUSB_D−VBUS\nVSS RS = 33 Ω\nRS = 33 Ω\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 102 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 32. USB OTG port configuration: port 1 OTG dual-role device, port 2 hostUSB_UP_LED1USB_D+1\nUSB_D-1\nUSB_PWRD2USB_SDA1USB_SCL1RSTOUT\n15 kΩ 15 kΩLPC178x/7x\nUSB-A\nconnectorMini-ABconnector33 Ω\n33 Ω\n33 Ω33 ΩVDDVDDVDD\nUSB_UP_LED2VDDUSB_OVRCR2LM3526-L\nENAIN5 V\nOUTA\nFLAGAVDD\nD+\nD-VBUSUSB_PPWR2\nUSB_D+2\nUSB_D-2\n002aag506R7R4 R5 R6R1 R2 R3 R4\nR8USB_INT1RESET_N\nADR/PSW\nSPEED\nSUSPENDOE_N/INT_N\nSCL\nSDA\nINT_NVBUS\nID\nDP\nDM\nISP1302\nVSSIO,\nVSSCORE\nVSSIO,\nVSSCORE\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 103 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 33. USB OTG port configuration: VP_VM modeUSB_TX_DP1\nUSB_TX_DM1\nUSB_RCV1\nUSB_RX_DP1USB_RX_DM1\nUSB_SCL1\nUSB_SDA1SPEEDADR/PSW\nSDASCLRESET_N\nINT_NVP\nVM\nSUSPENDOE_N/INT_N\nSE0_VMDAT_VP\nRCV\nV\nBUS\nID\nDP\nDMLPC178x/7xISP1302USB MINI-AB\nconnector33 Ω\n33 Ω\n002aag507USB_TX_E1RSTOUT\nVDDVDD\nUSB_INT1\nUSB_UP_LED1VDDVSSIO,\nVSSCORE\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 104 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 34. USB host port configuration: port 1 and port 2 as hostsUSB_UP_LED1\nUSB_D+1\nUSB_D-1\nUSB_PWRD1\nUSB_PWRD2\n15 kΩ15 kΩ 15 kΩ\n15 kΩLPC178x/7xUSB-A\nconnector\nUSB-Aconnector33 Ω\n33 Ω\n33 Ω\n33 Ω\n002aag508VDD\nUSB_UP_LED2VDDUSB_OVRCR1\nUSB_OVRCR2USB_PPWR1\nLM3526-LENA\nENBIN5 VFLAGA\nOUTA\nOUTB\nFLAGBVDD\nVDDD+\nD-\nD+\nD-VBUS\nVBUSUSB_PPWR2\nUSB_D+2\nUSB_D-2\nVSSIO,\nVSSCORE VSSIO,\nVSSCORE \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 105 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n14.2 Crystal oscillator XTAL input and component selection\nThe input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a \nclock in slave mode, it is recommended that th e input be coupled through a capacitor with \nCi = 100 pF. To limit the input voltage to the specified range, choose an additional \ncapacitor to ground C g which attenuates the input voltage by a factor C i/(Ci + C g). In slave \nmode, a minimum of 200 mV(RMS) is needed. Fig 35. USB device port configuration: port 1 host and port 2 deviceUSB_UP_LED1\nUSB_D+1\nUSB_D-1\nUSB_PWRD115 kΩ 15 kΩ\nLPC178x/7xUSB-A\nconnector\nUSB-Bconnector33 Ω\n33 Ω\n33 Ω\n33 Ω\n002aag509VDD\nUSB_UP_LED2\nUSB_CONNECT2VDD\nVDDUSB_OVRCR1\nUSB_PPWR1\nLM3526-LENA\nIN5 VFLAGA\nOUTAVDDD+\nD-\nD+\nD-VBUS\nUSB_D+2\nUSB_D-2\nVBUS VBUSVSSIO,\nVSSCORE \nVSSIO,\nVSSCORE \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 106 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nIn slave mode the input clock signal should be  coupled by means of a capacitor of 100 pF \n(Figure 36 ), with an amplitude between 200 mV(RMS) and 1000 mV(RMS). This \ncorresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. \nThe XTALOUT pin in this configur ation can be left unconnected. \nExternal components and models used  in oscillation mode are shown in Figure 37  and in \nTable 34  and Table 35 . Since the feedback resistance is integrated on chip, only a crystal \nand the capacitances C X1 and C X2 need to be connected externally in case of \nfundamental mode oscillation  (the fundamental frequenc y is represen ted by L, C L and \nRS). Capacitance C P in Figure 37  represents the parallel package capacitance and should \nnot be larger than 7 pF. Parameters F OSC, CL, RS and C P are supplied by the crystal \nmanufacturer.\n \n Fig 36. Slave mode operation of the on-chip oscillator\nFig 37. Oscillator modes and models: oscillation mode of operation and external crystal \nmodel used for C X1/CX2 evaluation\nTable 34. Recommended values for C X1/CX2 in oscillation mode (crystal and external \ncomponents parameters): low frequency mode \nFundamental oscillation \nfrequency F OSCCrystal load capacitance C\nLMaximum crystal series resistance R\nSExternal load capacitors C\nX1/CX2\n 1 MHz to 5 MHz 10 pF < 300\uf057 18 pF, 18 pF\n20 pF < 300\uf057 39 pF, 39 pF\n30 pF < 300\uf057 57 pF, 57 pFLPC1xxx\nXTAL1\nCi\n100 pFCg\n002aae835\n002aaf424LPC1xxx\nXTALIN XTALOUT\nCX2 CX1XTAL= CL CP\nRSL\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 107 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n14.3 XTAL Printed-Circuit Board (PCB) layout guidelines\nThe crystal should be connected on the PCB as close as poss ible to the oscillator input \nand output pins of the chip. Take care that the load capacitors C x1, Cx2, and C x3 in case of \nthird overtone crystal usage have a common ground plane. The external components \nmust also be connected to the ground plane. Loops must be made as small as possible in \norder to keep the noise coupled in via the PCB as small as possible. Also parasitics \nshould stay as small as po ssible. Smaller values of C x1 and C x2 should be chosen \naccording to the increase in parasitics of the PCB layout. \n14.4 Standard I/O pi n configuration\nFigure 38  shows the possible pin modes for standard I/O pins with analog input function:\n•Digital output driver: Open-drain mode enabled/disabled.\n•Digital input: Pull- up enabled/disabled.\n•Digital input: Pull-down enabled/disabled.\n•Digital input: Repeater mode enabled/disabled.\n•Analog input.\nThe default configuration for standard I/O pi ns is input with pull-up enabled. The weak \nMOS devices provide a drive capability equiva lent to pull-up and pull-down resistors.5 MHz to 10 MHz 10 pF < 300\uf057 18 pF, 18 pF\n20 pF < 200\uf057 39 pF, 39 pF\n30 pF < 100\uf057 57 pF, 57 pF\n10 MHz to 15 MHz 10 pF < 160\uf057 18 pF, 18 pF\n20 pF < 60\uf057 39 pF, 39 pF\n15 MHz to 20 MHz 10 pF < 80\uf057 18 pF, 18 pF\nTable 35. Recommended values for C X1/CX2 in oscillation mode (crystal and external \ncomponents parameters): high frequency mode \nFundamental oscillation \nfrequency F OSCCrystal load capacitance C\nLMaximum crystal series resistance R\nSExternal load capacitors C\nX1, CX2\n15 MHz to 20 MHz 10 pF < 180\uf057 18 pF, 18 pF\n20 pF < 100\uf057 39 pF, 39 pF\n20 MHz to 25 MHz 10 pF < 160\uf057 18 pF, 18 pF\n20 pF < 80\uf057 39 pF, 39 pFTable 34. Recommended values for C X1/CX2 in oscillation mode (crystal and external \ncomponents parameters): low frequency mode \nFundamental oscillation frequency F\nOSCCrystal load capacitance C\nLMaximum crystal series resistance R\nSExternal load capacitors C\nX1/CX2\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 108 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \n14.5 Reset pin configuration\n \n14.6 Reset pin configuration for RTC operation\nUnder certain circumstances, the RTC may temporarily pause and lose fractions of a \nsecond during the rising and falling edges of the RESET  signal.Fig 38. Standard I/O pin configuration with analog inputPINVDD VDD\nESD\nVSSESDstrong\npull-up\nstrong\npull-down\nVDD\nweakpull-up\nweak\npull-downopen-drain enable\noutput enable\nrepeater mode\nenablepull-up enable\npull-down enabledata output\ndata input\nanalog inputselect analog input\n002aaf272pin configured\nas digital output\ndriver\npin configured\nas digital input\npin configured\nas analog input\nFig 39. Reset pin configurationVSSreset\n002aaf274VDD\nVDDVDD\nRpu ESD\nESD20 ns RC\nGLITCH FILTERPIN\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 109 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nTo eliminate the loss of time counts in the RTC due to voltage swing or ramp rate of the \nRESET  signal, connect an RC filter between the RESET  pin and the external reset input.\n \nFig 40. Reset input with RC filter002aag552External \nRESET input10 kΩ\n0.1 μF RESET pin\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 110 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n15. Package outline\n \nFig 41. LQFP208 packageUNIT A 1 A2 A3 bp cE(1)eH E LL p Z y w v θ\n REFERENCES OUTLINE\nVERSIONEUROPEAN\nPROJECTIONISSUE DATE\n IEC  JEDEC  JEITAmm0.15\n0.051.451.350.250.270.170.200.0928.127.90.530.1529.851.431.0870\no\no 0.08 0.12 1 0.08DIMENSIONS (mm are the original dimensions)\nNote\n1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.75\n0.45\n SOT459-1 136E30 MS-02600-02-0603-02-20D(1)\n28.127.9H\nD\n30.1529.85E Z\n1.431.08Dpin 1 index\nbp eθE\nA1 A\nLp\ndetail XL(A  )3\nB52c\nDHbpEH\nA2\nvMBDZDA\nZE\ne\nvMAX\n1208157156105\n104\n53y\nwMwM\n0 5 10 mm\nscaleLQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm SOT459-1\nA\nmax.\n1.6\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 111 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 42. TFBGA208 packageREFERENCES OUTLINE\nVERSIONEUROPEAN\nPROJECTIONISSUE DATE\nIEC JEDEC JEITA\nSOT950-1 - - -SOT950-1\n06-06-01\n06-06-14UNITA\nmax\nmm 1.20.4\n0.30.80.615.114.915.114.90.8 12.8 0.15 0.08 0.1A\n1DIMENSIONS (mm are the original dimensions)TFBGA208: plastic thin fine-pitch ball grid array package; 208 balls; body 15 x 15 x 0.7 mm\n0 5 10 mm\nscale\nA2 b\n0.5\n0.4D E e e1 e2\n12.8v w y\n0.12y1C\ny Cy1\nXb\nball A1index areae2e1\neeA CB ∅ v M\nC ∅ wM\nABCDEFHK\nGL\nJMNPRU\nT\n2468 1 0 1 2 1 4 1 613579 1 1 1 3 1 5 1 7ball A1\nindex areaB A D\nE\ndetail XAA2\nA1\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 112 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 43. TFBGA180 packageREFERENCES OUTLINE\nVERSIONEUROPEAN\nPROJECTIONISSUE DATE\nIEC JEDEC JEITA\nSOT570-3SOT570-3\n08-07-09\n10-04-15UNIT\nmmmax\nnom\nmin1.201.060.950.400.350.300.500.450.4012.112.011.912.112.011.90.8 10.4 0.15 0.12ADIMENSIONS (mm are the original dimensions)TFBGA180: thin fine-pitch ball grid array package; 180 balls\n0 5 10 mm\nscale\nA1 A2\n0.800.710.65b D E e e1\n10.4e2 v w\n0.05y y1\n0.1ball A1index areaB A D\nE\nC\ny Cy1\nXABCDEFHK\nGL\nJMNP\n2468 1 0 1 2 1 413579 1 1 1 3b\ne2e1\nee\n1/2 e1/2 eA CB ∅ v M\nC ∅ w M\nball A1\nindex areadetail XAA2\nA1\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 113 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 44. LQFP144 packageUNIT A 1 A2 A3 bp cE(1)eH E LL p Z y w v θ\n REFERENCES OUTLINE\nVERSIONEUROPEAN\nPROJECTIONISSUE DATE\n IEC  JEDEC  JEITAmm0.15\n0.051.451.350.250.270.170.200.0920.119.90.522.1521.851.41.170\no\no 0.08 0.2 0.08 1DIMENSIONS (mm are the original dimensions)\nNote\n1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.75\n0.45\n SOT486-1 136E23  MS-02600-03-1403-02-20D(1) (1) (1)\n20.119.9H\nD\n22.1521.85E Z\n1.41.1D0 5 10 mm\nscalebp eθE\nA1A\nLp\ndetail XL(A  )3\nBc\nbpEH A2\nDH vMBDZDA\nZE\ne\nvMAXy\nwMwM\nA\nmax.\n1.6LQFP144: plastic low profile quad flat package; 144 leads; body 20 x 20 x 1.4 mm SOT486-1\n108\n109\npin 1 index73\n72\n37\n1144\n36\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 114 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n16. Soldering\n \nFig 45. Reflow soldering of the LQFP208 packageSOT459-1\nDIMENSIONS in mmoccupied areaFootprint information for reflow soldering of LQFP208 package\nAxBxGx\nGy HyHx\nAy ByP1 P2\nD2 (8×) D1(0.125)\nAx Ay Bx By D1 D2 Gx Gy Hx Hy P1 P2 C\nsot459-1_frsolder landC\nGeneric footprint pattern\nRefer to the package outline drawing for actual layout\n31.300 31.300 28.300 28.300 0.500 0.560 0.280 1.500 0.400 28.500 28.500 31.550 31.550\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 115 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 46. Reflow soldering of the TFBGA180 packageSOT570-3\nsolder land plus solder pasteFootprint information for reflow soldering of TFBGA180 package\nsolder land (SL)\nsolder paste deposit (SP)\nDimensions in mm\nPS L S P\n0.80 0.40 0.40SR\n0.50Hx\n12.30Hy\n12.30see detail XHyPHx\nP\nsot570-3_fr Issue date14-01-30\n15-08-27Recommend stencil thickness: 0.1 mmdetail XSL = SP\nSR\noccupied areasolder resist opening (SR)\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 116 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n \nFig 47. Reflow soldering of the LQFP144 packageSOT486-1\nDIMENSIONS in mmoccupied areaFootprint information for reflow soldering of LQFP144 package\nAxBxGx\nGy HyHx\nAy ByP1 P2\nD2 (8×) D1(0.125)\nAx Ay Bx By D1 D2 Gx Gy Hx Hy P1 P2 C\nsot486-1_frsolder landC\nGeneric footprint pattern\nRefer to the package outline drawing for actual layout\n23.300 23.300 20.300 20.300 0.500 0.560 0.280 1.500 0.400 20.500 20.500 23.550 23.550\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 117 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n17. Abbreviations\n Table 36. Abbreviations\nAcronym Description\nADC Analog-to-Digital Converter\nAHB Advanced High-performance BusAMBA Advanced Microcontroller Bus ArchitectureAPB Advanced Peripheral BusBOD BrownOut DetectionCAN Controller Area NetworkDAC Digital-to-Analog ConverterDMA Direct Memory AccessEOP End Of PacketETM Embedded Trace MacrocellGPIO General Purpose Input/OutputGPS Global Positioning SystemHVAC Heating, Venting, and Air ConditioningIRC Internal RCIrDA Infrared Data AssociationJTAG Joint Test Action GroupMAC Media Access ControlMIIM Media Independent Interface ManagementOHCI Open Host Controller InterfaceOTG On-The-GoPHY Physical LayerPLC Programmable Logic ControllerPLL Phase-Locked LoopPWM Pulse Width ModulatorRMII Reduced Media Independent InterfaceSE0 Single Ended ZeroSPI Serial Peripheral InterfaceSSI Serial Synchronous InterfaceSSP Synchronous Serial PortTCM Tightly Coupled MemoryTTL Transistor-Transistor LogicUART Universal Asynchronous Receiver/TransmitterUSB Universal Serial Bus\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 118 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n18. References\n[1] LPC178x/7x User manual UM10470: \nhttp://www.nxp.com/documen ts/user_manual/UM10470.pdf\n[2] LPC177x/8x Errata sheet: \nhttp://www.nxp.com/documents/errata_sheet/ES_LPC177X_8X.pdf\n[3] Technical note ADC design guidelines: \nhttp://www.nxp.com/documents /technical_note/TN00009.pdf\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 119 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n19. Revision history\n Table 37. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC178X_7X v.5.5 20160426 Product  data sheet - LPC178X_7X v.5.4\nModifications: •Updated Table 29 “ Dynamic characteristics: LCD ”: td(QV) max value is 9 ns for accuracy; \nwas 12 ns.\nLPC178X_7X v.5.4 20160321 Product data sheet CIN 201603016I LPC178X_7X v.5.3\nModifications: •Added Table 18 “Dynamic characteristics: Dynamic external memory interface, read \nstrategy bits (RD bits) = 00” for 10 pF load.\n•Updated Table 19 “Dynamic characteristics: Dynamic external memo ry interface, read \nstrategy bits (RD bits) = 00” for 30 pF load.\n•Added Table 20 “Dynamic characteristics: Dynamic external memory interface, read \nstrategy bits (RD bits) = 01” for 10 pF load.\n•Updated Table 21 “Dynamic characteristics: Dynamic external memo ry interface, read \nstrategy bits (RD bits) = 01” for 30 pF load.\n•Updated Table 22 “Dynamic characteristi cs: Dynamic external memory interface \nprogrammable clock delays (CMDDLY, FBCLKDLY, CLKOUT0DLY and CLKOUT1DLY)”.\n•Updated Figure 19 “Dynamic external memory interface signal timing”.\nLPC178X_7X v.5.3 20151015 Product  data sheet - LPC178X_7X v.5.2\nModifications: •Corrected max value of t v(Q) (data output valid time) in SPI mode to 3*T cy(PCLK)  + \n6.3 ns. Was: 3*T cy(PCLK)  + 2.5 ns. See Table 26 “Dynamic characteristics: SSP pins in SPI \nmode”.\nLPC178X_7X v.5.2 20150814 Product  data sheet - LPC178X_7X v.5.1\nModifications: •Updated max value of t v(Q) (data output valid time) in SPI mode to 3*T cy(PCLK)  + \n2.5 ns. See Table 24 “Dynamic characteristics: SSP pins in SPI mode”.\n•Added a column for GPIO pins and device order part number to the ordering options table. \nSee Table 2 “LPC178x/7x ordering options”.\nLPC178X_7X v.5.1 20140501 Product data sheet - LPC178X_7X v.5\nModifications: •Updated parameter t su(D) in Table 18 “Dynamic characteristics: Dynamic external memory \ninterface, read strategy bits (RD bits) = 00”: Minimum value changed to (FBCLKDLY + 1) \uf0b4 \n0.25 + 0.3. Maximum value removed.\n•Removed max value from parameter t h(D) in Table 17.\n•Removed min value from parameter t deact in Table 17.\n•Specified ADC conversion rate in burst mode in Table 29 “12-bit ADC characteristics”.\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 120 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nLPC178X_7X v.5 20140501 Product data sheet - LPC178X_7X v.4.1\nModifications: •Removed overbar from NMI.\n•Table 3: \n–Added minimum reset pulse width of 50 ns to RESET  pin.\n–Updated Table note 14 for RTCX pins (32 kHz crystal must be used to operate RTC).\n–Added boundary scan information to description for RESET  pin.\n–Updated pin description of STCLK.\n•Table 13: Added Table note 3 “VDDA and VREFP sh ould be tied to VDD(3V3) if the ADC \nand DAC are not used.”. \n•Table 23: Removed reference to RESET  pin from Table note 1.\n•Table 24: \n–Removed T cy(PCLK)  spec; already given by the maximum chip frequency.\n–Changed min clock cy cle time for SSP slave from 120 to 100.\n–Updated Table note 1 and Table note 3.\n•Table 29: Added Table note 1 “VDDA and VREFP sh ould be tied to VDD(3V3) if the ADC \nand DAC are not used.”.\n•Section 7.21.1 “Features”: Changed max speed for SSP master from 60 to 33.\n• and added typical specs Table 17, Table 18, Table 19.\n•SOT570-2 obsolete; replaced with SOT570-3.\n•Table 17:–Updated EMC timing specs to CL = 30 pF .\n–Added typical specs .\n–Table note 3: Changed T cy(clk)  = 1/CCLK to T cy(clk)  = 1/EMC_CLK.\n•Table 18:\n–Updated EMC timing specs to CL = 30 pF\n–Added typical specs .\n–Removed “All programmable delays EMCDLYCTL are bypassed” from table title.\n•Table 19:\n–Updated EMC timing specs to CL = 30 pF\n–Added typical specs .\n–Removed “All programmable delays EMCDLYCTL are bypassed” from table title.Table 37. Revision history  …continued\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 121 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nLPC178X_7X v.4.1 20121115 Product data sheet - LPC178X_7X v.4\nModifications: •LCD timing characteristics updated in Table 27 “Dynamic characteristics: LCD” and \nFigure 26 added.\n•Removed table note “The peak current is limited to 25 times the corresponding maximum \ncurrent.” in Table 9.\n•Removed deep power-down spec Table 13 and associated table note.\n•Updated min value for t WEHEOW  Table 15.\n•Removed Fig 21 Internal RC oscillator frequency versus temperature.\n•Updated 12-bit and 8-bit values for E T Table 29.\n•Changed data sheet status to Product.\nLPC178X_7X v.4 20120501 Preliminary data sheet - LPC178X_7X v.3\nModifications: •Editorial updates.\n•BOD values added in Section 7.34.2.\n•Parameters t CSLBLSL , tCSHOEH , tOEHANV , tdeact, tBLSHEOW , tBLSHDNV  updated in Table 17.\n•CL = 10 pF added to Table 24, Table 26, Table 28.\n•IDD(REG)(3V3)  corrected in Table 13 for conditions Deep-sleep mode, Power-down mode, and \nDeep-power down mode.\n•IBAT corrected in Table 13 for condition Deep power-down mode.\n•Power consumption data in Figure 9 and Figure 10 corrected.\n•I/O voltage V DD(3V3)  specified in Table 17, Table 18, Table 19, Table 24, Table 28.\n•VDD(3V3)  range corrected in Table 23.\n•Parameter C L changed to 10 pF for EMC timing in Table 17 to Table 20.\n•USB and Ethernet dynamic characteristics removed. Timing characteristics follow USB 2.0 \nSpecification (full speed) and IEEE standard 802.3 standards (see Section 7.15 and \nSection 7.14 for compliance statements).\n•Pad characteristics updated in Table 3.\n•Parameter I BAT updated in Table 13.\n•Figure 11 added.\n•SDRAM timing corrected in Figure 19.\n•EEPROM erase and programming times added (Table 16).\n•Data sheet status changed to preliminary.Table 37. Revision history  …continued\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 122 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nLPC178X_7X v.3 20111220 Objective data sheet - LPC178X_7X v.2\nModifications: •Removed BOOT function from pin P3[14].\n•IBAT and I DD(REG)(3V3)  updated for Deep power-down mode in Table 13.\n•Maximum SDRAM clock of 80 MHz specified in Section 2, Table 18, and Table 19.\n•Power consumption data added (Figure 9 and Figure 10).\n•Removed parameter Z DRV in Table 13.\n•Specified maximum va lue for parameter C L in Table 33 and remove typical value.\n•Specified setting of boost bits in Table 14,  Table note 5 and in Table 13, Table note 6 .\n•USB connection diagrams updated (Figure 33 to Figure 36).\n•Current drain condition on battery supply specified in Section 7.33.6.\n•Table note 10 in Table 13 updated.\n•ADC characteristics updated (Table 31).\n•Section 14.6 “Reset pin confi guration for RTC operation” added.\n•EEPROM size for parts LPC1774 corrected in Table 2 and Figure 1.\n•Changed function LCD_VD[5] on pin P0[10] to Reserved.\n•Changed function LCD_VD[10] on pin P0[11] to Reserved.\n•Changed function LCD_VD[13] on pin P0[19] to Reserved.\n•Changed function LCD_VD[14] on pin P0[20] to Reserved.\n•ADC interface model updated (see Table 32 and Figure 30).\nLPC178X_7X v.2 20110527 Objective data sheet - LPC178X_7X v.1\nModifications: •Symbol names in Table 3 to Table 5 abbreviated.\n•Reserved functions added in Table 3.\n•Added function LCD_VD[5] to pin P0[10].\n•Added function LCD_VD[10] to pin P0[11].\n•Added function LCD_VD[13] to pin P0[19].\n•Added function LCD_VD[14] to pin P0[20].\n•Added function U4_SCLK to pin P0[21].\n•Added function \n•Added function MOSI to pin P5[0].\n•Added function SSP2_MISO to pin P5[1].\n•Added EMC dynamic characteristics.\nLPC178X_7X v.1 20110524 Objective data sheet - -Table 37. Revision history  …continued\nDocument ID Release date Data sheet status Change notice Supersedes\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 123 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n20. Legal information\n20.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. \n[3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com . \n20.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any \nrepresentations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n20.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors  product can reasonably be expected \nto result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product \ndesign. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 124 of 126NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) whenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s \nown risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond NXP Semiconductors’ \nstandard warranty and NXP Semiconduct ors’ product specifications.\n20.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP B.V.\n21. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nLPC178X_7X All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.\nProduct data sheet Rev. 5.5 — 26 April 2016 125 of 126continued >>NXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n22. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  1\n3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44 Ordering information. . . . . . . . . . . . . . . . . . . . .  5\n5 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  7\n6 Pinning information. . . . . . . . . . . . . . . . . . . . . .  8\n6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8\n6.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  9\n7 Functional description  . . . . . . . . . . . . . . . . . .  40\n7.1 Architectural overview  . . . . . . . . . . . . . . . . . .  40\n7.2 ARM Cortex-M3 processor . . . . . . . . . . . . . . .  41\n7.3 On-chip flash program memo ry  . . . . . . . . . . .  41\n7.4 EEPROM  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41\n7.5 On-chip SRAM . . . . . . . . . . . . . . . . . . . . . . . .  41\n7.6 Memory Protection Unit (MPU). . . . . . . . . . . .  41\n7.7 Memory map. . . . . . . . . . . . . . . . . . . . . . . . . .  427.8 Nested Vectored Interrupt  Controller (NVIC)  .  44\n7.8.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  447.8.2 Interrupt sources. . . . . . . . . . . . . . . . . . . . . . .  447.9 Pin connect block . . . . . . . . . . . . . . . . . . . . . .  44\n7.10 External memory controller. . . . . . . . . . . . . . .  44\n7.10.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  467.11 General purpose DMA controller  . . . . . . . . . .  46\n7.11.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n7.12 CRC engine  . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n7.12.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n7.13 LCD controller. . . . . . . . . . . . . . . . . . . . . . . . .  487.13.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48\n7.14 Ethernet  . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49\n7.14.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  497.15 USB interface . . . . . . . . . . . . . . . . . . . . . . . . .  50\n7.15.1 USB device controller . . . . . . . . . . . . . . . . . . .  50\n7.15.1.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  507.15.2 USB host controller. . . . . . . . . . . . . . . . . . . . .  50\n7.15.2.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50\n7.15.3 USB OTG controller . . . . . . . . . . . . . . . . . . . .  517.15.3.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51\n7.16 SD/MMC card interface  . . . . . . . . . . . . . . . . .  51\n7.16.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  517.17 Fast general purpose parallel I/O . . . . . . . . . .  51\n7.17.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52\n7.18 12-bit ADC  . . . . . . . . . . . . . . . . . . . . . . . . . . .  527.18.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52\n7.19 10-bit DAC  . . . . . . . . . . . . . . . . . . . . . . . . . . .  52\n7.19.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  537.20 UARTs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53\n7.20.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  537.21 SSP serial I/O controller. . . . . . . . . . . . . . . . .  53\n7.21.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  547.22 I\n2C-bus serial I/O controllers . . . . . . . . . . . . .  54\n7.22.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  547.23 I\n2S-bus serial I/O controllers  . . . . . . . . . . . . .  55\n7.23.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55\n7.24 CAN controller and acceptance filters . . . . . .  55\n7.24.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  557.25 General purpose 32-bit timers/external event \ncounters . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56\n7.25.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  567.26 Pulse Width Modulator (PWM). . . . . . . . . . . .  56\n7.26.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57\n7.27 Motor control PWM  . . . . . . . . . . . . . . . . . . . .  577.28 Quadrature Encoder Inte rface (QEI) . . . . . . .  58\n7.28.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  587.29 ARM Cortex-M3 system tick  timer . . . . . . . . .  58\n7.30 Windowed WatchDog Ti mer (WWDT) . . . . . .  59\n7.30.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  597.31 RTC and backup registers . . . . . . . . . . . . . . .  597.31.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59\n7.32 Event monitor/recorder  . . . . . . . . . . . . . . . . .  60\n7.32.1 Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . .  607.33 Clocking and power control . . . . . . . . . . . . . .  60\n7.33.1 Crystal oscillators. . . . . . . . . . . . . . . . . . . . . .  60\n7.33.1.1 Internal RC oscillator . . . . . . . . . . . . . . . . . . .  61\n7.33.1.2 Main oscillator  . . . . . . . . . . . . . . . . . . . . . . . .  61\n7.33.1.3 RTC oscillator  . . . . . . . . . . . . . . . . . . . . . . . .  627.33.1.4 Watchdog oscillator . . . . . . . . . . . . . . . . . . . .  62\n7.33.2 Main PLL (PLL0) and Alternate PLL (PLL1)  .  62\n7.33.3 Wake-up timer . . . . . . . . . . . . . . . . . . . . . . . .  637.33.4 Power control . . . . . . . . . . . . . . . . . . . . . . . . .  63\n7.33.4.1 Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . .  63\n7.33.4.2 Deep-sleep mode. . . . . . . . . . . . . . . . . . . . . .  647.33.4.3 Power-down mode . . . . . . . . . . . . . . . . . . . . .  64\n7.33.4.4 Deep power-down mode . . . . . . . . . . . . . . . .  65\n7.33.4.5 Wake-up Interrupt Controller (WIC) . . . . . . . .  657.33.5 Peripheral power control  . . . . . . . . . . . . . . . .  65\n7.33.6 Power domains  . . . . . . . . . . . . . . . . . . . . . . .  65\n7.34 System control . . . . . . . . . . . . . . . . . . . . . . . .  677.34.1 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67\n7.34.2 Brownout detection  . . . . . . . . . . . . . . . . . . . .  67\n7.34.3 Code security (Code Read Protection - CRP)  677.34.4 APB interface . . . . . . . . . . . . . . . . . . . . . . . . .  68\n7.34.5 AHB multilayer matrix  . . . . . . . . . . . . . . . . . .  68\n7.34.6 External interr upt inputs . . . . . . . . . . . . . . . . .  68\n7.34.7 Memory mapping control . . . . . . . . . . . . . . . .  68\n7.35 Debug control. . . . . . . . . . . . . . . . . . . . . . . . .  68\nNXP Semiconductors LPC178x/7x\n32-bit ARM Cortex-M3 microcontroller\n© NXP Semiconductors N.V. 2016. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 26 April 2016\nDocument identifier: LPC178X_7XPlease be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 8 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . .  69\n9 Thermal characteristics  . . . . . . . . . . . . . . . . .  7010 Static characteristics. . . . . . . . . . . . . . . . . . . .  71\n10.1 Power consumption  . . . . . . . . . . . . . . . . . . . .  74\n10.2 Peripheral power consumpt ion . . . . . . . . . . . .  76\n10.3 Electrical pin characteristics . . . . . . . . . . . . . .  78\n11 Dynamic characteristics . . . . . . . . . . . . . . . . .  80\n11.1 Flash memory. . . . . . . . . . . . . . . . . . . . . . . . .  80\n11.2 External memory interface . . . . . . . . . . . . . . .  81\n11.3 External clock . . . . . . . . . . . . . . . . . . . . . . . . .  9011.4 Internal oscillators. . . . . . . . . . . . . . . . . . . . . .  9011.5 I/O pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  90\n11.6 SSP interface . . . . . . . . . . . . . . . . . . . . . . . . .  91\n11.7 I\n2C-bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  93\n11.8 I2S-bus interface. . . . . . . . . . . . . . . . . . . . . . .  94\n11.9 LCD  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  9511.10 SD/MMC . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  96\n12 ADC electrical characteristics  . . . . . . . . . . . .  97\n13 DAC electrical characteristics . . . . . . . . . . .  100\n14 Application information. . . . . . . . . . . . . . . . .  101\n14.1 Suggested USB interface solutions  . . . . . . .  101\n14.2 Crystal oscillator XTAL input and component \nselection . . . . . . . . . . . . . . . . . . . . . . . . . . . .  105\n14.3 XTAL Printed-Circuit Board (PCB) layout \nguidelines . . . . . . . . . . . . . . . . . . . . . . . . . . .  107\n14.4 Standard I/O pin configurat ion  . . . . . . . . . . .  107\n14.5 Reset pin configuration. . . . . . . . . . . . . . . . .  108\n14.6 Reset pin configuration for RTC operation . .  108\n15 Package outline . . . . . . . . . . . . . . . . . . . . . . .  110\n16 Soldering  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  11417 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . .  117\n18 References . . . . . . . . . . . . . . . . . . . . . . . . . . .  118\n19 Revision history. . . . . . . . . . . . . . . . . . . . . . .  11920 Legal information. . . . . . . . . . . . . . . . . . . . . .  123\n20.1 Data sheet status . . . . . . . . . . . . . . . . . . . . .  123\n20.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . .  12320.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .  123\n20.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . .  124\n21 Contact information. . . . . . . . . . . . . . . . . . . .  124\n22 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  125\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n NXP:   \n\xa0 LPC1776FBD208,551\xa0 LPC1776FET180,551\xa0 LPC1778FBD144,551\xa0 LPC1778FBD208,551\xa0 LPC1778FET180,551\xa0\nLPC1778FET208,551\xa0 LPC1778FBD144K\xa0 LPC1778FBD208K\xa0 LPC1788FBD208K\xa0 LPC1776FBD208K\xa0\nLPC1778FET208K\n"}]
!==============================================================================!
### Component Summary: LPC1778FBD208

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 2.4V to 3.6V
  - Analog Supply Voltage (VDDA): 2.7V to 3.6V
  - RTC Supply Voltage (VBAT): 2.1V to 3.6V
- **Current Ratings**:
  - Active Mode: Up to 100 mA (at 120 MHz)
  - Sleep Mode: <5 µA
  - Deep Sleep Mode: <50 µA
  - Power Down Mode: <80 µA
  - Battery Supply Current (RTC running): <1 µA
- **Power Consumption**: 
  - Active mode: 100 mA at 120 MHz
  - Sleep mode: <5 µA
  - Deep-sleep mode: <50 µA
  - Power-down mode: <80 µA
- **Operating Temperature Range**: -40°C to +85°C
- **Package Type**: LQFP208 (Low Profile Quad Flat Package)
- **Special Features**:
  - ARM Cortex-M3 processor with up to 120 MHz CPU frequency
  - Up to 512 kB of flash memory, 96 kB of SRAM, and 4032 bytes of EEPROM
  - Integrated peripherals including USB, Ethernet, I2C, SPI, UART, ADC, DAC, PWM, and more
  - Memory Protection Unit (MPU) for enhanced reliability
  - Wake-up Interrupt Controller (WIC) for low-power operation
  - Supports various power modes: Sleep, Deep-sleep, Power-down, and Deep power-down
- **Moisture Sensitive Level**: MSL 3 (according to JEDEC J-STD-020E)

#### Description:
The **LPC1778FBD208** is a 32-bit ARM Cortex-M3 microcontroller designed for embedded applications that require high integration and low power consumption. It features a Harvard architecture with separate instruction and data buses, allowing for efficient processing. The microcontroller includes a variety of integrated peripherals, making it suitable for a wide range of applications.

#### Typical Applications:
- **Communications**: Point-of-sale terminals, web servers, multi-protocol bridges.
- **Industrial/Medical**: Automation controllers, robotics control, HVAC systems, medical devices.
- **Consumer/Appliance**: Audio systems, printers, scanners, fitness equipment.
- **Automotive**: After-market car alarms, GPS systems, fleet monitoring.

This microcontroller is particularly well-suited for applications that require real-time processing, extensive peripheral interfacing, and low power operation, making it a versatile choice for modern embedded systems.