#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue May 20 10:21:05 2014
# Process ID: 15802
# Log file: /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/impl_1/zynq_system_wrapper.rdi
# Journal file: /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /opt/Xilinx/2013.4/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/impl_1/.Xil/Vivado-15802-ganymede/dcp/zynq_system_wrapper.xdc]
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/impl_1/.Xil/Vivado-15802-ganymede/dcp/zynq_system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1461.262 ; gain = 748.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1473.289 ; gain = 12.023

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 33b7811d8

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1495.977 ; gain = 22.688

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 804 cells.
Phase 2 Constant Propagation | Checksum: 28a214fc6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1495.977 ; gain = 22.688

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1757 unconnected nets.
INFO: [Opt 31-11] Eliminated 1050 unconnected cells.
Phase 3 Sweep | Checksum: 22b782e90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1495.977 ; gain = 22.688
Ending Logic Optimization Task | Checksum: 22b782e90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1495.977 ; gain = 22.688
Implement Debug Cores | Checksum: 33ff9e94e
Logic Optimization | Checksum: 33ff9e94e

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 22b782e90

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1495.977 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending Power Optimization Task | Checksum: 22b782e90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.992 ; gain = 82.016
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1577.996 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.996 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1959dae68

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1959dae68

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1959dae68

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1ae752d95

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 1ae752d95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1ae752d95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.996 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1171f4bcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 12a71c8e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008
Phase 1.1.8.1 Place Init Design | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008
Phase 1.1 Placer Initialization Core | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008
Phase 1 Placer Initialization | Checksum: 1560a7c2a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 176d31f41

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 176d31f41

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17795f524

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f5fbf9bd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 237644521

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1584.004 ; gain = 6.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1d9930d9c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d9930d9c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465
Phase 3 Detail Placement | Checksum: 1d9930d9c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1fd0f7a57

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2a1d44a7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465
Phase 4.2 Post Placement Optimization | Checksum: 2a1d44a7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2a1d44a7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 2a1d44a7b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 27e81c660

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 27e81c660

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 27e81c660

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=14.016 | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 27e81c660

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1609.461 ; gain = 31.465
Phase 4.4 Placer Reporting | Checksum: 27e81c660

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1609.461 ; gain = 31.465

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 25b3045d7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1609.461 ; gain = 31.465
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25b3045d7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1609.461 ; gain = 31.465
Ending Placer Task | Checksum: 1d7514f37

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 1609.461 ; gain = 31.465
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 1609.461 ; gain = 31.465
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.49 secs 

report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1609.461 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.14 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1609.465 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1d7514f37

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1850.109 ; gain = 203.648
Phase 1 Build RT Design | Checksum: 15dbc6bb2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1850.109 ; gain = 203.648

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15dbc6bb2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1850.113 ; gain = 203.652

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 15dbc6bb2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1881.516 ; gain = 235.055

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: f560dc34

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f560dc34

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f560dc34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f560dc34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 2.5 Update Timing | Checksum: f560dc34

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.1   | TNS=0      | WHS=-0.286 | THS=-154   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f560dc34

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 2 Router Initialization | Checksum: f560dc34

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12e8c8ef6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=14     | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 4.1 Global Iteration 0 | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 4 Rip-up And Reroute | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.1   | TNS=0      | WHS=0.045  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1917.516 ; gain = 271.055
Phase 6 Post Hold Fix | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1917.516 ; gain = 271.055

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.207168 %
  Global Horizontal Routing Utilization  = 0.208854 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1a3cacfe9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: df0e9b77

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1917.516 ; gain = 271.055

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=14.071 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: df0e9b77

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: df0e9b77

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1917.516 ; gain = 271.055

Routing Is Done.

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1917.516 ; gain = 271.055
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1917.516 ; gain = 308.051
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/impl_1/zynq_system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1917.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 20 10:22:45 2014...
