\chapter*{符号列表}
\chaptermark{符号列表}

% \section*{字符}
% \nomenclatureitem[\textbf{Unit}]{\textbf{Symbol}}{\textbf{Description}}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2} \cdot K^{-1}}$]{$R$}{the gas constant}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2} \cdot K^{-1}}$]{$C_v$}{specific heat capacity at constant volume}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2} \cdot K^{-1}}$]{$C_p$}{specific heat capacity at constant pressure}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2}}$]{$E$}{specific total energy}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2}}$]{$e$}{specific internal energy}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2}}$]{$h_T$}{specific total enthalpy}
% \nomenclatureitem[$\Unit{m^{2} \cdot s^{-2}}$]{$h$}{specific enthalpy}
% \nomenclatureitem[$\Unit{kg \cdot m \cdot s^{-3} \cdot K^{-1}}$]{$k$}{thermal conductivity}
% \nomenclatureitem[$\Unit{kg \cdot m^{-1} \cdot s^{-2}}$]{$S_{ij}$}{deviatoric stress tensor}
% \nomenclatureitem[$\Unit{kg \cdot m^{-1} \cdot s^{-2}}$]{$\tau_{ij}$}{viscous stress tensor}
% \nomenclatureitem[$\Unit{1}$]{$\delta_{ij}$}{Kronecker tensor}
% \nomenclatureitem[$\Unit{1}$]{$I_{ij}$}{identity tensor}

% \section*{算子}
% \nomenclatureitem{\textbf{Symbol}}{\textbf{Description}}
% \nomenclatureitem{$\Delta$}{difference}
% \nomenclatureitem{$\nabla$}{gradient operator}
% \nomenclatureitem{$\delta^{\pm}$}{upwind-biased interpolation scheme}

\section*{缩写}
\nomenclatureitem{IPC}{Instruction Per Cycle}
\nomenclatureitem{CAM}{Content Addressable Memory}
\nomenclatureitem{RAM}{Ramdom Access Memory}
\nomenclatureitem{LW}{Load and Store instruction/request}
\nomenclatureitem{ISA}{Instruction set architecturey}
\nomenclatureitem{TLB}{Translation lookaside buffer}
\nomenclatureitem{FSM}{Finite state machine}
\nomenclatureitem{BOOM}{The Berkeley Out-of-Order RISC-V Processor}
\nomenclatureitem{PC}{The program counter}
\nomenclatureitem{LDQ}{The load queue}
\nomenclatureitem{STQ}{The store queue}
\nomenclatureitem{ALU}{Arithmetic logic unit}
\nomenclatureitem{MIPS}{Microprocessor without Interlocked Pipelined Stages}
\nomenclatureitem{RISC}{Reduced instruction set computer}
\nomenclatureitem{ROB}{Reorder Buffer}
\nomenclatureitem{BTB}{Branch Target Buffer}
\nomenclatureitem{RAS}{Return Address Stack}
\nomenclatureitem{FPGA}{Field-Programmable Gate Array}