ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB73:
   1:Core/Src/main.c **** 
   2:Core/Src/main.c **** 
   3:Core/Src/main.c **** #include "main.h"
   4:Core/Src/main.c **** #include <stm32f1xx_hal_flash.h>
   5:Core/Src/main.c **** 
   6:Core/Src/main.c **** void SystemClock_Config(void);
   7:Core/Src/main.c **** static void MX_GPIO_Init(void);
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** void spin_motor_cw(void)
  10:Core/Src/main.c **** {
  11:Core/Src/main.c ****   for (int i = 0; i < 10; i++)
  12:Core/Src/main.c ****   {
  13:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
  14:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
  15:Core/Src/main.c ****     HAL_Delay(3);
  16:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
  17:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
  18:Core/Src/main.c ****     HAL_Delay(3);
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
  20:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
  21:Core/Src/main.c ****     HAL_Delay(3);
  22:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
  23:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
  24:Core/Src/main.c ****     HAL_Delay(3);
  25:Core/Src/main.c ****   }
  26:Core/Src/main.c **** }
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** void spin_motor_ccw(void)
  29:Core/Src/main.c **** {
  30:Core/Src/main.c ****   for (int i = 0; i < 10; i++)
  31:Core/Src/main.c ****   {
  32:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
  33:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 2


  34:Core/Src/main.c ****     HAL_Delay(3);
  35:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
  36:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
  37:Core/Src/main.c ****     HAL_Delay(3);
  38:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
  39:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
  40:Core/Src/main.c ****     HAL_Delay(3);
  41:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
  42:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
  43:Core/Src/main.c ****     HAL_Delay(3);
  44:Core/Src/main.c ****   }
  45:Core/Src/main.c **** }
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** void release_motor(void)
  48:Core/Src/main.c **** {
  49:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
  50:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
  51:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
  52:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
  53:Core/Src/main.c **** }
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** int main(void)
  56:Core/Src/main.c **** {
  57:Core/Src/main.c ****   bool is_inc_btn_pressed = false;
  58:Core/Src/main.c ****   bool is_dec_btn_pressed = false;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c ****   HAL_Init();
  61:Core/Src/main.c ****   SystemClock_Config();
  62:Core/Src/main.c ****   MX_GPIO_Init();
  63:Core/Src/main.c **** 
  64:Core/Src/main.c ****   while (1)
  65:Core/Src/main.c ****   {
  66:Core/Src/main.c ****     is_dec_btn_pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
  67:Core/Src/main.c ****     is_inc_btn_pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
  68:Core/Src/main.c ****     if (!is_dec_btn_pressed)
  69:Core/Src/main.c ****     {
  70:Core/Src/main.c ****       spin_motor_cw();
  71:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  72:Core/Src/main.c ****     }
  73:Core/Src/main.c ****     else if (!is_inc_btn_pressed)
  74:Core/Src/main.c ****     {
  75:Core/Src/main.c ****       spin_motor_ccw();
  76:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  77:Core/Src/main.c ****     }
  78:Core/Src/main.c ****     else
  79:Core/Src/main.c ****     {
  80:Core/Src/main.c ****       release_motor();
  81:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  82:Core/Src/main.c ****     }
  83:Core/Src/main.c ****   }
  84:Core/Src/main.c **** }
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /**
  87:Core/Src/main.c ****  * @brief System Clock Configuration
  88:Core/Src/main.c ****  * @retval None
  89:Core/Src/main.c ****  */
  90:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 3


  91:Core/Src/main.c **** {
  92:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  93:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  96:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
  97:Core/Src/main.c ****    */
  98:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  99:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 100:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 101:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 104:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 105:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     Error_Handler();
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 111:Core/Src/main.c ****    */
 112:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 113:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 114:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 115:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 116:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c ****     Error_Handler();
 121:Core/Src/main.c ****   }
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /**
 125:Core/Src/main.c ****  * @brief GPIO Initialization Function
 126:Core/Src/main.c ****  * @param None
 127:Core/Src/main.c ****  * @retval None
 128:Core/Src/main.c ****  */
 129:Core/Src/main.c **** static void MX_GPIO_Init(void)
 130:Core/Src/main.c **** {
  26              		.loc 1 130 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 24
  33              		.cfi_offset 4, -24
  34              		.cfi_offset 5, -20
  35              		.cfi_offset 6, -16
  36              		.cfi_offset 7, -12
  37              		.cfi_offset 8, -8
  38              		.cfi_offset 14, -4
  39 0004 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 131:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 4


  42              		.loc 1 131 3 view .LVU1
  43              		.loc 1 131 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 132:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 133:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 136:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 136 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 136 3 view .LVU4
  52              		.loc 1 136 3 view .LVU5
  53 0010 2A4B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F01002 		orr	r2, r2, #16
  56 0018 9A61     		str	r2, [r3, #24]
  57              		.loc 1 136 3 view .LVU6
  58 001a 9A69     		ldr	r2, [r3, #24]
  59 001c 02F01002 		and	r2, r2, #16
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 136 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE4:
  64              		.loc 1 136 3 view .LVU8
 137:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 137 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 137 3 view .LVU10
  68              		.loc 1 137 3 view .LVU11
  69 0024 9A69     		ldr	r2, [r3, #24]
  70 0026 42F02002 		orr	r2, r2, #32
  71 002a 9A61     		str	r2, [r3, #24]
  72              		.loc 1 137 3 view .LVU12
  73 002c 9A69     		ldr	r2, [r3, #24]
  74 002e 02F02002 		and	r2, r2, #32
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 137 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE5:
  79              		.loc 1 137 3 view .LVU14
 138:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 138 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 138 3 view .LVU16
  83              		.loc 1 138 3 view .LVU17
  84 0036 9A69     		ldr	r2, [r3, #24]
  85 0038 42F00402 		orr	r2, r2, #4
  86 003c 9A61     		str	r2, [r3, #24]
  87              		.loc 1 138 3 view .LVU18
  88 003e 9A69     		ldr	r2, [r3, #24]
  89 0040 02F00402 		and	r2, r2, #4
  90 0044 0292     		str	r2, [sp, #8]
  91              		.loc 1 138 3 view .LVU19
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 5


  92 0046 029A     		ldr	r2, [sp, #8]
  93              	.LBE6:
  94              		.loc 1 138 3 view .LVU20
 139:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 139 3 view .LVU21
  96              	.LBB7:
  97              		.loc 1 139 3 view .LVU22
  98              		.loc 1 139 3 view .LVU23
  99 0048 9A69     		ldr	r2, [r3, #24]
 100 004a 42F00802 		orr	r2, r2, #8
 101 004e 9A61     		str	r2, [r3, #24]
 102              		.loc 1 139 3 view .LVU24
 103 0050 9B69     		ldr	r3, [r3, #24]
 104 0052 03F00803 		and	r3, r3, #8
 105 0056 0393     		str	r3, [sp, #12]
 106              		.loc 1 139 3 view .LVU25
 107 0058 039B     		ldr	r3, [sp, #12]
 108              	.LBE7:
 109              		.loc 1 139 3 view .LVU26
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 142:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 110              		.loc 1 142 3 view .LVU27
 111 005a DFF86480 		ldr	r8, .L3+4
 112 005e 2246     		mov	r2, r4
 113 0060 4FF40051 		mov	r1, #8192
 114 0064 4046     		mov	r0, r8
 115 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 145:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13, GPIO_PIN_RESET);
 117              		.loc 1 145 3 view .LVU28
 118 006a 164E     		ldr	r6, .L3+8
 119 006c 2246     		mov	r2, r4
 120 006e 4FF47051 		mov	r1, #15360
 121 0072 3046     		mov	r0, r6
 122 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 148:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 124              		.loc 1 148 3 view .LVU29
 125              		.loc 1 148 23 is_stmt 0 view .LVU30
 126 0078 4FF40053 		mov	r3, #8192
 127 007c 0493     		str	r3, [sp, #16]
 149:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 128              		.loc 1 149 3 is_stmt 1 view .LVU31
 129              		.loc 1 149 24 is_stmt 0 view .LVU32
 130 007e 0125     		movs	r5, #1
 131 0080 0595     		str	r5, [sp, #20]
 150:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 132              		.loc 1 150 3 is_stmt 1 view .LVU33
 133              		.loc 1 150 24 is_stmt 0 view .LVU34
 134 0082 0694     		str	r4, [sp, #24]
 151:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 135              		.loc 1 151 3 is_stmt 1 view .LVU35
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 6


 136              		.loc 1 151 25 is_stmt 0 view .LVU36
 137 0084 0227     		movs	r7, #2
 138 0086 0797     		str	r7, [sp, #28]
 152:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 139              		.loc 1 152 3 is_stmt 1 view .LVU37
 140 0088 04A9     		add	r1, sp, #16
 141 008a 4046     		mov	r0, r8
 142 008c FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /*Configure GPIO pins : PA1 PA4 */
 155:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_4;
 144              		.loc 1 155 3 view .LVU38
 145              		.loc 1 155 23 is_stmt 0 view .LVU39
 146 0090 1223     		movs	r3, #18
 147 0092 0493     		str	r3, [sp, #16]
 156:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 148              		.loc 1 156 3 is_stmt 1 view .LVU40
 149              		.loc 1 156 24 is_stmt 0 view .LVU41
 150 0094 0594     		str	r4, [sp, #20]
 157:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 151              		.loc 1 157 3 is_stmt 1 view .LVU42
 152              		.loc 1 157 24 is_stmt 0 view .LVU43
 153 0096 0695     		str	r5, [sp, #24]
 158:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154              		.loc 1 158 3 is_stmt 1 view .LVU44
 155 0098 04A9     		add	r1, sp, #16
 156 009a 0B48     		ldr	r0, .L3+12
 157 009c FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL3:
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /*Configure GPIO pins : PB10 PB11 PB12 PB13 */
 161:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13;
 159              		.loc 1 161 3 view .LVU45
 160              		.loc 1 161 23 is_stmt 0 view .LVU46
 161 00a0 4FF47053 		mov	r3, #15360
 162 00a4 0493     		str	r3, [sp, #16]
 162:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 163              		.loc 1 162 3 is_stmt 1 view .LVU47
 164              		.loc 1 162 24 is_stmt 0 view .LVU48
 165 00a6 0595     		str	r5, [sp, #20]
 163:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 163 3 is_stmt 1 view .LVU49
 167              		.loc 1 163 24 is_stmt 0 view .LVU50
 168 00a8 0694     		str	r4, [sp, #24]
 164:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 164 3 is_stmt 1 view .LVU51
 170              		.loc 1 164 25 is_stmt 0 view .LVU52
 171 00aa 0797     		str	r7, [sp, #28]
 165:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 165 3 is_stmt 1 view .LVU53
 173 00ac 04A9     		add	r1, sp, #16
 174 00ae 3046     		mov	r0, r6
 175 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL4:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 7


 168:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 169:Core/Src/main.c **** }
 177              		.loc 1 169 1 is_stmt 0 view .LVU54
 178 00b4 08B0     		add	sp, sp, #32
 179              	.LCFI2:
 180              		.cfi_def_cfa_offset 24
 181              		@ sp needed
 182 00b6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 183              	.L4:
 184 00ba 00BF     		.align	2
 185              	.L3:
 186 00bc 00100240 		.word	1073876992
 187 00c0 00100140 		.word	1073811456
 188 00c4 000C0140 		.word	1073810432
 189 00c8 00080140 		.word	1073809408
 190              		.cfi_endproc
 191              	.LFE73:
 193              		.section	.text.spin_motor_cw,"ax",%progbits
 194              		.align	1
 195              		.global	spin_motor_cw
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	spin_motor_cw:
 201              	.LFB68:
  10:Core/Src/main.c ****   for (int i = 0; i < 10; i++)
 202              		.loc 1 10 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206 0000 38B5     		push	{r3, r4, r5, lr}
 207              	.LCFI3:
 208              		.cfi_def_cfa_offset 16
 209              		.cfi_offset 3, -16
 210              		.cfi_offset 4, -12
 211              		.cfi_offset 5, -8
 212              		.cfi_offset 14, -4
  11:Core/Src/main.c ****   {
 213              		.loc 1 11 3 view .LVU56
 214              	.LBB8:
  11:Core/Src/main.c ****   {
 215              		.loc 1 11 8 view .LVU57
 216              	.LVL5:
  11:Core/Src/main.c ****   {
 217              		.loc 1 11 12 is_stmt 0 view .LVU58
 218 0002 0025     		movs	r5, #0
  11:Core/Src/main.c ****   {
 219              		.loc 1 11 3 view .LVU59
 220 0004 3DE0     		b	.L6
 221              	.LVL6:
 222              	.L7:
  13:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 223              		.loc 1 13 5 is_stmt 1 discriminator 3 view .LVU60
 224 0006 204C     		ldr	r4, .L9
 225 0008 0022     		movs	r2, #0
 226 000a 4FF48061 		mov	r1, #1024
 227 000e 2046     		mov	r0, r4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 8


 228 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 229              	.LVL7:
  14:Core/Src/main.c ****     HAL_Delay(3);
 230              		.loc 1 14 5 discriminator 3 view .LVU61
 231 0014 0122     		movs	r2, #1
 232 0016 4FF40061 		mov	r1, #2048
 233 001a 2046     		mov	r0, r4
 234 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 235              	.LVL8:
  15:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 236              		.loc 1 15 5 discriminator 3 view .LVU62
 237 0020 0320     		movs	r0, #3
 238 0022 FFF7FEFF 		bl	HAL_Delay
 239              	.LVL9:
  16:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 240              		.loc 1 16 5 discriminator 3 view .LVU63
 241 0026 0022     		movs	r2, #0
 242 0028 4FF48051 		mov	r1, #4096
 243 002c 2046     		mov	r0, r4
 244 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 245              	.LVL10:
  17:Core/Src/main.c ****     HAL_Delay(3);
 246              		.loc 1 17 5 discriminator 3 view .LVU64
 247 0032 0122     		movs	r2, #1
 248 0034 4FF40051 		mov	r1, #8192
 249 0038 2046     		mov	r0, r4
 250 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL11:
  18:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 252              		.loc 1 18 5 discriminator 3 view .LVU65
 253 003e 0320     		movs	r0, #3
 254 0040 FFF7FEFF 		bl	HAL_Delay
 255              	.LVL12:
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 256              		.loc 1 19 5 discriminator 3 view .LVU66
 257 0044 0122     		movs	r2, #1
 258 0046 4FF48061 		mov	r1, #1024
 259 004a 2046     		mov	r0, r4
 260 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 261              	.LVL13:
  20:Core/Src/main.c ****     HAL_Delay(3);
 262              		.loc 1 20 5 discriminator 3 view .LVU67
 263 0050 0022     		movs	r2, #0
 264 0052 4FF40061 		mov	r1, #2048
 265 0056 2046     		mov	r0, r4
 266 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 267              	.LVL14:
  21:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 268              		.loc 1 21 5 discriminator 3 view .LVU68
 269 005c 0320     		movs	r0, #3
 270 005e FFF7FEFF 		bl	HAL_Delay
 271              	.LVL15:
  22:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 272              		.loc 1 22 5 discriminator 3 view .LVU69
 273 0062 0122     		movs	r2, #1
 274 0064 4FF48051 		mov	r1, #4096
 275 0068 2046     		mov	r0, r4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 9


 276 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 277              	.LVL16:
  23:Core/Src/main.c ****     HAL_Delay(3);
 278              		.loc 1 23 5 discriminator 3 view .LVU70
 279 006e 0022     		movs	r2, #0
 280 0070 4FF40051 		mov	r1, #8192
 281 0074 2046     		mov	r0, r4
 282 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 283              	.LVL17:
  24:Core/Src/main.c ****   }
 284              		.loc 1 24 5 discriminator 3 view .LVU71
 285 007a 0320     		movs	r0, #3
 286 007c FFF7FEFF 		bl	HAL_Delay
 287              	.LVL18:
  11:Core/Src/main.c ****   {
 288              		.loc 1 11 28 discriminator 3 view .LVU72
 289 0080 0135     		adds	r5, r5, #1
 290              	.LVL19:
 291              	.L6:
  11:Core/Src/main.c ****   {
 292              		.loc 1 11 21 discriminator 1 view .LVU73
 293 0082 092D     		cmp	r5, #9
 294 0084 BFDD     		ble	.L7
 295              	.LBE8:
  26:Core/Src/main.c **** 
 296              		.loc 1 26 1 is_stmt 0 view .LVU74
 297 0086 38BD     		pop	{r3, r4, r5, pc}
 298              	.LVL20:
 299              	.L10:
  26:Core/Src/main.c **** 
 300              		.loc 1 26 1 view .LVU75
 301              		.align	2
 302              	.L9:
 303 0088 000C0140 		.word	1073810432
 304              		.cfi_endproc
 305              	.LFE68:
 307              		.section	.text.spin_motor_ccw,"ax",%progbits
 308              		.align	1
 309              		.global	spin_motor_ccw
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	spin_motor_ccw:
 315              	.LFB69:
  29:Core/Src/main.c ****   for (int i = 0; i < 10; i++)
 316              		.loc 1 29 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320 0000 38B5     		push	{r3, r4, r5, lr}
 321              	.LCFI4:
 322              		.cfi_def_cfa_offset 16
 323              		.cfi_offset 3, -16
 324              		.cfi_offset 4, -12
 325              		.cfi_offset 5, -8
 326              		.cfi_offset 14, -4
  30:Core/Src/main.c ****   {
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 10


 327              		.loc 1 30 3 view .LVU77
 328              	.LBB9:
  30:Core/Src/main.c ****   {
 329              		.loc 1 30 8 view .LVU78
 330              	.LVL21:
  30:Core/Src/main.c ****   {
 331              		.loc 1 30 12 is_stmt 0 view .LVU79
 332 0002 0025     		movs	r5, #0
  30:Core/Src/main.c ****   {
 333              		.loc 1 30 3 view .LVU80
 334 0004 3DE0     		b	.L12
 335              	.LVL22:
 336              	.L13:
  32:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 337              		.loc 1 32 5 is_stmt 1 discriminator 3 view .LVU81
 338 0006 204C     		ldr	r4, .L15
 339 0008 0122     		movs	r2, #1
 340 000a 4FF48051 		mov	r1, #4096
 341 000e 2046     		mov	r0, r4
 342 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 343              	.LVL23:
  33:Core/Src/main.c ****     HAL_Delay(3);
 344              		.loc 1 33 5 discriminator 3 view .LVU82
 345 0014 0022     		movs	r2, #0
 346 0016 4FF40051 		mov	r1, #8192
 347 001a 2046     		mov	r0, r4
 348 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 349              	.LVL24:
  34:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 350              		.loc 1 34 5 discriminator 3 view .LVU83
 351 0020 0320     		movs	r0, #3
 352 0022 FFF7FEFF 		bl	HAL_Delay
 353              	.LVL25:
  35:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 354              		.loc 1 35 5 discriminator 3 view .LVU84
 355 0026 0122     		movs	r2, #1
 356 0028 4FF48061 		mov	r1, #1024
 357 002c 2046     		mov	r0, r4
 358 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 359              	.LVL26:
  36:Core/Src/main.c ****     HAL_Delay(3);
 360              		.loc 1 36 5 discriminator 3 view .LVU85
 361 0032 0022     		movs	r2, #0
 362 0034 4FF40061 		mov	r1, #2048
 363 0038 2046     		mov	r0, r4
 364 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 365              	.LVL27:
  37:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 366              		.loc 1 37 5 discriminator 3 view .LVU86
 367 003e 0320     		movs	r0, #3
 368 0040 FFF7FEFF 		bl	HAL_Delay
 369              	.LVL28:
  38:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 370              		.loc 1 38 5 discriminator 3 view .LVU87
 371 0044 0022     		movs	r2, #0
 372 0046 4FF48051 		mov	r1, #4096
 373 004a 2046     		mov	r0, r4
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 11


 374 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 375              	.LVL29:
  39:Core/Src/main.c ****     HAL_Delay(3);
 376              		.loc 1 39 5 discriminator 3 view .LVU88
 377 0050 0122     		movs	r2, #1
 378 0052 4FF40051 		mov	r1, #8192
 379 0056 2046     		mov	r0, r4
 380 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 381              	.LVL30:
  40:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 382              		.loc 1 40 5 discriminator 3 view .LVU89
 383 005c 0320     		movs	r0, #3
 384 005e FFF7FEFF 		bl	HAL_Delay
 385              	.LVL31:
  41:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 386              		.loc 1 41 5 discriminator 3 view .LVU90
 387 0062 0022     		movs	r2, #0
 388 0064 4FF48061 		mov	r1, #1024
 389 0068 2046     		mov	r0, r4
 390 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 391              	.LVL32:
  42:Core/Src/main.c ****     HAL_Delay(3);
 392              		.loc 1 42 5 discriminator 3 view .LVU91
 393 006e 0122     		movs	r2, #1
 394 0070 4FF40061 		mov	r1, #2048
 395 0074 2046     		mov	r0, r4
 396 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 397              	.LVL33:
  43:Core/Src/main.c ****   }
 398              		.loc 1 43 5 discriminator 3 view .LVU92
 399 007a 0320     		movs	r0, #3
 400 007c FFF7FEFF 		bl	HAL_Delay
 401              	.LVL34:
  30:Core/Src/main.c ****   {
 402              		.loc 1 30 28 discriminator 3 view .LVU93
 403 0080 0135     		adds	r5, r5, #1
 404              	.LVL35:
 405              	.L12:
  30:Core/Src/main.c ****   {
 406              		.loc 1 30 21 discriminator 1 view .LVU94
 407 0082 092D     		cmp	r5, #9
 408 0084 BFDD     		ble	.L13
 409              	.LBE9:
  45:Core/Src/main.c **** 
 410              		.loc 1 45 1 is_stmt 0 view .LVU95
 411 0086 38BD     		pop	{r3, r4, r5, pc}
 412              	.LVL36:
 413              	.L16:
  45:Core/Src/main.c **** 
 414              		.loc 1 45 1 view .LVU96
 415              		.align	2
 416              	.L15:
 417 0088 000C0140 		.word	1073810432
 418              		.cfi_endproc
 419              	.LFE69:
 421              		.section	.text.release_motor,"ax",%progbits
 422              		.align	1
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 12


 423              		.global	release_motor
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	release_motor:
 429              	.LFB70:
  48:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 430              		.loc 1 48 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434 0000 10B5     		push	{r4, lr}
 435              	.LCFI5:
 436              		.cfi_def_cfa_offset 8
 437              		.cfi_offset 4, -8
 438              		.cfi_offset 14, -4
  49:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 439              		.loc 1 49 3 view .LVU98
 440 0002 0D4C     		ldr	r4, .L19
 441 0004 0022     		movs	r2, #0
 442 0006 4FF48061 		mov	r1, #1024
 443 000a 2046     		mov	r0, r4
 444 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 445              	.LVL37:
  50:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 446              		.loc 1 50 3 view .LVU99
 447 0010 0022     		movs	r2, #0
 448 0012 4FF40061 		mov	r1, #2048
 449 0016 2046     		mov	r0, r4
 450 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 451              	.LVL38:
  51:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 452              		.loc 1 51 3 view .LVU100
 453 001c 0022     		movs	r2, #0
 454 001e 4FF48051 		mov	r1, #4096
 455 0022 2046     		mov	r0, r4
 456 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 457              	.LVL39:
  52:Core/Src/main.c **** }
 458              		.loc 1 52 3 view .LVU101
 459 0028 0022     		movs	r2, #0
 460 002a 4FF40051 		mov	r1, #8192
 461 002e 2046     		mov	r0, r4
 462 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 463              	.LVL40:
  53:Core/Src/main.c **** 
 464              		.loc 1 53 1 is_stmt 0 view .LVU102
 465 0034 10BD     		pop	{r4, pc}
 466              	.L20:
 467 0036 00BF     		.align	2
 468              	.L19:
 469 0038 000C0140 		.word	1073810432
 470              		.cfi_endproc
 471              	.LFE70:
 473              		.section	.text.Error_Handler,"ax",%progbits
 474              		.align	1
 475              		.global	Error_Handler
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 13


 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	Error_Handler:
 481              	.LFB74:
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /* USER CODE END 4 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /**
 176:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 177:Core/Src/main.c ****  * @retval None
 178:Core/Src/main.c ****  */
 179:Core/Src/main.c **** void Error_Handler(void)
 180:Core/Src/main.c **** {
 482              		.loc 1 180 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ Volatile: function does not return.
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 181:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 182:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 183:Core/Src/main.c ****   __disable_irq();
 488              		.loc 1 183 3 view .LVU104
 489              	.LBB10:
 490              	.LBI10:
 491              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 14


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 15


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 492              		.loc 2 140 27 view .LVU105
 493              	.LBB11:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 16


 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 494              		.loc 2 142 3 view .LVU106
 495              		.syntax unified
 496              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 497 0000 72B6     		cpsid i
 498              	@ 0 "" 2
 499              		.thumb
 500              		.syntax unified
 501              	.L22:
 502              	.LBE11:
 503              	.LBE10:
 184:Core/Src/main.c ****   while (1)
 504              		.loc 1 184 3 discriminator 1 view .LVU107
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****   }
 505              		.loc 1 186 3 discriminator 1 view .LVU108
 184:Core/Src/main.c ****   while (1)
 506              		.loc 1 184 9 discriminator 1 view .LVU109
 507 0002 FEE7     		b	.L22
 508              		.cfi_endproc
 509              	.LFE74:
 511              		.section	.text.SystemClock_Config,"ax",%progbits
 512              		.align	1
 513              		.global	SystemClock_Config
 514              		.syntax unified
 515              		.thumb
 516              		.thumb_func
 518              	SystemClock_Config:
 519              	.LFB72:
  91:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 520              		.loc 1 91 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 64
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524 0000 00B5     		push	{lr}
 525              	.LCFI6:
 526              		.cfi_def_cfa_offset 4
 527              		.cfi_offset 14, -4
 528 0002 91B0     		sub	sp, sp, #68
 529              	.LCFI7:
 530              		.cfi_def_cfa_offset 72
  92:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 531              		.loc 1 92 3 view .LVU111
  92:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 532              		.loc 1 92 22 is_stmt 0 view .LVU112
 533 0004 2822     		movs	r2, #40
 534 0006 0021     		movs	r1, #0
 535 0008 06A8     		add	r0, sp, #24
 536 000a FFF7FEFF 		bl	memset
 537              	.LVL41:
  93:Core/Src/main.c **** 
 538              		.loc 1 93 3 is_stmt 1 view .LVU113
  93:Core/Src/main.c **** 
 539              		.loc 1 93 22 is_stmt 0 view .LVU114
 540 000e 0023     		movs	r3, #0
 541 0010 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 17


 542 0012 0293     		str	r3, [sp, #8]
 543 0014 0393     		str	r3, [sp, #12]
 544 0016 0493     		str	r3, [sp, #16]
 545 0018 0593     		str	r3, [sp, #20]
  98:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 546              		.loc 1 98 3 is_stmt 1 view .LVU115
  98:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 547              		.loc 1 98 36 is_stmt 0 view .LVU116
 548 001a 0122     		movs	r2, #1
 549 001c 0692     		str	r2, [sp, #24]
  99:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 550              		.loc 1 99 3 is_stmt 1 view .LVU117
  99:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 551              		.loc 1 99 30 is_stmt 0 view .LVU118
 552 001e 4FF48033 		mov	r3, #65536
 553 0022 0793     		str	r3, [sp, #28]
 100:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 554              		.loc 1 100 3 is_stmt 1 view .LVU119
 101:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 555              		.loc 1 101 3 view .LVU120
 101:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 556              		.loc 1 101 30 is_stmt 0 view .LVU121
 557 0024 0A92     		str	r2, [sp, #40]
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 558              		.loc 1 102 3 is_stmt 1 view .LVU122
 102:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 559              		.loc 1 102 34 is_stmt 0 view .LVU123
 560 0026 0222     		movs	r2, #2
 561 0028 0D92     		str	r2, [sp, #52]
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 562              		.loc 1 103 3 is_stmt 1 view .LVU124
 103:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 563              		.loc 1 103 35 is_stmt 0 view .LVU125
 564 002a 0E93     		str	r3, [sp, #56]
 104:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 565              		.loc 1 104 3 is_stmt 1 view .LVU126
 104:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 566              		.loc 1 104 32 is_stmt 0 view .LVU127
 567 002c 4FF4E013 		mov	r3, #1835008
 568 0030 0F93     		str	r3, [sp, #60]
 105:Core/Src/main.c ****   {
 569              		.loc 1 105 3 is_stmt 1 view .LVU128
 105:Core/Src/main.c ****   {
 570              		.loc 1 105 7 is_stmt 0 view .LVU129
 571 0032 06A8     		add	r0, sp, #24
 572 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 573              	.LVL42:
 105:Core/Src/main.c ****   {
 574              		.loc 1 105 6 view .LVU130
 575 0038 80B9     		cbnz	r0, .L27
 112:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 576              		.loc 1 112 3 is_stmt 1 view .LVU131
 112:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 577              		.loc 1 112 31 is_stmt 0 view .LVU132
 578 003a 0F23     		movs	r3, #15
 579 003c 0193     		str	r3, [sp, #4]
 113:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 18


 580              		.loc 1 113 3 is_stmt 1 view .LVU133
 113:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 581              		.loc 1 113 34 is_stmt 0 view .LVU134
 582 003e 0221     		movs	r1, #2
 583 0040 0291     		str	r1, [sp, #8]
 114:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 584              		.loc 1 114 3 is_stmt 1 view .LVU135
 114:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 585              		.loc 1 114 35 is_stmt 0 view .LVU136
 586 0042 0023     		movs	r3, #0
 587 0044 0393     		str	r3, [sp, #12]
 115:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 588              		.loc 1 115 3 is_stmt 1 view .LVU137
 115:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 589              		.loc 1 115 36 is_stmt 0 view .LVU138
 590 0046 4FF48062 		mov	r2, #1024
 591 004a 0492     		str	r2, [sp, #16]
 116:Core/Src/main.c **** 
 592              		.loc 1 116 3 is_stmt 1 view .LVU139
 116:Core/Src/main.c **** 
 593              		.loc 1 116 36 is_stmt 0 view .LVU140
 594 004c 0593     		str	r3, [sp, #20]
 118:Core/Src/main.c ****   {
 595              		.loc 1 118 3 is_stmt 1 view .LVU141
 118:Core/Src/main.c ****   {
 596              		.loc 1 118 7 is_stmt 0 view .LVU142
 597 004e 01A8     		add	r0, sp, #4
 598 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 599              	.LVL43:
 118:Core/Src/main.c ****   {
 600              		.loc 1 118 6 view .LVU143
 601 0054 20B9     		cbnz	r0, .L28
 122:Core/Src/main.c **** 
 602              		.loc 1 122 1 view .LVU144
 603 0056 11B0     		add	sp, sp, #68
 604              	.LCFI8:
 605              		.cfi_remember_state
 606              		.cfi_def_cfa_offset 4
 607              		@ sp needed
 608 0058 5DF804FB 		ldr	pc, [sp], #4
 609              	.L27:
 610              	.LCFI9:
 611              		.cfi_restore_state
 107:Core/Src/main.c ****   }
 612              		.loc 1 107 5 is_stmt 1 view .LVU145
 613 005c FFF7FEFF 		bl	Error_Handler
 614              	.LVL44:
 615              	.L28:
 120:Core/Src/main.c ****   }
 616              		.loc 1 120 5 view .LVU146
 617 0060 FFF7FEFF 		bl	Error_Handler
 618              	.LVL45:
 619              		.cfi_endproc
 620              	.LFE72:
 622              		.section	.text.main,"ax",%progbits
 623              		.align	1
 624              		.global	main
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 19


 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 629              	main:
 630              	.LFB71:
  56:Core/Src/main.c ****   bool is_inc_btn_pressed = false;
 631              		.loc 1 56 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635 0000 38B5     		push	{r3, r4, r5, lr}
 636              	.LCFI10:
 637              		.cfi_def_cfa_offset 16
 638              		.cfi_offset 3, -16
 639              		.cfi_offset 4, -12
 640              		.cfi_offset 5, -8
 641              		.cfi_offset 14, -4
  57:Core/Src/main.c ****   bool is_dec_btn_pressed = false;
 642              		.loc 1 57 3 view .LVU148
 643              	.LVL46:
  58:Core/Src/main.c **** 
 644              		.loc 1 58 3 view .LVU149
  60:Core/Src/main.c ****   SystemClock_Config();
 645              		.loc 1 60 3 view .LVU150
 646 0002 FFF7FEFF 		bl	HAL_Init
 647              	.LVL47:
  61:Core/Src/main.c ****   MX_GPIO_Init();
 648              		.loc 1 61 3 view .LVU151
 649 0006 FFF7FEFF 		bl	SystemClock_Config
 650              	.LVL48:
  62:Core/Src/main.c **** 
 651              		.loc 1 62 3 view .LVU152
 652 000a FFF7FEFF 		bl	MX_GPIO_Init
 653              	.LVL49:
 654 000e 07E0     		b	.L30
 655              	.LVL50:
 656              	.L35:
  70:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 657              		.loc 1 70 7 view .LVU153
 658 0010 FFF7FEFF 		bl	spin_motor_cw
 659              	.LVL51:
  71:Core/Src/main.c ****     }
 660              		.loc 1 71 7 view .LVU154
 661 0014 0122     		movs	r2, #1
 662 0016 4FF40051 		mov	r1, #8192
 663 001a 1148     		ldr	r0, .L36
 664 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 665              	.LVL52:
 666              	.L30:
  64:Core/Src/main.c ****   {
 667              		.loc 1 64 3 view .LVU155
  66:Core/Src/main.c ****     is_inc_btn_pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 668              		.loc 1 66 5 view .LVU156
  66:Core/Src/main.c ****     is_inc_btn_pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 669              		.loc 1 66 26 is_stmt 0 view .LVU157
 670 0020 104D     		ldr	r5, .L36+4
 671 0022 0221     		movs	r1, #2
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 20


 672 0024 2846     		mov	r0, r5
 673 0026 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 674              	.LVL53:
 675 002a 0446     		mov	r4, r0
 676              	.LVL54:
  67:Core/Src/main.c ****     if (!is_dec_btn_pressed)
 677              		.loc 1 67 5 is_stmt 1 view .LVU158
  67:Core/Src/main.c ****     if (!is_dec_btn_pressed)
 678              		.loc 1 67 26 is_stmt 0 view .LVU159
 679 002c 1021     		movs	r1, #16
 680 002e 2846     		mov	r0, r5
 681 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 682              	.LVL55:
  68:Core/Src/main.c ****     {
 683              		.loc 1 68 5 is_stmt 1 view .LVU160
  68:Core/Src/main.c ****     {
 684              		.loc 1 68 8 is_stmt 0 view .LVU161
 685 0034 002C     		cmp	r4, #0
 686 0036 EBD0     		beq	.L35
  73:Core/Src/main.c ****     {
 687              		.loc 1 73 10 is_stmt 1 view .LVU162
  73:Core/Src/main.c ****     {
 688              		.loc 1 73 13 is_stmt 0 view .LVU163
 689 0038 40B9     		cbnz	r0, .L33
  75:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 690              		.loc 1 75 7 is_stmt 1 view .LVU164
 691 003a FFF7FEFF 		bl	spin_motor_ccw
 692              	.LVL56:
  76:Core/Src/main.c ****     }
 693              		.loc 1 76 7 view .LVU165
 694 003e 0122     		movs	r2, #1
 695 0040 4FF40051 		mov	r1, #8192
 696 0044 0648     		ldr	r0, .L36
 697 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 698              	.LVL57:
 699 004a E9E7     		b	.L30
 700              	.LVL58:
 701              	.L33:
  80:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 702              		.loc 1 80 7 view .LVU166
 703 004c FFF7FEFF 		bl	release_motor
 704              	.LVL59:
  81:Core/Src/main.c ****     }
 705              		.loc 1 81 7 view .LVU167
 706 0050 0022     		movs	r2, #0
 707 0052 4FF40051 		mov	r1, #8192
 708 0056 0248     		ldr	r0, .L36
 709 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 710              	.LVL60:
 711 005c E0E7     		b	.L30
 712              	.L37:
 713 005e 00BF     		.align	2
 714              	.L36:
 715 0060 00100140 		.word	1073811456
 716 0064 00080140 		.word	1073809408
 717              		.cfi_endproc
 718              	.LFE71:
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 21


 720              		.text
 721              	.Letext0:
 722              		.file 3 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin\\../lib/gcc/arm-none-eabi/12.3.1/..
 723              		.file 4 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin\\../lib/gcc/arm-none-eabi/12.3.1/..
 724              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 725              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 726              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 727              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 728              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 729              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 730              		.file 11 "<built-in>"
ARM GAS  C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:186    .text.MX_GPIO_Init:000000bc $d
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:194    .text.spin_motor_cw:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:200    .text.spin_motor_cw:00000000 spin_motor_cw
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:303    .text.spin_motor_cw:00000088 $d
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:308    .text.spin_motor_ccw:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:314    .text.spin_motor_ccw:00000000 spin_motor_ccw
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:417    .text.spin_motor_ccw:00000088 $d
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:422    .text.release_motor:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:428    .text.release_motor:00000000 release_motor
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:469    .text.release_motor:00000038 $d
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:474    .text.Error_Handler:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:480    .text.Error_Handler:00000000 Error_Handler
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:512    .text.SystemClock_Config:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:518    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:623    .text.main:00000000 $t
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:629    .text.main:00000000 main
C:\Users\binhp\AppData\Local\Temp\cc8FGNsG.s:715    .text.main:00000060 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_Delay
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
