# Digital Phase-Locked Loop (DPLL)

This repository contains a **simulation-verified Digital Phase-Locked Loop (DPLL)** implementation.  
The design demonstrates stable lock behavior in simulation (lock drift resolved).  

âš ï¸ **Important Notice**  
- This release is **for simulation and evaluation purposes only**.  
- It is **not synthesizable**.  
- The included **CORDIC core is provided as-is and should be treated as a simulation-only model**.  
- A synthesizable and commercial-grade version is under development.

---

## ğŸ“Œ Features
- Digital Phase Detector (PD)  
- Loop Filter  
- Numerically Controlled Oscillator (NCO)  
- CORDIC-based sine/cosine generation (**simulation-only**)  
- Verified lock acquisition and stability in simulation  

---

## ğŸ“Š Current Status
- âœ… Simulation-verified in HDL simulator (e.g., ModelSim, Icarus Verilog, GHDL)  
- âœ… Lock drift issue resolved  
- âŒ Not yet synthesizable  
- ğŸš§ Roadmap includes synthesizable FPGA/ASIC-ready release  

---

## ğŸ“‚ Repository Structure
src/ â†’ DPLL source files (top-level + modules)
tb/ â†’ Testbenches
sim_results/ â†’ Simulation results (waveforms, plots)
docs/ â†’ Block diagrams, notes

Copy code
.
