
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2625.74

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_data[106] (input port clocked by clk)
Endpoint: result[106] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.67    0.00    0.00 1000.00 ^ src_data[106] (in)
                                         src_data[106] (net)
                  0.05    0.02 1000.02 ^ input14/A (BUFx2_ASAP7_75t_R)
     5    2.40   10.34   12.85 1012.86 ^ input14/Y (BUFx2_ASAP7_75t_R)
                                         net14 (net)
                 10.34    0.02 1012.88 ^ _387_/A1 (AO22x1_ASAP7_75t_R)
     1    0.46    6.95   15.24 1028.12 ^ _387_/Y (AO22x1_ASAP7_75t_R)
                                         net142 (net)
                  6.95    0.00 1028.12 ^ output142/A (BUFx2_ASAP7_75t_R)
     1    0.12    3.90   11.32 1039.45 ^ output142/Y (BUFx2_ASAP7_75t_R)
                                         result[106] (net)
                  3.90    0.00 1039.45 ^ result[106] (out)
                               1039.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1039.45   data arrival time
-----------------------------------------------------------------------------
                               2039.45   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: invert (input port clocked by clk)
Endpoint: result[86] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.64    0.00    0.00 1000.00 v invert (in)
                                         invert (net)
                  0.05    0.02 1000.02 v input1/A (BUFx16f_ASAP7_75t_R)
   129   77.43   39.59   19.76 1019.78 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 68.49   18.78 1038.57 v _352_/B (NAND2x2_ASAP7_75t_R)
   128   72.59  279.25  129.45 1168.02 ^ _352_/Y (NAND2x2_ASAP7_75t_R)
                                         _010_ (net)
                285.22   22.62 1190.64 ^ _766_/A2 (AO22x2_ASAP7_75t_R)
     1   22.35   72.63   66.91 1257.54 ^ _766_/Y (AO22x2_ASAP7_75t_R)
                                         net247 (net)
                139.99   38.32 1295.87 ^ wire264/A (BUFx16f_ASAP7_75t_R)
     1   18.06   13.51   33.42 1329.28 ^ wire264/Y (BUFx16f_ASAP7_75t_R)
                                         net264 (net)
                 72.20   22.39 1351.68 ^ output247/A (BUFx2_ASAP7_75t_R)
     1    0.22    6.51   22.58 1374.25 ^ output247/Y (BUFx2_ASAP7_75t_R)
                                         result[86] (net)
                  6.51    0.00 1374.26 ^ result[86] (out)
                               1374.26   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1374.26   data arrival time
-----------------------------------------------------------------------------
                               2625.74   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: invert (input port clocked by clk)
Endpoint: result[86] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.64    0.00    0.00 1000.00 v invert (in)
                                         invert (net)
                  0.05    0.02 1000.02 v input1/A (BUFx16f_ASAP7_75t_R)
   129   77.43   39.59   19.76 1019.78 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 68.49   18.78 1038.57 v _352_/B (NAND2x2_ASAP7_75t_R)
   128   72.59  279.25  129.45 1168.02 ^ _352_/Y (NAND2x2_ASAP7_75t_R)
                                         _010_ (net)
                285.22   22.62 1190.64 ^ _766_/A2 (AO22x2_ASAP7_75t_R)
     1   22.35   72.63   66.91 1257.54 ^ _766_/Y (AO22x2_ASAP7_75t_R)
                                         net247 (net)
                139.99   38.32 1295.87 ^ wire264/A (BUFx16f_ASAP7_75t_R)
     1   18.06   13.51   33.42 1329.28 ^ wire264/Y (BUFx16f_ASAP7_75t_R)
                                         net264 (net)
                 72.20   22.39 1351.68 ^ output247/A (BUFx2_ASAP7_75t_R)
     1    0.22    6.51   22.58 1374.25 ^ output247/Y (BUFx2_ASAP7_75t_R)
                                         result[86] (net)
                  6.51    0.00 1374.26 ^ result[86] (out)
                               1374.26   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1374.26   data arrival time
-----------------------------------------------------------------------------
                               2625.74   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
34.53007507324219

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1079

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
18.849748611450195

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2045

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1374.2560

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2625.7441

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
191.066592

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.53e-05   1.56e-05   3.71e-08   3.10e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.53e-05   1.56e-05   3.71e-08   3.10e-05 100.0%
                          49.5%      50.4%       0.1%
