Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 30 12:22:50 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audio_timing_summary_routed.rpt -rpx audio_timing_summary_routed.rpx
| Design       : audio
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.641        0.000                      0                   33        0.196        0.000                      0                   33        4.600        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.641        0.000                      0                   33        0.196        0.000                      0                   33        4.600        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.061ns (45.514%)  route 1.270ns (54.486%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.225 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.225    count_reg[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.376 r  count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.349     6.725    data0[28]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.120     6.845 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     6.845    count[28]
    SLICE_X3Y98          FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  count_reg[28]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.033    14.487    count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.143ns (48.023%)  route 1.237ns (51.977%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.225 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.225    count_reg[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.279 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.279    count_reg[28]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.444 r  count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.316     6.760    data0[30]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.134     6.894 r  count[30]_i_1/O
                         net (fo=1, routed)           0.000     6.894    count[30]
    SLICE_X3Y99          FDCE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[30]/C
                         clock pessimism              0.374    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.058    14.537    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 1.075ns (45.869%)  route 1.269ns (54.131%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.225 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.225    count_reg[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.279 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.279    count_reg[28]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.387 r  count_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.348     6.735    data0[29]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.123     6.858 r  count[29]_i_1/O
                         net (fo=1, routed)           0.000     6.858    count[29]
    SLICE_X3Y99          FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[29]/C
                         clock pessimism              0.374    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.034    14.513    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 1.083ns (46.658%)  route 1.238ns (53.342%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.225 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.225    count_reg[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.279 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.279    count_reg[28]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.391 r  count_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.317     6.708    data0[31]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.127     6.835 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     6.835    count[31]
    SLICE_X3Y99          FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[31]/C
                         clock pessimism              0.374    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.034    14.513    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.899ns (39.334%)  route 1.387ns (60.666%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.214 r  count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.466     6.680    data0[16]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.120     6.800 r  count[16]_i_1/O
                         net (fo=1, routed)           0.000     6.800    count[16]
    SLICE_X3Y95          FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.034    14.488    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.007ns (44.222%)  route 1.270ns (55.778%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.322 r  count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.349     6.671    data0[24]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.120     6.791 r  count[24]_i_1/O
                         net (fo=1, routed)           0.000     6.791    count[24]
    SLICE_X3Y97          FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.033    14.487    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.967ns (43.364%)  route 1.263ns (56.636%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.279 r  count_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.342     6.621    data0[21]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.123     6.744 r  count[21]_i_1/O
                         net (fo=1, routed)           0.000     6.744    count[21]
    SLICE_X3Y97          FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.034    14.488    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.953ns (42.918%)  route 1.268ns (57.082%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.268 r  count_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.347     6.615    data0[20]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.120     6.735 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     6.735    count[20]
    SLICE_X3Y96          FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.034    14.488    count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.975ns (44.095%)  route 1.236ns (55.905%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.283 r  count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.315     6.598    data0[23]
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.127     6.725 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     6.725    count[23]
    SLICE_X1Y97          FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.033    14.487    count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 1.029ns (46.548%)  route 1.182ns (53.452%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.514    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.223     4.737 r  count_reg[0]/Q
                         net (fo=34, routed)          0.921     5.658    count_reg_n_0_[0]
    SLICE_X2Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.955 r  count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.955    count_reg[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.009 r  count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.009    count_reg[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.063    count_reg[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.117    count_reg[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.171 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.171    count_reg[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.225 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.225    count_reg[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.337 r  count_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.261     6.598    data0[27]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.127     6.725 r  count[27]_i_1/O
                         net (fo=1, routed)           0.000     6.725    count[27]
    SLICE_X3Y98          FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.377    14.140    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  count_reg[27]/C
                         clock pessimism              0.349    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.034    14.488    count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.367%)  route 0.142ns (52.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.142     2.142    count_reg_n_0_[0]
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.028     2.170 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.170    count[28]
    SLICE_X3Y98          FDCE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  count_reg[28]/C
                         clock pessimism             -0.445     1.914    
    SLICE_X3Y98          FDCE (Hold_fdce_C_D)         0.060     1.974    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 audPWM_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audPWM_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.665     1.899    clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  audPWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.100     1.999 r  audPWM_reg/Q
                         net (fo=2, routed)           0.136     2.135    audPWM_OBUF
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.028     2.163 r  audPWM_i_1/O
                         net (fo=1, routed)           0.000     2.163    audPWM_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  audPWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.885     2.358    clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  audPWM_reg/C
                         clock pessimism             -0.459     1.899    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.060     1.959    audPWM_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.527%)  route 0.153ns (54.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.153     2.153    count_reg_n_0_[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.181 r  count[25]_i_1/O
                         net (fo=1, routed)           0.000     2.181    count[25]
    SLICE_X3Y99          FDCE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[25]/C
                         clock pessimism             -0.459     1.900    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.060     1.960    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.875%)  route 0.193ns (60.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.193     2.193    count_reg_n_0_[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.221 r  count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.221    count[29]
    SLICE_X3Y99          FDCE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[29]/C
                         clock pessimism             -0.459     1.900    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.061     1.961    count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.875%)  route 0.193ns (60.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.193     2.193    count_reg_n_0_[0]
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.028     2.221 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.221    count[31]
    SLICE_X3Y99          FDCE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[31]/C
                         clock pessimism             -0.459     1.900    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.061     1.961    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.607%)  route 0.231ns (64.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.231     2.231    count_reg_n_0_[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I0_O)        0.028     2.259 r  count[26]_i_1/O
                         net (fo=1, routed)           0.000     2.259    count[26]
    SLICE_X1Y98          FDCE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  count_reg[26]/C
                         clock pessimism             -0.445     1.914    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.060     1.974    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.156ns (43.333%)  route 0.204ns (56.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[31]/Q
                         net (fo=2, routed)           0.127     2.126    count_reg_n_0_[31]
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.028     2.154 r  count[31]_i_5/O
                         net (fo=33, routed)          0.077     2.232    count[31]_i_5_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.028     2.260 r  count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.260    count[27]
    SLICE_X3Y98          FDCE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.886     2.359    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  count_reg[27]/C
                         clock pessimism             -0.445     1.914    
    SLICE_X3Y98          FDCE (Hold_fdce_C_D)         0.060     1.974    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.156ns (43.076%)  route 0.206ns (56.924%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.665     1.899    clk_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.100     1.999 r  count_reg[10]/Q
                         net (fo=2, routed)           0.097     2.096    count_reg_n_0_[10]
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.028     2.124 r  count[31]_i_3/O
                         net (fo=33, routed)          0.109     2.233    count[31]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.028     2.261 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.261    count[9]
    SLICE_X3Y94          FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.885     2.358    clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  count_reg[9]/C
                         clock pessimism             -0.445     1.913    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.061     1.974    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.073%)  route 0.237ns (64.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.237     2.237    count_reg_n_0_[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.028     2.265 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.265    count[19]
    SLICE_X3Y96          FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.885     2.358    clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  count_reg[19]/C
                         clock pessimism             -0.445     1.913    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.061     1.974    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.882%)  route 0.239ns (65.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.666     1.900    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.100     2.000 r  count_reg[0]/Q
                         net (fo=34, routed)          0.239     2.239    count_reg_n_0_[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.028     2.267 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.267    count[20]
    SLICE_X3Y96          FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.885     2.358    clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.445     1.913    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.061     1.974    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X3Y99    count_reg[30]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y95    audPWM_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X3Y99    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y94    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X3Y94    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y94    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X1Y95    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X3Y95    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X3Y95    count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X3Y99    count_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X3Y99    count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y95    audPWM_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y95    audPWM_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y99    count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y99    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y94    count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y94    count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y94    count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y94    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y92    count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y92    count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y92    count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y95    audPWM_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y99    count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y94    count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y94    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y94    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X1Y95    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X3Y95    count_reg[14]/C



