#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 28 19:01:33 2017
# Process ID: 9436
# Current directory: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.runs/synth_1/toplevel.vds
# Journal file: C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 303.547 ; gain = 96.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/toplevel.vhd:42]
INFO: [Synth 8-3491] module 'BinaryToSevenSegment' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:34' bound to instance 'SevenSegmentDriver' of component 'BinaryToSevenSegment' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/toplevel.vhd:65]
INFO: [Synth 8-638] synthesizing module 'BinaryToSevenSegment' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'BinaryToSevenSegment' (1#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:41]
INFO: [Synth 8-3491] module 'adder8bit' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:34' bound to instance 'ADDER' of component 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/toplevel.vhd:70]
INFO: [Synth 8-638] synthesizing module 'adder8bit' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:41]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:57]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:58]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:60]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'adder8bit' (3#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/adder8bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (4#1) [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/new/toplevel.vhd:42]
WARNING: [Synth 8-3917] design toplevel has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 340.992 ; gain = 133.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 340.992 ; gain = 133.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 632.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_1khz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1khz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'bcd_digit_reg' [C:/Users/username/Desktop/HardwareDesignFall2017/InClassExamples/Adder8bit/Adder8bit.srcs/sources_1/imports/new/BinaryToSevenSegment.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BinaryToSevenSegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 45    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 3     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SevenSegmentDriver/clk_1khz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design toplevel has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design toplevel has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 632.785 ; gain = 425.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/an_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/an_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/an_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/an_reg[0]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/bcd_digit_reg[3]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/bcd_digit_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/bcd_digit_reg[1]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (SevenSegmentDriver/bcd_digit_reg[0]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 632.785 ; gain = 425.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.785 ; gain = 425.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     7|
|5     |LUT3   |     6|
|6     |LUT4   |    11|
|7     |LUT5   |     5|
|8     |LUT6   |    17|
|9     |FDRE   |    19|
|10    |IBUF   |    17|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |   130|
|2     |  SevenSegmentDriver |BinaryToSevenSegment |    62|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 632.785 ; gain = 114.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 632.785 ; gain = 425.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 632.785 ; gain = 409.246
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 632.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 19:02:20 2017...
