{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../AES_encryption.gen/sources_1/bd/AES_wiring",
      "name": "AES_wiring",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "MixColumns_0": "",
      "Display_Manager_0": "",
      "inputs_0": "",
      "mux_0": "",
      "StateMachine_AES_0": "",
      "ShiftRowns_0": "",
      "SubBytes_0": "",
      "SevenSegCA_0": "",
      "SevenSegCA_1": "",
      "xlconcat_0": ""
    },
    "ports": {
      "SEG": {
        "type": "data",
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "sel_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "SelInput": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "3"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "4000000"
          }
        }
      },
      "rst": {
        "direction": "I"
      },
      "Show": {
        "direction": "I"
      }
    },
    "components": {
      "MixColumns_0": {
        "vlnv": "xilinx.com:module_ref:MixColumns:1.0",
        "xci_name": "AES_wiring_MixColumns_0_0",
        "xci_path": "ip\\AES_wiring_MixColumns_0_0\\AES_wiring_MixColumns_0_0.xci",
        "inst_hier_path": "MixColumns_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MixColumns",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "done": {
            "direction": "O"
          },
          "output": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "Display_Manager_0": {
        "vlnv": "xilinx.com:module_ref:Display_Manager:1.0",
        "xci_name": "AES_wiring_Display_Manager_0_0",
        "xci_path": "ip\\AES_wiring_Display_Manager_0_0\\AES_wiring_Display_Manager_0_0.xci",
        "inst_hier_path": "Display_Manager_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Display_Manager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ready": {
            "direction": "I"
          },
          "show": {
            "direction": "I"
          },
          "Cresult": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "seg": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "inputs_0": {
        "vlnv": "xilinx.com:module_ref:inputs:1.0",
        "xci_name": "AES_wiring_inputs_0_0",
        "xci_path": "ip\\AES_wiring_inputs_0_0\\AES_wiring_inputs_0_0.xci",
        "inst_hier_path": "inputs_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "inputs",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "currIn": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "AES_wiring_mux_0_0",
        "xci_path": "ip\\AES_wiring_mux_0_0\\AES_wiring_mux_0_0.xci",
        "inst_hier_path": "mux_0",
        "parameters": {
          "N": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "outM": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "StateMachine_AES_0": {
        "vlnv": "xilinx.com:module_ref:StateMachine_AES:1.0",
        "xci_name": "AES_wiring_StateMachine_AES_0_0",
        "xci_path": "ip\\AES_wiring_StateMachine_AES_0_0\\AES_wiring_StateMachine_AES_0_0.xci",
        "inst_hier_path": "StateMachine_AES_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateMachine_AES",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "done": {
            "direction": "O"
          },
          "muxIn": {
            "direction": "O"
          },
          "rstO": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ShiftRowns_0": {
        "vlnv": "xilinx.com:module_ref:ShiftRowns:1.0",
        "xci_name": "AES_wiring_ShiftRowns_0_0",
        "xci_path": "ip\\AES_wiring_ShiftRowns_0_0\\AES_wiring_ShiftRowns_0_0.xci",
        "inst_hier_path": "ShiftRowns_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ShiftRowns",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "output": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "SubBytes_0": {
        "vlnv": "xilinx.com:module_ref:SubBytes:1.0",
        "xci_name": "AES_wiring_SubBytes_0_0",
        "xci_path": "ip\\AES_wiring_SubBytes_0_0\\AES_wiring_SubBytes_0_0.xci",
        "inst_hier_path": "SubBytes_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SubBytes",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      },
      "SevenSegCA_0": {
        "vlnv": "xilinx.com:module_ref:SevenSegCA:1.0",
        "xci_name": "AES_wiring_SevenSegCA_0_0",
        "xci_path": "ip\\AES_wiring_SevenSegCA_0_0\\AES_wiring_SevenSegCA_0_0.xci",
        "inst_hier_path": "SevenSegCA_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SevenSegCA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "SevenSegCA_1": {
        "vlnv": "xilinx.com:module_ref:SevenSegCA:1.0",
        "xci_name": "AES_wiring_SevenSegCA_1_0",
        "xci_path": "ip\\AES_wiring_SevenSegCA_1_0\\AES_wiring_SevenSegCA_1_0.xci",
        "inst_hier_path": "SevenSegCA_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SevenSegCA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "AES_wiring_xlconcat_0_0",
        "xci_path": "ip\\AES_wiring_xlconcat_0_0\\AES_wiring_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "7"
          },
          "IN1_WIDTH": {
            "value": "7"
          }
        }
      }
    },
    "nets": {
      "Display_Manager_0_seg": {
        "ports": [
          "Display_Manager_0/seg",
          "SEG"
        ]
      },
      "Display_Manager_0_sel": {
        "ports": [
          "Display_Manager_0/sel",
          "sel_0"
        ]
      },
      "SelInput_1": {
        "ports": [
          "SelInput",
          "inputs_0/sel"
        ]
      },
      "SevenSegCA_0_Output": {
        "ports": [
          "SevenSegCA_0/Output",
          "xlconcat_0/In0"
        ]
      },
      "SevenSegCA_1_Output": {
        "ports": [
          "SevenSegCA_1/Output",
          "xlconcat_0/In1"
        ]
      },
      "ShiftRowns_0_output": {
        "ports": [
          "ShiftRowns_0/output",
          "MixColumns_0/input"
        ]
      },
      "Show_1": {
        "ports": [
          "Show",
          "Display_Manager_0/show"
        ]
      },
      "StateMachine_AES_0_done": {
        "ports": [
          "StateMachine_AES_0/done",
          "Display_Manager_0/ready"
        ]
      },
      "StateMachine_AES_0_muxIn": {
        "ports": [
          "StateMachine_AES_0/muxIn",
          "mux_0/sel"
        ]
      },
      "SubBytes_0_Output": {
        "ports": [
          "SubBytes_0/Output",
          "ShiftRowns_0/input"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "Display_Manager_0/clk",
          "MixColumns_0/clk",
          "ShiftRowns_0/clk",
          "StateMachine_AES_0/clk"
        ]
      },
      "inputs_0_currIn": {
        "ports": [
          "inputs_0/currIn",
          "mux_0/in1"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "StateMachine_AES_0/rst"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Display_Manager_0/Cresult"
        ]
      }
    }
  }
}