TRACE::2024-06-15.15:25:42::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:42::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:42::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:42::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:42::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-15.15:25:43::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-06-15.15:25:43::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper"
		}]
}
TRACE::2024-06-15.15:25:43::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-06-15.15:25:43::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:25:43::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:25:43::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:43::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:43::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:43::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:43::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-06-15.15:25:43::SCWPlatform::Generating the sources  .
TRACE::2024-06-15.15:25:43::SCWBDomain::Generating boot domain sources.
TRACE::2024-06-15.15:25:43::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:43::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:43::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-15.15:25:43::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::mss does not exists at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::Creating sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::Adding the swdes entry, created swdb D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::updating the scw layer changes to swdes at   D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::Writing mss at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:43::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-06-15.15:25:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-15.15:25:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-15.15:25:43::SCWBDomain::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-06-15.15:25:46::SCWPlatform::Generating sources Done.
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-15.15:25:46::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::mss exists loading the mss file  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Opened the sw design from mss  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Adding the swdes entry D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-06-15.15:25:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-15.15:25:46::SCWMssOS::Opened the sw design.  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:46::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-15.15:25:46::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:46::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:25:46::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:25:46::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:46::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:46::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:46::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::mss does not exists at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Creating sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Adding the swdes entry, created swdb D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::updating the scw layer changes to swdes at   D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Writing mss at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:46::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:25:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-15.15:25:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-15.15:25:46::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:25:46::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-06-15.15:25:47::SCWMssOS::Writing the mss file completed D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-15.15:25:47::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-06-15.15:25:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-15.15:25:47::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-06-15.15:25:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-06-15.15:25:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-06-15.15:25:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-15.15:25:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-06-15.15:25:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:25:47::SCWSystem::Not a boot domain 
LOG::2024-06-15.15:25:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:25:47::SCWDomain::Generating domain artifcats
TRACE::2024-06-15.15:25:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-06-15.15:25:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:25:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:25:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-15.15:25:47::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:25:47::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying to export directory.
TRACE::2024-06-15.15:25:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-15.15:25:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-06-15.15:25:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-06-15.15:25:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:25:47::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-06-15.15:25:47::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-06-15.15:25:47::SCWPlatform::Started preparing the platform 
TRACE::2024-06-15.15:25:47::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-06-15.15:25:47::SCWSystem::dir created 
TRACE::2024-06-15.15:25:47::SCWSystem::Writing the bif 
TRACE::2024-06-15.15:25:47::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-15.15:25:47::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-15.15:25:47::SCWPlatform::Completed generating the platform
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-15.15:25:47::SCWPlatform::updated the xpfm file.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-15.15:25:47::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-06-15.15:25:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-15.15:25:47::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-06-15.15:25:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:25:47::SCWDomain::Generating domain artifcats
TRACE::2024-06-15.15:25:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-06-15.15:25:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:25:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:25:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-15.15:25:47::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:25:47::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-15.15:25:47::SCWMssOS::Copying to export directory.
TRACE::2024-06-15.15:25:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-15.15:25:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-06-15.15:25:47::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-06-15.15:25:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:25:47::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-06-15.15:25:47::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-06-15.15:25:47::SCWPlatform::Started preparing the platform 
TRACE::2024-06-15.15:25:47::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-06-15.15:25:47::SCWSystem::dir created 
TRACE::2024-06-15.15:25:47::SCWSystem::Writing the bif 
TRACE::2024-06-15.15:25:47::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-15.15:25:47::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-15.15:25:47::SCWPlatform::Completed generating the platform
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:25:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:25:47::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:25:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:25:47::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:25:47::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-15.15:25:47::SCWPlatform::updated the xpfm file.
LOG::2024-06-15.15:26:05::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-06-15.15:26:05::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-15.15:26:05::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-06-15.15:26:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-06-15.15:26:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-06-15.15:26:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-15.15:26:05::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-06-15.15:26:05::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:05::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:05::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:05::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:05::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:05::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:05::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:05::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:05::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:05::SCWBDomain::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-06-15.15:26:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:26:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-15.15:26:05::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-06-15.15:26:05::SCWBDomain::make: Entering directory 'D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zy
TRACE::2024-06-15.15:26:05::SCWBDomain::nq_fsbl_bsp'

TRACE::2024-06-15.15:26:05::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-06-15.15:26:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:26:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:26:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:26:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:26:05::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:26:05::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:26:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:26:06::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:26:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:26:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:26:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:26:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:26:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-06-15.15:26:07::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:26:07::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:26:07::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:26:07::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:26:07::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:26:07::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:26:07::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:26:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:26:07::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:26:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:26:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-06-15.15:26:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-06-15.15:26:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:26:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:26:07::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:26:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:26:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:26:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:26:07::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:26:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:26:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-15.15:26:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-06-15.15:26:07::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:26:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:08::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-06-15.15:26:08::SCWBDomain::make --no-print-directory archive

TRACE::2024-06-15.15:26:08::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-06-15.15:26:08::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-06-15.15:26:08::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:26:08::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-06-15.15:26:08::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-06-15.15:26:08::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-06-15.15:26:08::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-06-15.15:26:08::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-06-15.15:26:08::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-06-15.15:26:08::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-06-15.15:26:08::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:26:08::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2024-06-15.15:26:08::SCWBDomain::_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cor
TRACE::2024-06-15.15:26:08::SCWBDomain::texa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps
TRACE::2024-06-15.15:26:08::SCWBDomain::7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil
TRACE::2024-06-15.15:26:08::SCWBDomain::_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:26:08::SCWBDomain::xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_c
TRACE::2024-06-15.15:26:08::SCWBDomain::ortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_co
TRACE::2024-06-15.15:26:08::SCWBDomain::rtexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2024-06-15.15:26:08::SCWBDomain::g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:26:08::SCWBDomain::b/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa
TRACE::2024-06-15.15:26:08::SCWBDomain::9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2024-06-15.15:26:08::SCWBDomain::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-06-15.15:26:08::SCWBDomain::'Finished building libraries'

TRACE::2024-06-15.15:26:08::SCWBDomain::make: Leaving directory 'D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zyn
TRACE::2024-06-15.15:26:08::SCWBDomain::q_fsbl_bsp'

TRACE::2024-06-15.15:26:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-06-15.15:26:08::SCWBDomain::exa9_0/include -I.

TRACE::2024-06-15.15:26:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:26:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:26:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:26:08::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-06-15.15:26:09::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:26:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-06-15.15:26:09::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:26:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:26:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:26:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-06-15.15:26:09::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:26:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:26:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-06-15.15:26:09::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:26:10::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-06-15.15:26:10::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-06-15.15:26:10::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-06-15.15:26:10::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2024-06-15.15:26:10::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2024-06-15.15:26:10::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:26:10::SCWSystem::Not a boot domain 
LOG::2024-06-15.15:26:10::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:26:10::SCWDomain::Generating domain artifcats
TRACE::2024-06-15.15:26:10::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-15.15:26:10::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-06-15.15:26:10::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-06-15.15:26:10::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-15.15:26:10::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:10::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:10::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:10::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:10::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:10::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:10::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:10::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:10::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:10::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:26:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:26:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-15.15:26:10::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:26:10::SCWMssOS::doing bsp build ... 
TRACE::2024-06-15.15:26:10::SCWMssOS::System Command Ran  D: & cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-06-15.15:26:10::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-06-15.15:26:10::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-06-15.15:26:10::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:26:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:26:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:26:10::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:26:10::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:26:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:26:10::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:26:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:26:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:26:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:26:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:26:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:26:10::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-06-15.15:26:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-06-15.15:26:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:26:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:26:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:26:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:26:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:26:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:26:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:26:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:26:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:26:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:26:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-15.15:26:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-06-15.15:26:10::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:26:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:26:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:26:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:26:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-06-15.15:26:11::SCWMssOS::make --no-print-directory archive

TRACE::2024-06-15.15:26:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-06-15.15:26:11::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-06-15.15:26:11::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:26:11::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-06-15.15:26:11::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-06-15.15:26:11::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-06-15.15:26:11::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-06-15.15:26:11::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-06-15.15:26:11::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-06-15.15:26:11::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-06-15.15:26:11::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:26:11::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2024-06-15.15:26:11::SCWMssOS::_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cor
TRACE::2024-06-15.15:26:11::SCWMssOS::texa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps
TRACE::2024-06-15.15:26:11::SCWMssOS::7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil
TRACE::2024-06-15.15:26:11::SCWMssOS::_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:26:11::SCWMssOS::xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_c
TRACE::2024-06-15.15:26:11::SCWMssOS::ortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_co
TRACE::2024-06-15.15:26:11::SCWMssOS::rtexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2024-06-15.15:26:11::SCWMssOS::g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:26:11::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa
TRACE::2024-06-15.15:26:11::SCWMssOS::9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2024-06-15.15:26:11::SCWMssOS::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-06-15.15:26:11::SCWMssOS::'Finished building libraries'

TRACE::2024-06-15.15:26:12::SCWMssOS::Copying to export directory.
TRACE::2024-06-15.15:26:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-15.15:26:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-15.15:26:12::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:26:12::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-06-15.15:26:12::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-06-15.15:26:12::SCWPlatform::Started preparing the platform 
TRACE::2024-06-15.15:26:12::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-06-15.15:26:12::SCWSystem::dir created 
TRACE::2024-06-15.15:26:12::SCWSystem::Writing the bif 
TRACE::2024-06-15.15:26:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-15.15:26:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-15.15:26:12::SCWPlatform::Completed generating the platform
TRACE::2024-06-15.15:26:12::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:26:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:26:12::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:26:12::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:26:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:26:12::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-15.15:26:12::SCWPlatform::updated the xpfm file.
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:26:12::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:26:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:26:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-06-15.15:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:26:12::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:26:12::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:26:12::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:53::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:53::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:53::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:53::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:53::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWReader::Active system found as  system_wrapper
TRACE::2024-06-15.15:39:54::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-06-15.15:39:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:39:54::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:39:54::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-15.15:39:54::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::mss exists loading the mss file  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Opened the sw design from mss  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Adding the swdes entry D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-06-15.15:39:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-15.15:39:54::SCWMssOS::Opened the sw design.  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:39:54::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:39:54::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-06-15.15:39:54::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:39:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:39:54::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:39:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-15.15:39:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:39:54::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWReader::No isolation master present  
TRACE::2024-06-15.15:39:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:39:54::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:39:54::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:39:54::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::mss exists loading the mss file  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Opened the sw design from mss  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Adding the swdes entry D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-06-15.15:39:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-15.15:39:54::SCWMssOS::Opened the sw design.  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:39:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:39:54::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:39:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-15.15:39:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:39:54::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:39:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:39:54::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:39:54::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:39:54::SCWReader::No isolation master present  
TRACE::2024-06-15.15:39:54::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:39:54::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:39:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-06-15.15:39:54::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2024-06-15.15:39:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2024-06-15.15:39:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2024-06-15.15:39:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s clean 

TRACE::2024-06-15.15:39:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2024-06-15.15:39:55::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-06-15.15:39:55::SCWMssOS::cleaning the bsp 
TRACE::2024-06-15.15:39:55::SCWMssOS::System Command Ran  D: & cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2024-06-15.15:39:55::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-06-15.15:39:59::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:39:59::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:39:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:39:59::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:40:05::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:40:06::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:40:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:40:06::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:41:16::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:41:16::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:41:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:41:16::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:41:21::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:41:21::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:41:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:41:21::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:41:30::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:41:30::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:41:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:41:30::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:41:42::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:41:43::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:41:43::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:41:43::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:41:48::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2024-06-15.15:41:48::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-06-15.15:41:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-06-15.15:41:48::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-06-15.15:47:17::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:17::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:17::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:17::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:17::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWReader::Active system found as  system_wrapper
TRACE::2024-06-15.15:47:18::SCWReader::Handling sysconfig system_wrapper
TRACE::2024-06-15.15:47:18::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:47:18::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:47:18::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-15.15:47:18::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::mss exists loading the mss file  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Opened the sw design from mss  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Adding the swdes entry D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-06-15.15:47:18::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-15.15:47:18::SCWMssOS::Opened the sw design.  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-06-15.15:47:18::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:47:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:47:18::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:47:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-15.15:47:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWReader::No isolation master present  
TRACE::2024-06-15.15:47:18::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-15.15:47:18::SCWDomain:: Using the QEMU Data from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-06-15.15:47:18::SCWDomain:: Using the QEMU args  from install at  : C:/Software/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::No sw design opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::mss exists loading the mss file  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Opened the sw design from mss  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Adding the swdes entry D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-06-15.15:47:18::SCWMssOS::updating the scw layer about changes
TRACE::2024-06-15.15:47:18::SCWMssOS::Opened the sw design.  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:47:18::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:47:18::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:47:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-06-15.15:47:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWReader::No isolation master present  
LOG::2024-06-15.15:47:18::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-15.15:47:18::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2024-06-15.15:47:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-06-15.15:47:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-06-15.15:47:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-15.15:47:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:18::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:18::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:18::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:18::SCWBDomain::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-06-15.15:47:18::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:47:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-06-15.15:47:18::SCWBDomain::System Command Ran  D:&  cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-06-15.15:47:18::SCWBDomain::make: Entering directory 'D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zy
TRACE::2024-06-15.15:47:18::SCWBDomain::nq_fsbl_bsp'

TRACE::2024-06-15.15:47:18::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-06-15.15:47:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:47:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:47:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:47:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:47:19::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:47:19::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:47:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:47:19::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:47:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:47:19::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:47:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:47:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-06-15.15:47:19::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:47:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:47:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:47:19::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:47:19::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:47:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:47:19::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:47:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:47:19::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:47:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:47:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-06-15.15:47:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-06-15.15:47:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:47:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:47:19::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:47:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:47:19::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:47:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:47:19::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:47:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:47:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-15.15:47:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-06-15.15:47:19::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_0/src"

TRACE::2024-06-15.15:47:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:20::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-06-15.15:47:20::SCWBDomain::make --no-print-directory archive

TRACE::2024-06-15.15:47:20::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-06-15.15:47:20::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-06-15.15:47:20::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:47:20::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-06-15.15:47:20::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-06-15.15:47:20::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-06-15.15:47:20::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-06-15.15:47:20::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-06-15.15:47:20::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-06-15.15:47:20::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-06-15.15:47:20::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:47:20::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2024-06-15.15:47:20::SCWBDomain::_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cor
TRACE::2024-06-15.15:47:20::SCWBDomain::texa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps
TRACE::2024-06-15.15:47:20::SCWBDomain::7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil
TRACE::2024-06-15.15:47:20::SCWBDomain::_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:47:20::SCWBDomain::xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_c
TRACE::2024-06-15.15:47:20::SCWBDomain::ortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_co
TRACE::2024-06-15.15:47:20::SCWBDomain::rtexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2024-06-15.15:47:20::SCWBDomain::g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:47:20::SCWBDomain::b/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa
TRACE::2024-06-15.15:47:20::SCWBDomain::9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2024-06-15.15:47:20::SCWBDomain::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-06-15.15:47:20::SCWBDomain::'Finished building libraries'

TRACE::2024-06-15.15:47:20::SCWBDomain::make: Leaving directory 'D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zyn
TRACE::2024-06-15.15:47:20::SCWBDomain::q_fsbl_bsp'

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-06-15.15:47:21::SCWBDomain::exa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:47:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-06-15.15:47:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:47:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-06-15.15:47:21::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:47:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:47:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-06-15.15:47:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:47:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-06-15.15:47:21::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:47:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-06-15.15:47:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-06-15.15:47:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-06-15.15:47:22::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-06-15.15:47:22::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-06-15.15:47:22::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-06-15.15:47:22::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-06-15.15:47:22::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2024-06-15.15:47:22::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2024-06-15.15:47:22::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:47:22::SCWSystem::Not a boot domain 
LOG::2024-06-15.15:47:22::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:47:22::SCWDomain::Generating domain artifcats
TRACE::2024-06-15.15:47:22::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-15.15:47:22::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2024-06-15.15:47:22::SCWMssOS::Copying the qemu file from  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-06-15.15:47:22::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-15.15:47:22::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:22::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:22::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:22::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:22::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:22::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:22::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:22::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:22::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:22::SCWMssOS::Completed writing the mss file at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-06-15.15:47:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-15.15:47:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-15.15:47:22::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-06-15.15:47:22::SCWMssOS::doing bsp build ... 
TRACE::2024-06-15.15:47:22::SCWMssOS::System Command Ran  D: & cd  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-06-15.15:47:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-06-15.15:47:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-06-15.15:47:22::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-06-15.15:47:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-06-15.15:47:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-06-15.15:47:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-06-15.15:47:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-06-15.15:47:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-06-15.15:47:22::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:47:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:47:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:47:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:47:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-06-15.15:47:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-06-15.15:47:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-06-15.15:47:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-06-15.15:47:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-06-15.15:47:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-06-15.15:47:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:47:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:47:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_1/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-06-15.15:47:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-06-15.15:47:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_1/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-06-15.15:47:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-06-15.15:47:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-06-15.15:47:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-06-15.15:47:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_12/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-06-15.15:47:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-06-15.15:47:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2024-06-15.15:47:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-06-15.15:47:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-06-15.15:47:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-06-15.15:47:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-06-15.15:47:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-06-15.15:47:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-06-15.15:47:23::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-06-15.15:47:23::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:47:23::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-06-15.15:47:23::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-06-15.15:47:23::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-06-15.15:47:23::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-06-15.15:47:23::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-06-15.15:47:23::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-06-15.15:47:23::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-06-15.15:47:23::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:47:23::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2024-06-15.15:47:23::SCWMssOS::_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cor
TRACE::2024-06-15.15:47:23::SCWMssOS::texa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps
TRACE::2024-06-15.15:47:23::SCWMssOS::7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil
TRACE::2024-06-15.15:47:23::SCWMssOS::_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/
TRACE::2024-06-15.15:47:23::SCWMssOS::xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_c
TRACE::2024-06-15.15:47:23::SCWMssOS::ortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_co
TRACE::2024-06-15.15:47:23::SCWMssOS::rtexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2024-06-15.15:47:23::SCWMssOS::g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/li
TRACE::2024-06-15.15:47:23::SCWMssOS::b/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa
TRACE::2024-06-15.15:47:23::SCWMssOS::9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9
TRACE::2024-06-15.15:47:23::SCWMssOS::_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-06-15.15:47:23::SCWMssOS::'Finished building libraries'

TRACE::2024-06-15.15:47:23::SCWMssOS::Copying to export directory.
TRACE::2024-06-15.15:47:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-15.15:47:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-15.15:47:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-06-15.15:47:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2024-06-15.15:47:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Started preparing the platform 
TRACE::2024-06-15.15:47:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2024-06-15.15:47:24::SCWSystem::dir created 
TRACE::2024-06-15.15:47:24::SCWSystem::Writing the bif 
TRACE::2024-06-15.15:47:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-15.15:47:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-15.15:47:24::SCWPlatform::Completed generating the platform
TRACE::2024-06-15.15:47:24::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:47:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:47:24::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:47:24::SCWMssOS::Saving the mss changes D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-15.15:47:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-15.15:47:24::SCWMssOS::Commit changes completed.
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:24::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:24::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:24::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:24::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:24::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:24::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"32df2be7adceb25d089fd95529725915",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0dc3b91016e6e17113f8aa0b8eca4cea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-15.15:47:24::SCWPlatform::updated the xpfm file.
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to open the hw design at D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA given D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA absoulate path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform::DSA directory D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw
TRACE::2024-06-15.15:47:24::SCWPlatform:: Platform Path D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2024-06-15.15:47:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-06-15.15:47:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-06-15.15:47:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-15.15:47:24::SCWMssOS::Checking the sw design at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-06-15.15:47:24::SCWMssOS::DEBUG:  swdes dump  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-06-15.15:47:24::SCWMssOS::Sw design exists and opened at  D:/project_vllogic/vllink_zynq7ext/board_zynq7ext/test/03_ddr3_uart/vitis/system_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
