To implement a dual-port (separate read and write lines) asynchronous read SRAM of size 16x8bit in Verilog.
