$date
	Sun Oct 23 05:55:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1007591
b1010 !
1"
#1007594
b1010 &
b1010 %
1$
#1007595
0"
#1007598
b101 &
b101 %
#1007602
b10000 &
b10000 %
#1007606
b1000 &
b1000 %
#1007610
b100 &
b100 %
#1007614
b10 &
b10 %
#1007618
b1 &
b1 %
1#
#1007622
b0 &
0#
b0 %
0$
#2009005
b101 !
1"
#2009006
b101 &
b101 %
1$
#2009007
0"
#2009010
b10000 &
b10000 %
#2009014
b1000 &
b1000 %
#2009018
b100 &
b100 %
#2009022
b10 &
b10 %
#2009026
b1 &
b1 %
1#
#2009030
b0 &
0#
b0 %
0$
#2964024
b1111 !
1"
#2964026
b1111 &
b1111 %
1$
#2964027
0"
#2964030
b101110 &
b101110 %
#2964034
b10111 &
b10111 %
#2964038
b1000110 &
b1000110 %
#2964042
b100011 &
b100011 %
#2964046
b1101010 &
b1101010 %
#2964050
b110101 &
b110101 %
#2964054
b10100000 &
b10100000 %
#2964058
b1010000 &
b1010000 %
#2964062
b101000 &
b101000 %
#2964066
b10100 &
b10100 %
#2964070
b1010 &
b1010 %
#2964074
b101 &
b101 %
#2964078
b10000 &
b10000 %
#2964082
b1000 &
b1000 %
#2964086
b100 &
b100 %
#2964090
b10 &
b10 %
#2964094
b1 &
1#
b1 %
#2964098
b0 &
b0 %
0#
0$
#4500012
