#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 26 09:24:24 2019
# Process ID: 2744
# Current directory: /home/petr/Projects/zedboard/wrk/axi_to_spi/tcl
# Command line: vivado -mode batch -source axitest_batch.tcl
# Log file: /home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/vivado.log
# Journal file: /home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/vivado.jou
#-----------------------------------------------------------
source axitest_batch.tcl
# set outputDir ../vivado_axitest/_output             
# file mkdir $outputDir
# set_part xc7z020clg484-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7z020clg484-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl -vhdl2008 ../src/hdl/top_modules/top_axitest_zdb.vhd
# read_vhdl -vhdl2008 ../src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd
# read_vhdl -vhdl2008 ../src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/spi_tx_engine.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/dividerXbit.vhd
# read_vhdl -vhdl2008 ../src/hdl/utils/reset_a2s.vhd
# read_ip ../src/ip/jtag_axi_0/jtag_axi_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
read_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.180 ; gain = 0.000 ; free physical = 157 ; free virtual = 8501
# read_ip ../src/ip/ila_0/ila_0.xci
# read_xdc ../src/constr/zdb_master.xdc
# read_xdc ../src/constr/debug.xdc
# synth_design -top top_axitest_zdb
Command: synth_design -top top_axitest_zdb
Starting synth_design
Using part: xc7z020clg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/jtag_axi_0.xci
/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_0.xci

WARNING: [IP_Flow 19-2162] IP 'jtag_axi_0' is locked:
* IP definition 'JTAG to AXI Master (1.2)' for IP 'jtag_axi_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2753 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.211 ; gain = 80.914 ; free physical = 136 ; free virtual = 8367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_axitest_zdb' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:49]
INFO: [Synth 8-638] synthesizing module 'reset_a2s' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/reset_a2s.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'reset_a2s' (1#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/reset_a2s.vhd:16]
INFO: [Synth 8-638] synthesizing module 'axi_four_reg_v1_0' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M_SPI_CLK_DIV bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_four_reg_v1_0_S_AXI' declared at '/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:5' bound to instance 'axi_four_reg_v1_0_S_AXI_inst' of component 'axi_four_reg_v1_0_S_AXI' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_four_reg_v1_0_S_AXI' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_four_reg_v1_0_S_AXI' (2#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0_S_AXI.vhd:91]
INFO: [Synth 8-638] synthesizing module 'dividerXbit' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/dividerXbit.vhd:18]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dividerXbit' (3#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/dividerXbit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'spi_tx_engine' [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/spi_tx_engine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'spi_tx_engine' (4#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/utils/spi_tx_engine.vhd:42]
WARNING: [Synth 8-3848] Net spi_ss in module/entity axi_four_reg_v1_0 does not have driver. [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'axi_four_reg_v1_0' (5#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/axi_spi_engine/axi_four_reg_v1_0.vhd:87]
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_0' [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/realtime/jtag_axi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_0' (6#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/realtime/jtag_axi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (7#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_four_reg_v1_0_int1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_a2s_1'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jtag_to_axil_inst'. This will prevent further optimization [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'top_axitest_zdb' (8#1) [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/hdl/top_modules/top_axitest_zdb.vhd:49]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.961 ; gain = 128.664 ; free physical = 196 ; free virtual = 8377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.961 ; gain = 128.664 ; free physical = 194 ; free virtual = 8377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1541.961 ; gain = 128.664 ; free physical = 194 ; free virtual = 8377
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_to_axil_inst'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/jtag_axi_0/jtag_axi_0_in_context.xdc] for cell 'jtag_to_axil_inst'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_1'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_1'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/zdb_master.xdc]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/zdb_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/zdb_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_axitest_zdb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_axitest_zdb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc:5]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_axitest_zdb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_axitest_zdb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.000 ; gain = 0.000 ; free physical = 151 ; free virtual = 8109
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.000 ; gain = 0.000 ; free physical = 151 ; free virtual = 8109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.000 ; gain = 0.000 ; free physical = 151 ; free virtual = 8109
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.000 ; gain = 0.000 ; free physical = 151 ; free virtual = 8109
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 160 ; free virtual = 8181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 160 ; free virtual = 8181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for jtag_to_axil_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_0_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 153 ; free virtual = 8180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'main_fsm_reg' in module 'spi_tx_engine'
INFO: [Synth 8-5544] ROM "spi_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_register" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              m_spi_idle |                               00 |                               00
           m_spi_data_in |                               01 |                               01
                m_spi_tx |                               10 |                               10
            m_spi_tx_end |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_fsm_reg' using encoding 'sequential' in module 'spi_tx_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 134 ; free virtual = 8172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_a2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_four_reg_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module dividerXbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module spi_tx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port spi_ss[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_four_reg_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_four_reg_v1_0_int1/\axi_four_reg_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 145 ; free virtual = 8162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 139 ; free virtual = 8035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1877.000 ; gain = 463.703 ; free physical = 138 ; free virtual = 8034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 155 ; free virtual = 8033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 143 ; free virtual = 8032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 143 ; free virtual = 8032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 143 ; free virtual = 8032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 142 ; free virtual = 8032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 142 ; free virtual = 8032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 142 ; free virtual = 8032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |jtag_axi_0    |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0      |     1|
|2     |jtag_axi_0 |     1|
|3     |BUFG       |     1|
|4     |LUT1       |     3|
|5     |LUT2       |     6|
|6     |LUT3       |    14|
|7     |LUT4       |    24|
|8     |LUT5       |     3|
|9     |LUT6       |    33|
|10    |FDCE       |    15|
|11    |FDPE       |     2|
|12    |FDRE       |   171|
|13    |FDSE       |     2|
|14    |IBUF       |     2|
|15    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   395|
|2     |  reset_a2s_1                    |reset_a2s               |     2|
|3     |  axi_four_reg_v1_0_int1         |axi_four_reg_v1_0       |   271|
|4     |    axi_four_reg_v1_0_S_AXI_inst |axi_four_reg_v1_0_S_AXI |   230|
|5     |    dividerXbit_1                |dividerXbit             |     8|
|6     |    spi_tx_engine_1              |spi_tx_engine           |    33|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.008 ; gain = 464.711 ; free physical = 142 ; free virtual = 8032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1878.008 ; gain = 129.672 ; free physical = 197 ; free virtual = 8089
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1878.016 ; gain = 464.711 ; free physical = 197 ; free virtual = 8089
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/jtag_axi_0.dcp' for cell 'jtag_to_axil_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_0.dcp' for cell 'ila_0_1'
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0_1 UUID: 072396ed-f1be-512b-a261-96ccd288a186 
INFO: [Chipscope 16-324] Core: jtag_to_axil_inst UUID: dcfd6c69-4367-5204-8661-876558b5d274 
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'jtag_to_axil_inst/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'jtag_to_axil_inst/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_1/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_1/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_1/U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_1/U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/zdb_master.xdc]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/zdb_master.xdc]
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc:5]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/constr/debug.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.234 ; gain = 0.000 ; free physical = 134 ; free virtual = 7667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.234 ; gain = 939.023 ; free physical = 188 ; free virtual = 7720
# write_debug_probes -force $outputDir/axitest.ltx
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.234 ; gain = 0.000 ; free physical = 188 ; free virtual = 7720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 179 ; free virtual = 7713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 184 ; free virtual = 7718
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/vivado_axitest/_output/post_synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 183 ; free virtual = 7717

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 183ae42a5

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 175 ; free virtual = 7710

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/.Xil/Vivado-2744-petr-dell/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3389 ; free virtual = 7677
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c249f49a

Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3389 ; free virtual = 7677

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 21eeec98c

Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3392 ; free virtual = 7680
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18a618ab9

Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3392 ; free virtual = 7680
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 214 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, GCLK_IBUF_inst, from the path connected to top-level port: GCLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Phase 4 Sweep | Checksum: 195e98218

Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3392 ; free virtual = 7680
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 408 cells
INFO: [Opt 31-1021] In phase Sweep, 1391 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG GCLK_IBUF_1_BUFG_inst to drive 2784 load(s) on clock net GCLK_IBUF_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1218d5d9e

Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3392 ; free virtual = 7680
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: ab62669c

Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3384 ; free virtual = 7674
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: ab62669c

Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3384 ; free virtual = 7674
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              24  |              35  |                                            243  |
|  Constant propagation         |               0  |              16  |                                            214  |
|  Sweep                        |               1  |             408  |                                           1391  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             81  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3383 ; free virtual = 7673
Ending Logic Optimization Task | Checksum: ab62669c

Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 2384.250 ; gain = 0.000 ; free physical = 3383 ; free virtual = 7673

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.898 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 13 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: ffb2af84

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3323 ; free virtual = 7628
Ending Power Optimization Task | Checksum: ffb2af84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2682.480 ; gain = 298.230 ; free physical = 3333 ; free virtual = 7638

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ffb2af84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7638

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7638
Ending Netlist Obfuscation Task | Checksum: 19e899943

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3333 ; free virtual = 7638
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2682.480 ; gain = 298.230 ; free physical = 3333 ; free virtual = 7638
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] from IP /home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/jtag_axi_0.xci
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'jtag_to_axil_inst/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc:69]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axi_to_spi/src/ip/jtag_axi_0/constraints/jtag_axi_0_impl.xdc] for cell 'jtag_to_axil_inst/U0'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3299 ; free virtual = 7612
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5835238

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3299 ; free virtual = 7612
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3296 ; free virtual = 7606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9654924b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3293 ; free virtual = 7609

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b5a94c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3288 ; free virtual = 7605

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b5a94c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3288 ; free virtual = 7605
Phase 1 Placer Initialization | Checksum: 10b5a94c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3288 ; free virtual = 7605

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13207e5dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3284 ; free virtual = 7601

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3249 ; free virtual = 7565

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 439bc81c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7563
Phase 2 Global Placement | Checksum: 6b68d288

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3244 ; free virtual = 7561

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6b68d288

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3244 ; free virtual = 7561

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 165b2b0ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3243 ; free virtual = 7560

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d44e6a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3243 ; free virtual = 7560

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16504d018

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3243 ; free virtual = 7560

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12e1734bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3241 ; free virtual = 7558

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b602dc39

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7559

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fdc30585

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7559
Phase 3 Detail Placement | Checksum: fdc30585

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3242 ; free virtual = 7559

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22100a26d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 22100a26d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3239 ; free virtual = 7556
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.514. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1432ca562

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3239 ; free virtual = 7556
Phase 4.1 Post Commit Optimization | Checksum: 1432ca562

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3239 ; free virtual = 7556

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1432ca562

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7557

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1432ca562

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7557

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7557
Phase 4.4 Final Placement Cleanup | Checksum: 18b2aa467

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7557
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b2aa467

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3240 ; free virtual = 7557
Ending Placer Task | Checksum: 175928a26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7571
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7571
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3224 ; free virtual = 7541
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3217 ; free virtual = 7538
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3210 ; free virtual = 7537
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/vivado_axitest/_output/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 86e523c6 ConstDB: 0 ShapeSum: eead6660 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d2a2623d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3095 ; free virtual = 7416
Post Restoration Checksum: NetGraph: b6d332e2 NumContArr: 1bcf2f5b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2a2623d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3096 ; free virtual = 7418

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d2a2623d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7402

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d2a2623d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7402
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1228819af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3068 ; free virtual = 7390
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.478 | TNS=0.000  | WHS=-0.150 | THS=-20.596|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: c5cc8c6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3065 ; free virtual = 7387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.478 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: c5cc8c6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386
Phase 2 Router Initialization | Checksum: c5cc8c6d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 235bc6316

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3065 ; free virtual = 7387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.587 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15a39dfd4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.597 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10e5fedc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386
Phase 4 Rip-up And Reroute | Checksum: 10e5fedc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10e5fedc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10e5fedc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386
Phase 5 Delay and Skew Optimization | Checksum: 10e5fedc3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10958d0b3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.747 | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c411ba28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386
Phase 6 Post Hold Fix | Checksum: c411ba28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.753909 %
  Global Horizontal Routing Utilization  = 1.1643 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c411ba28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3064 ; free virtual = 7386

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c411ba28

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3063 ; free virtual = 7385

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 111153d27

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3063 ; free virtual = 7385

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.747 | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 111153d27

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3063 ; free virtual = 7385
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3083 ; free virtual = 7405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3083 ; free virtual = 7405
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3083 ; free virtual = 7405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7402
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3067 ; free virtual = 7401
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/vivado_axitest/_output/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -max_paths 100 -path_type summary -slack_lesser_than 0 -file $outputDir/post_route_setup_timing_violations.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file ../vivado_axitest/_output/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file ../vivado_axitest/_output/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petr/Projects/zedboard/wrk/axi_to_spi/vivado_axitest/_output/post_imp_drc.rpt.
report_drc completed successfully
# write_vhdl -force $outputDir/DAC_test.vhd
# write_xdc -no_fixed_only -force $outputDir/axitest_impl.xdc
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.480 ; gain = 0.000 ; free physical = 3061 ; free virtual = 7392
# write_bitstream -force $outputDir/axitest.bit
Command: write_bitstream -force ../vivado_axitest/_output/axitest.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 43 net(s) have no routable loads. The problem bus(es) and/or net(s) are jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]... and (the first 15 of 41 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 23776384 bits.
Writing bitstream ../vivado_axitest/_output/axitest.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/petr/Projects/zedboard/wrk/axi_to_spi/tcl/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 26 09:28:17 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2987.758 ; gain = 305.277 ; free physical = 3028 ; free virtual = 7372
# write_checkpoint -force $outputDir/write_bitstream_done
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.758 ; gain = 0.000 ; free physical = 3028 ; free virtual = 7372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2987.758 ; gain = 0.000 ; free physical = 3025 ; free virtual = 7371
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2987.758 ; gain = 0.000 ; free physical = 3015 ; free virtual = 7371
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axi_to_spi/vivado_axitest/_output/write_bitstream_done.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 09:28:19 2019...
