0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_receiver.vhd,1682440736,vhdl,,,,tb_receiver,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_top.vhd,1682445723,vhdl,,,,tb_top,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_transmitter.vhd,1682445380,vhdl,,,,tb_transmitter,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/clock_enable.vhd,1681837659,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/top.vhd,,,clock_enable,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/cnt_up_down.vhd,1681156728,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd;C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/transmitter.vhd,,,cnt_up_down,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/hex_7seg.vhd,1681764677,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/top.vhd,,,hex_7seg,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/receiver.vhd,1682440585,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/top.vhd,,,receiver,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/top.vhd,1682436522,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_top.vhd,,,top,,,,,,,,
C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/transmitter.vhd,1682443805,vhdl,C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/top.vhd,,,transmitter,,,,,,,,
