// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module UARTToSerializedTL(
  input         clock,
                reset,
                io_uart_rxd,
                io_serial_in_valid,
                io_serial_in_bits,
                io_serial_out_ready,
                axi_ios_0_aw_ready,
                axi_ios_0_w_ready,
                axi_ios_0_b_valid,
  input  [3:0]  axi_ios_0_b_bits_id,
  input  [1:0]  axi_ios_0_b_bits_resp,
  input         axi_ios_0_ar_ready,
                axi_ios_0_r_valid,
  input  [3:0]  axi_ios_0_r_bits_id,
  input  [63:0] axi_ios_0_r_bits_data,
  input  [1:0]  axi_ios_0_r_bits_resp,
  input         axi_ios_0_r_bits_last,
  output        io_uart_txd,
                io_serial_in_ready,
                io_serial_out_valid,
                io_serial_out_bits,
                io_dropped,
                axi_ios_0_aw_valid,
  output [3:0]  axi_ios_0_aw_bits_id,
  output [36:0] axi_ios_0_aw_bits_addr,
  output [7:0]  axi_ios_0_aw_bits_len,
  output [2:0]  axi_ios_0_aw_bits_size,
  output [1:0]  axi_ios_0_aw_bits_burst,
  output        axi_ios_0_aw_bits_lock,
  output [3:0]  axi_ios_0_aw_bits_cache,
  output [2:0]  axi_ios_0_aw_bits_prot,
  output [3:0]  axi_ios_0_aw_bits_qos,
  output        axi_ios_0_w_valid,
  output [63:0] axi_ios_0_w_bits_data,
  output [7:0]  axi_ios_0_w_bits_strb,
  output        axi_ios_0_w_bits_last,
                axi_ios_0_b_ready,
                axi_ios_0_ar_valid,
  output [3:0]  axi_ios_0_ar_bits_id,
  output [36:0] axi_ios_0_ar_bits_addr,
  output [7:0]  axi_ios_0_ar_bits_len,
  output [2:0]  axi_ios_0_ar_bits_size,
  output [1:0]  axi_ios_0_ar_bits_burst,
  output        axi_ios_0_ar_bits_lock,
  output [3:0]  axi_ios_0_ar_bits_cache,
  output [2:0]  axi_ios_0_ar_bits_prot,
  output [3:0]  axi_ios_0_ar_bits_qos,
  output        axi_ios_0_r_ready
);

  wire        _serial_width_adapter_io_narrow_in_ready;	// @[UARTAdapter.scala:208:38]
  wire        _serial_width_adapter_io_narrow_out_valid;	// @[UARTAdapter.scala:208:38]
  wire [7:0]  _serial_width_adapter_io_narrow_out_bits;	// @[UARTAdapter.scala:208:38]
  wire        _serial_width_adapter_io_wide_in_ready;	// @[UARTAdapter.scala:208:38]
  wire        _serial_width_adapter_io_wide_out_valid;	// @[UARTAdapter.scala:208:38]
  wire [31:0] _serial_width_adapter_io_wide_out_bits;	// @[UARTAdapter.scala:208:38]
  wire        _uart_to_serial_io_serial_in_ready;	// @[UARTAdapter.scala:204:32]
  wire        _uart_to_serial_io_serial_out_valid;	// @[UARTAdapter.scala:204:32]
  wire [7:0]  _uart_to_serial_io_serial_out_bits;	// @[UARTAdapter.scala:204:32]
  wire        _tl2axi4_auto_in_a_ready;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_in_d_valid;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_in_d_bits_opcode;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_in_d_bits_size;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_in_d_bits_source;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_in_d_bits_denied;	// @[ToAXI4.scala:286:29]
  wire [63:0] _tl2axi4_auto_in_d_bits_data;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_in_d_bits_corrupt;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_aw_valid;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_aw_bits_id;	// @[ToAXI4.scala:286:29]
  wire [36:0] _tl2axi4_auto_out_aw_bits_addr;	// @[ToAXI4.scala:286:29]
  wire [7:0]  _tl2axi4_auto_out_aw_bits_len;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_out_aw_bits_size;	// @[ToAXI4.scala:286:29]
  wire [1:0]  _tl2axi4_auto_out_aw_bits_burst;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_aw_bits_lock;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_cache;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_out_aw_bits_prot;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_qos;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_w_valid;	// @[ToAXI4.scala:286:29]
  wire [63:0] _tl2axi4_auto_out_w_bits_data;	// @[ToAXI4.scala:286:29]
  wire [7:0]  _tl2axi4_auto_out_w_bits_strb;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_w_bits_last;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_b_ready;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_ar_valid;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_ar_bits_id;	// @[ToAXI4.scala:286:29]
  wire [36:0] _tl2axi4_auto_out_ar_bits_addr;	// @[ToAXI4.scala:286:29]
  wire [7:0]  _tl2axi4_auto_out_ar_bits_len;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_out_ar_bits_size;	// @[ToAXI4.scala:286:29]
  wire [1:0]  _tl2axi4_auto_out_ar_bits_burst;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_ar_bits_lock;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_cache;	// @[ToAXI4.scala:286:29]
  wire [2:0]  _tl2axi4_auto_out_ar_bits_prot;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_qos;	// @[ToAXI4.scala:286:29]
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// @[ToAXI4.scala:286:29]
  wire        _tl2axi4_auto_out_r_ready;	// @[ToAXI4.scala:286:29]
  wire        _axi4index_auto_in_aw_ready;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_w_ready;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_b_valid;	// @[IdIndexer.scala:94:31]
  wire [1:0]  _axi4index_auto_in_b_bits_resp;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_b_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_ar_ready;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_r_valid;	// @[IdIndexer.scala:94:31]
  wire [63:0] _axi4index_auto_in_r_bits_data;	// @[IdIndexer.scala:94:31]
  wire [1:0]  _axi4index_auto_in_r_bits_resp;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_r_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_in_r_bits_last;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_aw_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_id;	// @[IdIndexer.scala:94:31]
  wire [36:0] _axi4index_auto_out_aw_bits_addr;	// @[IdIndexer.scala:94:31]
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// @[IdIndexer.scala:94:31]
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// @[IdIndexer.scala:94:31]
  wire [1:0]  _axi4index_auto_out_aw_bits_burst;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_aw_bits_lock;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_cache;	// @[IdIndexer.scala:94:31]
  wire [2:0]  _axi4index_auto_out_aw_bits_prot;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_qos;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_aw_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_w_valid;	// @[IdIndexer.scala:94:31]
  wire [63:0] _axi4index_auto_out_w_bits_data;	// @[IdIndexer.scala:94:31]
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_w_bits_last;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_b_ready;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_ar_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_id;	// @[IdIndexer.scala:94:31]
  wire [36:0] _axi4index_auto_out_ar_bits_addr;	// @[IdIndexer.scala:94:31]
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// @[IdIndexer.scala:94:31]
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// @[IdIndexer.scala:94:31]
  wire [1:0]  _axi4index_auto_out_ar_bits_burst;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_ar_bits_lock;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_cache;	// @[IdIndexer.scala:94:31]
  wire [2:0]  _axi4index_auto_out_ar_bits_prot;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_qos;	// @[IdIndexer.scala:94:31]
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_ar_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire        _axi4index_auto_out_r_ready;	// @[IdIndexer.scala:94:31]
  wire        _axi4yank_auto_in_aw_ready;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_w_ready;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_b_valid;	// @[UserYanker.scala:108:30]
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// @[UserYanker.scala:108:30]
  wire [3:0]  _axi4yank_auto_in_b_bits_echo_tl_state_size;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_b_bits_echo_tl_state_source;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_ar_ready;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_r_valid;	// @[UserYanker.scala:108:30]
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// @[UserYanker.scala:108:30]
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// @[UserYanker.scala:108:30]
  wire [3:0]  _axi4yank_auto_in_r_bits_echo_tl_state_size;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_r_bits_echo_tl_state_source;	// @[UserYanker.scala:108:30]
  wire        _axi4yank_auto_in_r_bits_last;	// @[UserYanker.scala:108:30]
  wire        _buffer_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_valid;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_param;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_size;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_bits_source;	// @[Buffer.scala:69:28]
  wire [31:0] _buffer_auto_out_a_bits_address;	// @[Buffer.scala:69:28]
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_out_a_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_bits_corrupt;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_d_ready;	// @[Buffer.scala:69:28]
  wire        _tl_serdesser_lazy_auto_manager_in_a_ready;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_manager_in_d_valid;	// @[UARTAdapter.scala:154:37]
  wire [2:0]  _tl_serdesser_lazy_auto_manager_in_d_bits_opcode;	// @[UARTAdapter.scala:154:37]
  wire [1:0]  _tl_serdesser_lazy_auto_manager_in_d_bits_param;	// @[UARTAdapter.scala:154:37]
  wire [2:0]  _tl_serdesser_lazy_auto_manager_in_d_bits_size;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_manager_in_d_bits_source;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_manager_in_d_bits_sink;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_manager_in_d_bits_denied;	// @[UARTAdapter.scala:154:37]
  wire [63:0] _tl_serdesser_lazy_auto_manager_in_d_bits_data;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_manager_in_d_bits_corrupt;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_client_out_a_valid;	// @[UARTAdapter.scala:154:37]
  wire [2:0]  _tl_serdesser_lazy_auto_client_out_a_bits_opcode;	// @[UARTAdapter.scala:154:37]
  wire [2:0]  _tl_serdesser_lazy_auto_client_out_a_bits_size;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_client_out_a_bits_source;	// @[UARTAdapter.scala:154:37]
  wire [34:0] _tl_serdesser_lazy_auto_client_out_a_bits_address;	// @[UARTAdapter.scala:154:37]
  wire [7:0]  _tl_serdesser_lazy_auto_client_out_a_bits_mask;	// @[UARTAdapter.scala:154:37]
  wire [63:0] _tl_serdesser_lazy_auto_client_out_a_bits_data;	// @[UARTAdapter.scala:154:37]
  wire        _tl_serdesser_lazy_auto_client_out_d_ready;	// @[UARTAdapter.scala:154:37]
  wire        _serial_adapter_lazy_auto_out_a_valid;	// @[UARTAdapter.scala:153:39]
  wire [2:0]  _serial_adapter_lazy_auto_out_a_bits_opcode;	// @[UARTAdapter.scala:153:39]
  wire [2:0]  _serial_adapter_lazy_auto_out_a_bits_size;	// @[UARTAdapter.scala:153:39]
  wire [31:0] _serial_adapter_lazy_auto_out_a_bits_address;	// @[UARTAdapter.scala:153:39]
  wire [7:0]  _serial_adapter_lazy_auto_out_a_bits_mask;	// @[UARTAdapter.scala:153:39]
  wire [63:0] _serial_adapter_lazy_auto_out_a_bits_data;	// @[UARTAdapter.scala:153:39]
  wire        _serial_adapter_lazy_auto_out_d_ready;	// @[UARTAdapter.scala:153:39]
  wire        _serial_adapter_lazy_io_serial_in_ready;	// @[UARTAdapter.scala:153:39]
  wire        _serial_adapter_lazy_io_serial_out_valid;	// @[UARTAdapter.scala:153:39]
  wire [31:0] _serial_adapter_lazy_io_serial_out_bits;	// @[UARTAdapter.scala:153:39]
  SerialAdapter_1 serial_adapter_lazy (	// @[UARTAdapter.scala:153:39]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .io_serial_in_valid      (_serial_width_adapter_io_wide_out_valid),	// @[UARTAdapter.scala:208:38]
    .io_serial_in_bits       (_serial_width_adapter_io_wide_out_bits),	// @[UARTAdapter.scala:208:38]
    .io_serial_out_ready     (_serial_width_adapter_io_wide_in_ready),	// @[UARTAdapter.scala:208:38]
    .auto_out_a_valid        (_serial_adapter_lazy_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_serial_adapter_lazy_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_serial_adapter_lazy_auto_out_a_bits_size),
    .auto_out_a_bits_address (_serial_adapter_lazy_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_serial_adapter_lazy_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_serial_adapter_lazy_auto_out_a_bits_data),
    .auto_out_d_ready        (_serial_adapter_lazy_auto_out_d_ready),
    .io_serial_in_ready      (_serial_adapter_lazy_io_serial_in_ready),
    .io_serial_out_valid     (_serial_adapter_lazy_io_serial_out_valid),
    .io_serial_out_bits      (_serial_adapter_lazy_io_serial_out_bits)
  );
  TLSerdesser_2 tl_serdesser_lazy (	// @[UARTAdapter.scala:154:37]
    .clock                          (clock),
    .reset                          (reset),
    .auto_manager_in_a_valid        (_buffer_auto_out_a_valid),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_param   (_buffer_auto_out_a_bits_param),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_size    (_buffer_auto_out_a_bits_size),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_source  (_buffer_auto_out_a_bits_source),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_address (_buffer_auto_out_a_bits_address),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_data    (_buffer_auto_out_a_bits_data),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_manager_in_d_ready        (_buffer_auto_out_d_ready),	// @[Buffer.scala:69:28]
    .auto_client_out_a_ready        (_tl2axi4_auto_in_a_ready),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_valid        (_tl2axi4_auto_in_d_valid),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_opcode  (_tl2axi4_auto_in_d_bits_opcode),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_size    (_tl2axi4_auto_in_d_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_source  (_tl2axi4_auto_in_d_bits_source),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_denied  (_tl2axi4_auto_in_d_bits_denied),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_data    (_tl2axi4_auto_in_d_bits_data),	// @[ToAXI4.scala:286:29]
    .auto_client_out_d_bits_corrupt (_tl2axi4_auto_in_d_bits_corrupt),	// @[ToAXI4.scala:286:29]
    .io_ser_in_valid                (io_serial_in_valid),
    .io_ser_in_bits                 (io_serial_in_bits),
    .io_ser_out_ready               (io_serial_out_ready),
    .auto_manager_in_a_ready        (_tl_serdesser_lazy_auto_manager_in_a_ready),
    .auto_manager_in_d_valid        (_tl_serdesser_lazy_auto_manager_in_d_valid),
    .auto_manager_in_d_bits_opcode  (_tl_serdesser_lazy_auto_manager_in_d_bits_opcode),
    .auto_manager_in_d_bits_param   (_tl_serdesser_lazy_auto_manager_in_d_bits_param),
    .auto_manager_in_d_bits_size    (_tl_serdesser_lazy_auto_manager_in_d_bits_size),
    .auto_manager_in_d_bits_source  (_tl_serdesser_lazy_auto_manager_in_d_bits_source),
    .auto_manager_in_d_bits_sink    (_tl_serdesser_lazy_auto_manager_in_d_bits_sink),
    .auto_manager_in_d_bits_denied  (_tl_serdesser_lazy_auto_manager_in_d_bits_denied),
    .auto_manager_in_d_bits_data    (_tl_serdesser_lazy_auto_manager_in_d_bits_data),
    .auto_manager_in_d_bits_corrupt (_tl_serdesser_lazy_auto_manager_in_d_bits_corrupt),
    .auto_client_out_a_valid        (_tl_serdesser_lazy_auto_client_out_a_valid),
    .auto_client_out_a_bits_opcode  (_tl_serdesser_lazy_auto_client_out_a_bits_opcode),
    .auto_client_out_a_bits_size    (_tl_serdesser_lazy_auto_client_out_a_bits_size),
    .auto_client_out_a_bits_source  (_tl_serdesser_lazy_auto_client_out_a_bits_source),
    .auto_client_out_a_bits_address (_tl_serdesser_lazy_auto_client_out_a_bits_address),
    .auto_client_out_a_bits_mask    (_tl_serdesser_lazy_auto_client_out_a_bits_mask),
    .auto_client_out_a_bits_data    (_tl_serdesser_lazy_auto_client_out_a_bits_data),
    .auto_client_out_d_ready        (_tl_serdesser_lazy_auto_client_out_d_ready),
    .io_ser_in_ready                (io_serial_in_ready),
    .io_ser_out_valid               (io_serial_out_valid),
    .io_ser_out_bits                (io_serial_out_bits)
  );
  TLBuffer_22 buffer (	// @[Buffer.scala:69:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_serial_adapter_lazy_auto_out_a_valid),	// @[UARTAdapter.scala:153:39]
    .auto_in_a_bits_opcode   (_serial_adapter_lazy_auto_out_a_bits_opcode),	// @[UARTAdapter.scala:153:39]
    .auto_in_a_bits_size     (_serial_adapter_lazy_auto_out_a_bits_size),	// @[UARTAdapter.scala:153:39]
    .auto_in_a_bits_address  (_serial_adapter_lazy_auto_out_a_bits_address),	// @[UARTAdapter.scala:153:39]
    .auto_in_a_bits_mask     (_serial_adapter_lazy_auto_out_a_bits_mask),	// @[UARTAdapter.scala:153:39]
    .auto_in_a_bits_data     (_serial_adapter_lazy_auto_out_a_bits_data),	// @[UARTAdapter.scala:153:39]
    .auto_in_d_ready         (_serial_adapter_lazy_auto_out_d_ready),	// @[UARTAdapter.scala:153:39]
    .auto_out_a_ready        (_tl_serdesser_lazy_auto_manager_in_a_ready),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_valid        (_tl_serdesser_lazy_auto_manager_in_d_valid),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_opcode  (_tl_serdesser_lazy_auto_manager_in_d_bits_opcode),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_param   (_tl_serdesser_lazy_auto_manager_in_d_bits_param),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_size    (_tl_serdesser_lazy_auto_manager_in_d_bits_size),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_source  (_tl_serdesser_lazy_auto_manager_in_d_bits_source),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_sink    (_tl_serdesser_lazy_auto_manager_in_d_bits_sink),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_denied  (_tl_serdesser_lazy_auto_manager_in_d_bits_denied),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_data    (_tl_serdesser_lazy_auto_manager_in_d_bits_data),	// @[UARTAdapter.scala:154:37]
    .auto_out_d_bits_corrupt (_tl_serdesser_lazy_auto_manager_in_d_bits_corrupt),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready)
  );
  AXI4UserYanker_1 axi4yank (	// @[UserYanker.scala:108:30]
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_valid                     (_axi4index_auto_out_aw_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_in_w_valid                      (_axi4index_auto_out_w_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_data                  (_axi4index_auto_out_w_bits_data),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_last                  (_axi4index_auto_out_w_bits_last),	// @[IdIndexer.scala:94:31]
    .auto_in_b_ready                      (_axi4index_auto_out_b_ready),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_valid                     (_axi4index_auto_out_ar_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_in_r_ready                      (_axi4index_auto_out_r_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_aw_ready                    (axi_ios_0_aw_ready),
    .auto_out_w_ready                     (axi_ios_0_w_ready),
    .auto_out_b_valid                     (axi_ios_0_b_valid),
    .auto_out_b_bits_id                   (axi_ios_0_b_bits_id),
    .auto_out_b_bits_resp                 (axi_ios_0_b_bits_resp),
    .auto_out_ar_ready                    (axi_ios_0_ar_ready),
    .auto_out_r_valid                     (axi_ios_0_r_valid),
    .auto_out_r_bits_id                   (axi_ios_0_r_bits_id),
    .auto_out_r_bits_data                 (axi_ios_0_r_bits_data),
    .auto_out_r_bits_resp                 (axi_ios_0_r_bits_resp),
    .auto_out_r_bits_last                 (axi_ios_0_r_bits_last),
    .auto_in_aw_ready                     (_axi4yank_auto_in_aw_ready),
    .auto_in_w_ready                      (_axi4yank_auto_in_w_ready),
    .auto_in_b_valid                      (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                     (_axi4yank_auto_in_ar_ready),
    .auto_in_r_valid                      (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_data                  (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                  (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_valid                    (axi_ios_0_aw_valid),
    .auto_out_aw_bits_id                  (axi_ios_0_aw_bits_id),
    .auto_out_aw_bits_addr                (axi_ios_0_aw_bits_addr),
    .auto_out_aw_bits_len                 (axi_ios_0_aw_bits_len),
    .auto_out_aw_bits_size                (axi_ios_0_aw_bits_size),
    .auto_out_aw_bits_burst               (axi_ios_0_aw_bits_burst),
    .auto_out_aw_bits_lock                (axi_ios_0_aw_bits_lock),
    .auto_out_aw_bits_cache               (axi_ios_0_aw_bits_cache),
    .auto_out_aw_bits_prot                (axi_ios_0_aw_bits_prot),
    .auto_out_aw_bits_qos                 (axi_ios_0_aw_bits_qos),
    .auto_out_w_valid                     (axi_ios_0_w_valid),
    .auto_out_w_bits_data                 (axi_ios_0_w_bits_data),
    .auto_out_w_bits_strb                 (axi_ios_0_w_bits_strb),
    .auto_out_w_bits_last                 (axi_ios_0_w_bits_last),
    .auto_out_b_ready                     (axi_ios_0_b_ready),
    .auto_out_ar_valid                    (axi_ios_0_ar_valid),
    .auto_out_ar_bits_id                  (axi_ios_0_ar_bits_id),
    .auto_out_ar_bits_addr                (axi_ios_0_ar_bits_addr),
    .auto_out_ar_bits_len                 (axi_ios_0_ar_bits_len),
    .auto_out_ar_bits_size                (axi_ios_0_ar_bits_size),
    .auto_out_ar_bits_burst               (axi_ios_0_ar_bits_burst),
    .auto_out_ar_bits_lock                (axi_ios_0_ar_bits_lock),
    .auto_out_ar_bits_cache               (axi_ios_0_ar_bits_cache),
    .auto_out_ar_bits_prot                (axi_ios_0_ar_bits_prot),
    .auto_out_ar_bits_qos                 (axi_ios_0_ar_bits_qos),
    .auto_out_r_ready                     (axi_ios_0_r_ready)
  );
  AXI4IdIndexer_1 axi4index (	// @[IdIndexer.scala:94:31]
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_burst                 (_tl2axi4_auto_out_aw_bits_burst),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_lock                  (_tl2axi4_auto_out_aw_bits_lock),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_cache                 (_tl2axi4_auto_out_aw_bits_cache),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_prot                  (_tl2axi4_auto_out_aw_bits_prot),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_qos                   (_tl2axi4_auto_out_aw_bits_qos),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_echo_tl_state_source  (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// @[ToAXI4.scala:286:29]
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// @[ToAXI4.scala:286:29]
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_burst                 (_tl2axi4_auto_out_ar_bits_burst),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_lock                  (_tl2axi4_auto_out_ar_bits_lock),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_cache                 (_tl2axi4_auto_out_ar_bits_cache),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_prot                  (_tl2axi4_auto_out_ar_bits_prot),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_qos                   (_tl2axi4_auto_out_ar_bits_qos),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_echo_tl_state_source  (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// @[ToAXI4.scala:286:29]
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// @[ToAXI4.scala:286:29]
    .auto_out_aw_ready                     (_axi4yank_auto_in_aw_ready),	// @[UserYanker.scala:108:30]
    .auto_out_w_ready                      (_axi4yank_auto_in_w_ready),	// @[UserYanker.scala:108:30]
    .auto_out_b_valid                      (_axi4yank_auto_in_b_valid),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),	// @[UserYanker.scala:108:30]
    .auto_out_ar_ready                     (_axi4yank_auto_in_ar_ready),	// @[UserYanker.scala:108:30]
    .auto_out_r_valid                      (_axi4yank_auto_in_r_valid),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_data                  (_axi4yank_auto_in_r_bits_data),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_last                  (_axi4yank_auto_in_r_bits_last),	// @[UserYanker.scala:108:30]
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready)
  );
  TLToAXI4_1 tl2axi4 (	// @[ToAXI4.scala:286:29]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_valid                       (_tl_serdesser_lazy_auto_client_out_a_valid),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_bits_opcode                 (_tl_serdesser_lazy_auto_client_out_a_bits_opcode),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_bits_size                   (_tl_serdesser_lazy_auto_client_out_a_bits_size),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_bits_source                 (_tl_serdesser_lazy_auto_client_out_a_bits_source),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_bits_address                ({2'h0, _tl_serdesser_lazy_auto_client_out_a_bits_address}),	// @[Filter.scala:59:11, UARTAdapter.scala:154:37]
    .auto_in_a_bits_mask                   (_tl_serdesser_lazy_auto_client_out_a_bits_mask),	// @[UARTAdapter.scala:154:37]
    .auto_in_a_bits_data                   (_tl_serdesser_lazy_auto_client_out_a_bits_data),	// @[UARTAdapter.scala:154:37]
    .auto_in_d_ready                       (_tl_serdesser_lazy_auto_client_out_d_ready),	// @[UARTAdapter.scala:154:37]
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_echo_tl_state_source  (_axi4index_auto_in_b_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_echo_tl_state_source  (_axi4index_auto_in_r_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last),	// @[IdIndexer.scala:94:31]
    .auto_in_a_ready                       (_tl2axi4_auto_in_a_ready),
    .auto_in_d_valid                       (_tl2axi4_auto_in_d_valid),
    .auto_in_d_bits_opcode                 (_tl2axi4_auto_in_d_bits_opcode),
    .auto_in_d_bits_size                   (_tl2axi4_auto_in_d_bits_size),
    .auto_in_d_bits_source                 (_tl2axi4_auto_in_d_bits_source),
    .auto_in_d_bits_denied                 (_tl2axi4_auto_in_d_bits_denied),
    .auto_in_d_bits_data                   (_tl2axi4_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                (_tl2axi4_auto_in_d_bits_corrupt),
    .auto_out_aw_valid                     (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_tl2axi4_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_tl2axi4_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_tl2axi4_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_tl2axi4_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_tl2axi4_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_tl2axi4_auto_out_b_ready),
    .auto_out_ar_valid                     (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_tl2axi4_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_tl2axi4_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_tl2axi4_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_tl2axi4_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_tl2axi4_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_tl2axi4_auto_out_r_ready)
  );
  UARTToSerial_1 uart_to_serial (	// @[UARTAdapter.scala:204:32]
    .clock               (clock),
    .reset               (reset),
    .io_uart_rxd         (io_uart_rxd),
    .io_serial_in_valid  (_serial_width_adapter_io_narrow_out_valid),	// @[UARTAdapter.scala:208:38]
    .io_serial_in_bits   (_serial_width_adapter_io_narrow_out_bits),	// @[UARTAdapter.scala:208:38]
    .io_serial_out_ready (_serial_width_adapter_io_narrow_in_ready),	// @[UARTAdapter.scala:208:38]
    .io_uart_txd         (io_uart_txd),
    .io_serial_in_ready  (_uart_to_serial_io_serial_in_ready),
    .io_serial_out_valid (_uart_to_serial_io_serial_out_valid),
    .io_serial_out_bits  (_uart_to_serial_io_serial_out_bits),
    .io_dropped          (io_dropped)
  );
  SerialWidthAdapter serial_width_adapter (	// @[UARTAdapter.scala:208:38]
    .clock               (clock),
    .reset               (reset),
    .io_narrow_in_valid  (_uart_to_serial_io_serial_out_valid),	// @[UARTAdapter.scala:204:32]
    .io_narrow_in_bits   (_uart_to_serial_io_serial_out_bits),	// @[UARTAdapter.scala:204:32]
    .io_narrow_out_ready (_uart_to_serial_io_serial_in_ready),	// @[UARTAdapter.scala:204:32]
    .io_wide_in_valid    (_serial_adapter_lazy_io_serial_out_valid),	// @[UARTAdapter.scala:153:39]
    .io_wide_in_bits     (_serial_adapter_lazy_io_serial_out_bits),	// @[UARTAdapter.scala:153:39]
    .io_wide_out_ready   (_serial_adapter_lazy_io_serial_in_ready),	// @[UARTAdapter.scala:153:39]
    .io_narrow_in_ready  (_serial_width_adapter_io_narrow_in_ready),
    .io_narrow_out_valid (_serial_width_adapter_io_narrow_out_valid),
    .io_narrow_out_bits  (_serial_width_adapter_io_narrow_out_bits),
    .io_wide_in_ready    (_serial_width_adapter_io_wide_in_ready),
    .io_wide_out_valid   (_serial_width_adapter_io_wide_out_valid),
    .io_wide_out_bits    (_serial_width_adapter_io_wide_out_bits)
  );
endmodule

